{
  "nodes":
  [
    {
      "name":"kernelV2"
      , "id":1044
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":1045
          , "type":"memtype"
          , "children":
          [
            {
              "name":"hashVec"
              , "id":1046
              , "brief":"Implemented size:4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word) | Memory Usage:64 RAMs | Number of banks:32 | Bank width (word size):4 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"147"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                    }
                  ]
                  , "Number of banks":"32"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":147
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":1096
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1097
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":1098
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1100
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":1102
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1103
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1104
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1106
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":1108
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1109
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1110
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1112
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":1114
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1115
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1116
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1118
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":1120
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1121
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1122
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1124
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":1126
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1127
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1128
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1130
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":1132
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1133
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1134
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1136
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":1138
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1139
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1140
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1142
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":1144
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1145
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1146
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1148
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":1150
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1151
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1152
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1154
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":1156
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1157
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1158
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1160
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":1162
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1163
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1164
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1166
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":1168
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1169
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1170
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1172
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":1174
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1175
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1176
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1178
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":1180
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1181
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1182
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1184
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":1186
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1187
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1188
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1190
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":1192
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1193
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":1194
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1196
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":1198
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1199
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1200
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1202
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":1204
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1205
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1206
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1208
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":1210
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1211
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1212
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1214
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":1216
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1217
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1218
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1220
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":1222
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1223
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1224
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1226
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":1228
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1229
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1230
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1232
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":1234
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1235
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1236
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1238
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":1240
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1241
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1242
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1244
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":1246
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1247
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1248
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1250
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":1252
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1253
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1254
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1256
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":1258
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1259
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1260
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1262
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":1264
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1265
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1266
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1268
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":1270
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1271
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1272
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1274
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":1276
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1277
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1278
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1280
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":1282
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1283
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1284
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1286
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"countVec"
              , "id":1288
              , "brief":"Implemented size:4096 bytes = (16 banks) x (64 words per bank) x (4 bytes per word) | Memory Usage:32 RAMs | Number of banks:16 | Bank width (word size):4 bytes | Bank depth:64 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"148"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (16 banks) x (64 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"32 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"RAM usage is increased from 16 RAMs to 32 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                    }
                  ]
                  , "Number of banks":"16"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":148
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":1323
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1324
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":1325
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":1327
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":1329
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1330
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1331
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1333
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":1335
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1336
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1337
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1339
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":1341
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1342
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1343
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1345
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":1347
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1348
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1349
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1351
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":1353
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1354
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1355
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1357
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":1359
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1360
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1361
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1363
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":1365
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1366
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1367
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1369
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":1371
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1372
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1373
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1375
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":1377
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1378
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1379
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1381
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":1383
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1384
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1385
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1387
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":1389
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1390
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1391
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1393
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":1395
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1396
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1397
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1399
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":1401
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1402
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1403
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1405
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":1407
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1408
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1409
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1411
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":1413
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:64 words | Implemented bank size:256 bytes = (64 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1414
                      , "padding":"12"
                      , "depth":"64"
                      , "brief":"Implemented size:256 bytes = (64 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (64 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":1415
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":1417
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"workingData"
              , "id":1419
              , "brief":"Implemented size:16 kilobytes = (16 private copies) x (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:16 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"184"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"16 kilobytes = (16 private copies) x (1 word per bank) x (1024 bytes per word)"
                  , "Memory Usage":"410 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"16"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"kernel.cpp"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":184
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":1422
                  , "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:16 kilobytes = (16 private copies) x (1 word) x (1024 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"410 MLABs"
                      , "Bank width":"1024 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"16 kilobytes = (16 private copies) x (1 word) x (1024 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"kernel.cpp"
                              , "line":"172"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                        , "line":184
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":1423
                      , "padding":"0"
                      , "depth":"1"
                      , "brief":"Implemented size:16 kilobytes = (16 private copies) x (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 kilobytes = (16 private copies) x (1 word) x (1024 bytes per word)"
                          , "Memory Usage":"410 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"kernel.cpp"
                                  , "line":"172"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                            , "line":184
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":1424
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":1425
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"16"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"kernel.cpp"
                                    , "line":"172"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"oneMask.elements._M_elems[5] (inline#0)"
              , "id":1426
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[10] (inline#1)"
              , "id":1427
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[6] (inline#2)"
              , "id":1428
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[4] (inline#3)"
              , "id":1429
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[9] (inline#4)"
              , "id":1430
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[3] (inline#5)"
              , "id":1431
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[2] (inline#6)"
              , "id":1432
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[15] (inline#7)"
              , "id":1433
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[14] (inline#8)"
              , "id":1434
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[1] (inline#9)"
              , "id":1435
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[13] (inline#10)"
              , "id":1436
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[0] (inline#11)"
              , "id":1437
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[12] (inline#12)"
              , "id":1438
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[8] (inline#13)"
              , "id":1439
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[11] (inline#14)"
              , "id":1440
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[7] (inline#15)"
              , "id":1441
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":162
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[15] (inline#0)"
              , "id":1442
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[4] (inline#1)"
              , "id":1443
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[14] (inline#2)"
              , "id":1444
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[5] (inline#3)"
              , "id":1445
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[2] (inline#4)"
              , "id":1446
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[8] (inline#5)"
              , "id":1447
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[13] (inline#6)"
              , "id":1448
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[12] (inline#7)"
              , "id":1449
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[3] (inline#8)"
              , "id":1450
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[10] (inline#9)"
              , "id":1451
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[0] (inline#10)"
              , "id":1452
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[1] (inline#11)"
              , "id":1453
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[11] (inline#12)"
              , "id":1454
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[7] (inline#13)"
              , "id":1455
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[6] (inline#14)"
              , "id":1456
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[9] (inline#15)"
              , "id":1457
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[42] (inline#0)"
              , "id":1458
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[18] (inline#1)"
              , "id":1459
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[16] (inline#2)"
              , "id":1460
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[53] (inline#3)"
              , "id":1461
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[2] (inline#4)"
              , "id":1462
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[3] (inline#5)"
              , "id":1463
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[62] (inline#6)"
              , "id":1464
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[41] (inline#7)"
              , "id":1465
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[26] (inline#8)"
              , "id":1466
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[43] (inline#9)"
              , "id":1467
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[17] (inline#10)"
              , "id":1468
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[1] (inline#11)"
              , "id":1469
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[50] (inline#12)"
              , "id":1470
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[4] (inline#13)"
              , "id":1471
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[54] (inline#14)"
              , "id":1472
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[63] (inline#15)"
              , "id":1473
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[25] (inline#16)"
              , "id":1474
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[34] (inline#17)"
              , "id":1475
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[29] (inline#18)"
              , "id":1476
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[44] (inline#19)"
              , "id":1477
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[0] (inline#20)"
              , "id":1478
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[9] (inline#21)"
              , "id":1479
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[5] (inline#22)"
              , "id":1480
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[59] (inline#23)"
              , "id":1481
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[51] (inline#24)"
              , "id":1482
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[20] (inline#25)"
              , "id":1483
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[35] (inline#26)"
              , "id":1484
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[28] (inline#27)"
              , "id":1485
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[19] (inline#28)"
              , "id":1486
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[6] (inline#29)"
              , "id":1487
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[45] (inline#30)"
              , "id":1488
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[10] (inline#31)"
              , "id":1489
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[60] (inline#32)"
              , "id":1490
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[52] (inline#33)"
              , "id":1491
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[61] (inline#34)"
              , "id":1492
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[36] (inline#35)"
              , "id":1493
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[27] (inline#36)"
              , "id":1494
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[7] (inline#37)"
              , "id":1495
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[11] (inline#38)"
              , "id":1496
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[37] (inline#39)"
              , "id":1497
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[22] (inline#40)"
              , "id":1498
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[32] (inline#41)"
              , "id":1499
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[47] (inline#42)"
              , "id":1500
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[57] (inline#43)"
              , "id":1501
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[8] (inline#44)"
              , "id":1502
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[12] (inline#45)"
              , "id":1503
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[58] (inline#46)"
              , "id":1504
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[13] (inline#47)"
              , "id":1505
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[21] (inline#48)"
              , "id":1506
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[33] (inline#49)"
              , "id":1507
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[46] (inline#50)"
              , "id":1508
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[38] (inline#51)"
              , "id":1509
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[55] (inline#52)"
              , "id":1510
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[14] (inline#53)"
              , "id":1511
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[49] (inline#54)"
              , "id":1512
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[30] (inline#55)"
              , "id":1513
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[24] (inline#56)"
              , "id":1514
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[39] (inline#57)"
              , "id":1515
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[56] (inline#58)"
              , "id":1516
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[48] (inline#59)"
              , "id":1517
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[23] (inline#60)"
              , "id":1518
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[15] (inline#61)"
              , "id":1519
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[31] (inline#62)"
              , "id":1520
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[40] (inline#63)"
              , "id":1521
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_workingData.elements._M_elems"
              , "id":1522
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"196"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":196
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[0] (inline#0)"
              , "id":1523
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[8] (inline#1)"
              , "id":1524
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[13] (inline#2)"
              , "id":1525
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[12] (inline#3)"
              , "id":1526
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[11] (inline#4)"
              , "id":1527
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[3] (inline#5)"
              , "id":1528
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[2] (inline#6)"
              , "id":1529
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[10] (inline#7)"
              , "id":1530
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[1] (inline#8)"
              , "id":1531
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[5] (inline#9)"
              , "id":1532
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[4] (inline#10)"
              , "id":1533
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[9] (inline#11)"
              , "id":1534
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[7] (inline#12)"
              , "id":1535
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[15] (inline#13)"
              , "id":1536
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[6] (inline#14)"
              , "id":1537
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[14] (inline#15)"
              , "id":1538
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[5] (inline#0)"
              , "id":1539
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[12] (inline#1)"
              , "id":1540
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[4] (inline#2)"
              , "id":1541
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[13] (inline#3)"
              , "id":1542
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[10] (inline#4)"
              , "id":1543
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[3] (inline#5)"
              , "id":1544
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[11] (inline#6)"
              , "id":1545
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[0] (inline#7)"
              , "id":1546
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[9] (inline#8)"
              , "id":1547
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[1] (inline#9)"
              , "id":1548
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[8] (inline#10)"
              , "id":1549
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[2] (inline#11)"
              , "id":1550
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[7] (inline#12)"
              , "id":1551
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[14] (inline#13)"
              , "id":1552
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[6] (inline#14)"
              , "id":1553
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[15] (inline#15)"
              , "id":1554
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[1] (inline#0)"
              , "id":1555
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[4] (inline#1)"
              , "id":1556
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[15] (inline#2)"
              , "id":1557
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[0] (inline#3)"
              , "id":1558
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[14] (inline#4)"
              , "id":1559
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[7] (inline#5)"
              , "id":1560
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[3] (inline#6)"
              , "id":1561
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[6] (inline#7)"
              , "id":1562
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[9] (inline#8)"
              , "id":1563
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[2] (inline#9)"
              , "id":1564
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[10] (inline#10)"
              , "id":1565
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[13] (inline#11)"
              , "id":1566
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[8] (inline#12)"
              , "id":1567
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[11] (inline#13)"
              , "id":1568
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[12] (inline#14)"
              , "id":1569
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cutlow_mask.elements._M_elems[5] (inline#15)"
              , "id":1570
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[10] (inline#0)"
              , "id":1571
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[3] (inline#1)"
              , "id":1572
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[8] (inline#2)"
              , "id":1573
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[13] (inline#3)"
              , "id":1574
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[12] (inline#4)"
              , "id":1575
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[14] (inline#5)"
              , "id":1576
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[9] (inline#6)"
              , "id":1577
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[4] (inline#7)"
              , "id":1578
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[15] (inline#8)"
              , "id":1579
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[2] (inline#9)"
              , "id":1580
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[11] (inline#10)"
              , "id":1581
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[5] (inline#11)"
              , "id":1582
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[1] (inline#12)"
              , "id":1583
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[7] (inline#13)"
              , "id":1584
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[0] (inline#14)"
              , "id":1585
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_and_cutlow_mask.elements._M_elems[6] (inline#15)"
              , "id":1586
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":234
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[5] (inline#0)"
              , "id":1587
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[0] (inline#1)"
              , "id":1588
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[1] (inline#2)"
              , "id":1589
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[12] (inline#3)"
              , "id":1590
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[3] (inline#4)"
              , "id":1591
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[14] (inline#5)"
              , "id":1592
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[13] (inline#6)"
              , "id":1593
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[9] (inline#7)"
              , "id":1594
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[15] (inline#8)"
              , "id":1595
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[11] (inline#9)"
              , "id":1596
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[7] (inline#10)"
              , "id":1597
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[2] (inline#11)"
              , "id":1598
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[4] (inline#12)"
              , "id":1599
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[10] (inline#13)"
              , "id":1600
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[8] (inline#14)"
              , "id":1601
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[6] (inline#15)"
              , "id":1602
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"237"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":237
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[12] (inline#0)"
              , "id":1603
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[0] (inline#1)"
              , "id":1604
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[15] (inline#2)"
              , "id":1605
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[9] (inline#3)"
              , "id":1606
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[7] (inline#4)"
              , "id":1607
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[1] (inline#5)"
              , "id":1608
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[13] (inline#6)"
              , "id":1609
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[8] (inline#7)"
              , "id":1610
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[2] (inline#8)"
              , "id":1611
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[10] (inline#9)"
              , "id":1612
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[5] (inline#10)"
              , "id":1613
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[4] (inline#11)"
              , "id":1614
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[3] (inline#12)"
              , "id":1615
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[14] (inline#13)"
              , "id":1616
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[6] (inline#14)"
              , "id":1617
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[11] (inline#15)"
              , "id":1618
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[6] (inline#0)"
              , "id":1619
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[12] (inline#1)"
              , "id":1620
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[13] (inline#2)"
              , "id":1621
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[14] (inline#3)"
              , "id":1622
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[4] (inline#4)"
              , "id":1623
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[10] (inline#5)"
              , "id":1624
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[9] (inline#6)"
              , "id":1625
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[0] (inline#7)"
              , "id":1626
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[8] (inline#8)"
              , "id":1627
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[7] (inline#9)"
              , "id":1628
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[2] (inline#10)"
              , "id":1629
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[1] (inline#11)"
              , "id":1630
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[11] (inline#12)"
              , "id":1631
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[5] (inline#13)"
              , "id":1632
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[15] (inline#14)"
              , "id":1633
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[3] (inline#15)"
              , "id":1634
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                          , "line":"286"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                    , "line":286
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":1047
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1048
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1049
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1050
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1051
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1052
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1053
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1054
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1055
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1056
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1057
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1058
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1059
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1060
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1061
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1062
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"3"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":"398"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"237"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                , "line":398
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1063
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1064
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1065
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1066
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1067
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1068
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1069
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1070
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1071
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1072
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1073
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1074
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1075
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1076
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1077
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1078
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"320"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":320
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1079
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1080
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1081
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1082
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1083
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1084
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1085
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1086
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1087
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1088
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1089
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1090
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1091
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1092
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1093
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1094
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1095
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:18 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"18"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"292"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":292
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":1099
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1101
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1105
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1107
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1111
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1113
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1117
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1119
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1123
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1125
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1129
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1131
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1135
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1137
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1141
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1143
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1147
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1149
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1153
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1155
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1159
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1161
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1165
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1167
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1171
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1173
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1177
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1179
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1183
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1185
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1189
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1191
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1195
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1197
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1201
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1203
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1207
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1209
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1213
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1215
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1219
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1221
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1225
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1227
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1231
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1233
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1237
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1239
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1243
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1245
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1249
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1251
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1255
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1257
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1261
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1263
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1267
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1269
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1273
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1275
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1279
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1281
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1285
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":1287
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1289
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:22 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"22"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"293"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1290
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1291
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1292
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1293
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1294
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1295
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1296
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1297
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1298
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1299
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1300
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1301
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1302
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1303
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1304
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:53 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"53"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1305
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:11 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"321"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":321
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1306
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1307
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1308
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1309
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1310
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1311
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1312
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1313
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1314
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1315
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1316
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1317
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1318
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1319
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1320
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1321
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1322
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"293"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":1326
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1328
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1332
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1334
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1338
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1340
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1344
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1346
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1350
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1352
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1356
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1358
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1362
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1364
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1368
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1370
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1374
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1376
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1380
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1382
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1386
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1388
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1392
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1394
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1398
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1400
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1404
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1406
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1410
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1412
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1416
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":1418
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1420
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:workingData | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"workingData"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"196"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":196
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1421
          , "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:workingData | Start cycle:898 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"workingData"
              , "Start cycle":"898"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":"184"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":1098
      , "to":1099
    }
    , {
      "from":1099
      , "to":1047
    }
    , {
      "from":1099
      , "to":1049
    }
    , {
      "from":1099
      , "to":1051
    }
    , {
      "from":1099
      , "to":1053
    }
    , {
      "from":1099
      , "to":1055
    }
    , {
      "from":1099
      , "to":1057
    }
    , {
      "from":1099
      , "to":1059
    }
    , {
      "from":1099
      , "to":1061
    }
    , {
      "from":1099
      , "to":1078
    }
    , {
      "from":1100
      , "to":1101
    }
    , {
      "from":1101
      , "to":1100
    }
    , {
      "from":1101
      , "to":1048
    }
    , {
      "from":1101
      , "to":1050
    }
    , {
      "from":1101
      , "to":1052
    }
    , {
      "from":1101
      , "to":1054
    }
    , {
      "from":1101
      , "to":1056
    }
    , {
      "from":1101
      , "to":1058
    }
    , {
      "from":1101
      , "to":1060
    }
    , {
      "from":1101
      , "to":1062
    }
    , {
      "from":1079
      , "to":1101
    }
    , {
      "from":1095
      , "to":1101
    }
    , {
      "from":1104
      , "to":1105
    }
    , {
      "from":1105
      , "to":1104
    }
    , {
      "from":1105
      , "to":1047
    }
    , {
      "from":1105
      , "to":1049
    }
    , {
      "from":1105
      , "to":1051
    }
    , {
      "from":1105
      , "to":1053
    }
    , {
      "from":1105
      , "to":1055
    }
    , {
      "from":1105
      , "to":1057
    }
    , {
      "from":1105
      , "to":1059
    }
    , {
      "from":1105
      , "to":1061
    }
    , {
      "from":1105
      , "to":1063
    }
    , {
      "from":1080
      , "to":1105
    }
    , {
      "from":1106
      , "to":1107
    }
    , {
      "from":1107
      , "to":1106
    }
    , {
      "from":1107
      , "to":1048
    }
    , {
      "from":1107
      , "to":1050
    }
    , {
      "from":1107
      , "to":1052
    }
    , {
      "from":1107
      , "to":1054
    }
    , {
      "from":1107
      , "to":1056
    }
    , {
      "from":1107
      , "to":1058
    }
    , {
      "from":1107
      , "to":1060
    }
    , {
      "from":1107
      , "to":1062
    }
    , {
      "from":1107
      , "to":1078
    }
    , {
      "from":1079
      , "to":1107
    }
    , {
      "from":1095
      , "to":1107
    }
    , {
      "from":1110
      , "to":1111
    }
    , {
      "from":1111
      , "to":1110
    }
    , {
      "from":1111
      , "to":1047
    }
    , {
      "from":1111
      , "to":1049
    }
    , {
      "from":1111
      , "to":1051
    }
    , {
      "from":1111
      , "to":1053
    }
    , {
      "from":1111
      , "to":1055
    }
    , {
      "from":1111
      , "to":1057
    }
    , {
      "from":1111
      , "to":1059
    }
    , {
      "from":1111
      , "to":1061
    }
    , {
      "from":1111
      , "to":1064
    }
    , {
      "from":1081
      , "to":1111
    }
    , {
      "from":1112
      , "to":1113
    }
    , {
      "from":1113
      , "to":1112
    }
    , {
      "from":1113
      , "to":1048
    }
    , {
      "from":1113
      , "to":1050
    }
    , {
      "from":1113
      , "to":1052
    }
    , {
      "from":1113
      , "to":1054
    }
    , {
      "from":1113
      , "to":1056
    }
    , {
      "from":1113
      , "to":1058
    }
    , {
      "from":1113
      , "to":1060
    }
    , {
      "from":1113
      , "to":1062
    }
    , {
      "from":1113
      , "to":1078
    }
    , {
      "from":1079
      , "to":1113
    }
    , {
      "from":1095
      , "to":1113
    }
    , {
      "from":1116
      , "to":1117
    }
    , {
      "from":1117
      , "to":1116
    }
    , {
      "from":1117
      , "to":1047
    }
    , {
      "from":1117
      , "to":1049
    }
    , {
      "from":1117
      , "to":1051
    }
    , {
      "from":1117
      , "to":1053
    }
    , {
      "from":1117
      , "to":1055
    }
    , {
      "from":1117
      , "to":1057
    }
    , {
      "from":1117
      , "to":1059
    }
    , {
      "from":1117
      , "to":1061
    }
    , {
      "from":1117
      , "to":1065
    }
    , {
      "from":1082
      , "to":1117
    }
    , {
      "from":1118
      , "to":1119
    }
    , {
      "from":1119
      , "to":1118
    }
    , {
      "from":1119
      , "to":1048
    }
    , {
      "from":1119
      , "to":1050
    }
    , {
      "from":1119
      , "to":1052
    }
    , {
      "from":1119
      , "to":1054
    }
    , {
      "from":1119
      , "to":1056
    }
    , {
      "from":1119
      , "to":1058
    }
    , {
      "from":1119
      , "to":1060
    }
    , {
      "from":1119
      , "to":1062
    }
    , {
      "from":1119
      , "to":1078
    }
    , {
      "from":1079
      , "to":1119
    }
    , {
      "from":1095
      , "to":1119
    }
    , {
      "from":1122
      , "to":1123
    }
    , {
      "from":1123
      , "to":1122
    }
    , {
      "from":1123
      , "to":1047
    }
    , {
      "from":1123
      , "to":1049
    }
    , {
      "from":1123
      , "to":1051
    }
    , {
      "from":1123
      , "to":1053
    }
    , {
      "from":1123
      , "to":1055
    }
    , {
      "from":1123
      , "to":1057
    }
    , {
      "from":1123
      , "to":1059
    }
    , {
      "from":1123
      , "to":1061
    }
    , {
      "from":1123
      , "to":1066
    }
    , {
      "from":1083
      , "to":1123
    }
    , {
      "from":1124
      , "to":1125
    }
    , {
      "from":1125
      , "to":1124
    }
    , {
      "from":1125
      , "to":1048
    }
    , {
      "from":1125
      , "to":1050
    }
    , {
      "from":1125
      , "to":1052
    }
    , {
      "from":1125
      , "to":1054
    }
    , {
      "from":1125
      , "to":1056
    }
    , {
      "from":1125
      , "to":1058
    }
    , {
      "from":1125
      , "to":1060
    }
    , {
      "from":1125
      , "to":1062
    }
    , {
      "from":1125
      , "to":1078
    }
    , {
      "from":1079
      , "to":1125
    }
    , {
      "from":1095
      , "to":1125
    }
    , {
      "from":1128
      , "to":1129
    }
    , {
      "from":1129
      , "to":1128
    }
    , {
      "from":1129
      , "to":1047
    }
    , {
      "from":1129
      , "to":1049
    }
    , {
      "from":1129
      , "to":1051
    }
    , {
      "from":1129
      , "to":1053
    }
    , {
      "from":1129
      , "to":1055
    }
    , {
      "from":1129
      , "to":1057
    }
    , {
      "from":1129
      , "to":1059
    }
    , {
      "from":1129
      , "to":1061
    }
    , {
      "from":1129
      , "to":1067
    }
    , {
      "from":1084
      , "to":1129
    }
    , {
      "from":1130
      , "to":1131
    }
    , {
      "from":1131
      , "to":1130
    }
    , {
      "from":1131
      , "to":1048
    }
    , {
      "from":1131
      , "to":1050
    }
    , {
      "from":1131
      , "to":1052
    }
    , {
      "from":1131
      , "to":1054
    }
    , {
      "from":1131
      , "to":1056
    }
    , {
      "from":1131
      , "to":1058
    }
    , {
      "from":1131
      , "to":1060
    }
    , {
      "from":1131
      , "to":1062
    }
    , {
      "from":1131
      , "to":1078
    }
    , {
      "from":1079
      , "to":1131
    }
    , {
      "from":1095
      , "to":1131
    }
    , {
      "from":1134
      , "to":1135
    }
    , {
      "from":1135
      , "to":1134
    }
    , {
      "from":1135
      , "to":1047
    }
    , {
      "from":1135
      , "to":1049
    }
    , {
      "from":1135
      , "to":1051
    }
    , {
      "from":1135
      , "to":1053
    }
    , {
      "from":1135
      , "to":1055
    }
    , {
      "from":1135
      , "to":1057
    }
    , {
      "from":1135
      , "to":1059
    }
    , {
      "from":1135
      , "to":1061
    }
    , {
      "from":1135
      , "to":1068
    }
    , {
      "from":1085
      , "to":1135
    }
    , {
      "from":1136
      , "to":1137
    }
    , {
      "from":1137
      , "to":1136
    }
    , {
      "from":1137
      , "to":1048
    }
    , {
      "from":1137
      , "to":1050
    }
    , {
      "from":1137
      , "to":1052
    }
    , {
      "from":1137
      , "to":1054
    }
    , {
      "from":1137
      , "to":1056
    }
    , {
      "from":1137
      , "to":1058
    }
    , {
      "from":1137
      , "to":1060
    }
    , {
      "from":1137
      , "to":1062
    }
    , {
      "from":1137
      , "to":1078
    }
    , {
      "from":1079
      , "to":1137
    }
    , {
      "from":1095
      , "to":1137
    }
    , {
      "from":1140
      , "to":1141
    }
    , {
      "from":1141
      , "to":1140
    }
    , {
      "from":1141
      , "to":1047
    }
    , {
      "from":1141
      , "to":1049
    }
    , {
      "from":1141
      , "to":1051
    }
    , {
      "from":1141
      , "to":1053
    }
    , {
      "from":1141
      , "to":1055
    }
    , {
      "from":1141
      , "to":1057
    }
    , {
      "from":1141
      , "to":1059
    }
    , {
      "from":1141
      , "to":1061
    }
    , {
      "from":1141
      , "to":1069
    }
    , {
      "from":1086
      , "to":1141
    }
    , {
      "from":1142
      , "to":1143
    }
    , {
      "from":1143
      , "to":1142
    }
    , {
      "from":1143
      , "to":1048
    }
    , {
      "from":1143
      , "to":1050
    }
    , {
      "from":1143
      , "to":1052
    }
    , {
      "from":1143
      , "to":1054
    }
    , {
      "from":1143
      , "to":1056
    }
    , {
      "from":1143
      , "to":1058
    }
    , {
      "from":1143
      , "to":1060
    }
    , {
      "from":1143
      , "to":1062
    }
    , {
      "from":1143
      , "to":1078
    }
    , {
      "from":1079
      , "to":1143
    }
    , {
      "from":1095
      , "to":1143
    }
    , {
      "from":1146
      , "to":1147
    }
    , {
      "from":1147
      , "to":1146
    }
    , {
      "from":1147
      , "to":1047
    }
    , {
      "from":1147
      , "to":1049
    }
    , {
      "from":1147
      , "to":1051
    }
    , {
      "from":1147
      , "to":1053
    }
    , {
      "from":1147
      , "to":1055
    }
    , {
      "from":1147
      , "to":1057
    }
    , {
      "from":1147
      , "to":1059
    }
    , {
      "from":1147
      , "to":1061
    }
    , {
      "from":1147
      , "to":1070
    }
    , {
      "from":1087
      , "to":1147
    }
    , {
      "from":1148
      , "to":1149
    }
    , {
      "from":1149
      , "to":1148
    }
    , {
      "from":1149
      , "to":1048
    }
    , {
      "from":1149
      , "to":1050
    }
    , {
      "from":1149
      , "to":1052
    }
    , {
      "from":1149
      , "to":1054
    }
    , {
      "from":1149
      , "to":1056
    }
    , {
      "from":1149
      , "to":1058
    }
    , {
      "from":1149
      , "to":1060
    }
    , {
      "from":1149
      , "to":1062
    }
    , {
      "from":1149
      , "to":1078
    }
    , {
      "from":1079
      , "to":1149
    }
    , {
      "from":1095
      , "to":1149
    }
    , {
      "from":1152
      , "to":1153
    }
    , {
      "from":1153
      , "to":1152
    }
    , {
      "from":1153
      , "to":1047
    }
    , {
      "from":1153
      , "to":1049
    }
    , {
      "from":1153
      , "to":1051
    }
    , {
      "from":1153
      , "to":1053
    }
    , {
      "from":1153
      , "to":1055
    }
    , {
      "from":1153
      , "to":1057
    }
    , {
      "from":1153
      , "to":1059
    }
    , {
      "from":1153
      , "to":1061
    }
    , {
      "from":1153
      , "to":1071
    }
    , {
      "from":1088
      , "to":1153
    }
    , {
      "from":1154
      , "to":1155
    }
    , {
      "from":1155
      , "to":1154
    }
    , {
      "from":1155
      , "to":1048
    }
    , {
      "from":1155
      , "to":1050
    }
    , {
      "from":1155
      , "to":1052
    }
    , {
      "from":1155
      , "to":1054
    }
    , {
      "from":1155
      , "to":1056
    }
    , {
      "from":1155
      , "to":1058
    }
    , {
      "from":1155
      , "to":1060
    }
    , {
      "from":1155
      , "to":1062
    }
    , {
      "from":1155
      , "to":1078
    }
    , {
      "from":1079
      , "to":1155
    }
    , {
      "from":1095
      , "to":1155
    }
    , {
      "from":1158
      , "to":1159
    }
    , {
      "from":1159
      , "to":1158
    }
    , {
      "from":1159
      , "to":1047
    }
    , {
      "from":1159
      , "to":1049
    }
    , {
      "from":1159
      , "to":1051
    }
    , {
      "from":1159
      , "to":1053
    }
    , {
      "from":1159
      , "to":1055
    }
    , {
      "from":1159
      , "to":1057
    }
    , {
      "from":1159
      , "to":1059
    }
    , {
      "from":1159
      , "to":1061
    }
    , {
      "from":1159
      , "to":1072
    }
    , {
      "from":1089
      , "to":1159
    }
    , {
      "from":1160
      , "to":1161
    }
    , {
      "from":1161
      , "to":1160
    }
    , {
      "from":1161
      , "to":1048
    }
    , {
      "from":1161
      , "to":1050
    }
    , {
      "from":1161
      , "to":1052
    }
    , {
      "from":1161
      , "to":1054
    }
    , {
      "from":1161
      , "to":1056
    }
    , {
      "from":1161
      , "to":1058
    }
    , {
      "from":1161
      , "to":1060
    }
    , {
      "from":1161
      , "to":1062
    }
    , {
      "from":1161
      , "to":1078
    }
    , {
      "from":1079
      , "to":1161
    }
    , {
      "from":1095
      , "to":1161
    }
    , {
      "from":1164
      , "to":1165
    }
    , {
      "from":1165
      , "to":1164
    }
    , {
      "from":1165
      , "to":1047
    }
    , {
      "from":1165
      , "to":1049
    }
    , {
      "from":1165
      , "to":1051
    }
    , {
      "from":1165
      , "to":1053
    }
    , {
      "from":1165
      , "to":1055
    }
    , {
      "from":1165
      , "to":1057
    }
    , {
      "from":1165
      , "to":1059
    }
    , {
      "from":1165
      , "to":1061
    }
    , {
      "from":1165
      , "to":1073
    }
    , {
      "from":1090
      , "to":1165
    }
    , {
      "from":1166
      , "to":1167
    }
    , {
      "from":1167
      , "to":1166
    }
    , {
      "from":1167
      , "to":1048
    }
    , {
      "from":1167
      , "to":1050
    }
    , {
      "from":1167
      , "to":1052
    }
    , {
      "from":1167
      , "to":1054
    }
    , {
      "from":1167
      , "to":1056
    }
    , {
      "from":1167
      , "to":1058
    }
    , {
      "from":1167
      , "to":1060
    }
    , {
      "from":1167
      , "to":1062
    }
    , {
      "from":1167
      , "to":1078
    }
    , {
      "from":1079
      , "to":1167
    }
    , {
      "from":1095
      , "to":1167
    }
    , {
      "from":1170
      , "to":1171
    }
    , {
      "from":1171
      , "to":1170
    }
    , {
      "from":1171
      , "to":1047
    }
    , {
      "from":1171
      , "to":1049
    }
    , {
      "from":1171
      , "to":1051
    }
    , {
      "from":1171
      , "to":1053
    }
    , {
      "from":1171
      , "to":1055
    }
    , {
      "from":1171
      , "to":1057
    }
    , {
      "from":1171
      , "to":1059
    }
    , {
      "from":1171
      , "to":1061
    }
    , {
      "from":1171
      , "to":1074
    }
    , {
      "from":1091
      , "to":1171
    }
    , {
      "from":1172
      , "to":1173
    }
    , {
      "from":1173
      , "to":1172
    }
    , {
      "from":1173
      , "to":1048
    }
    , {
      "from":1173
      , "to":1050
    }
    , {
      "from":1173
      , "to":1052
    }
    , {
      "from":1173
      , "to":1054
    }
    , {
      "from":1173
      , "to":1056
    }
    , {
      "from":1173
      , "to":1058
    }
    , {
      "from":1173
      , "to":1060
    }
    , {
      "from":1173
      , "to":1062
    }
    , {
      "from":1173
      , "to":1078
    }
    , {
      "from":1079
      , "to":1173
    }
    , {
      "from":1095
      , "to":1173
    }
    , {
      "from":1176
      , "to":1177
    }
    , {
      "from":1177
      , "to":1176
    }
    , {
      "from":1177
      , "to":1047
    }
    , {
      "from":1177
      , "to":1049
    }
    , {
      "from":1177
      , "to":1051
    }
    , {
      "from":1177
      , "to":1053
    }
    , {
      "from":1177
      , "to":1055
    }
    , {
      "from":1177
      , "to":1057
    }
    , {
      "from":1177
      , "to":1059
    }
    , {
      "from":1177
      , "to":1061
    }
    , {
      "from":1177
      , "to":1075
    }
    , {
      "from":1092
      , "to":1177
    }
    , {
      "from":1178
      , "to":1179
    }
    , {
      "from":1179
      , "to":1178
    }
    , {
      "from":1179
      , "to":1048
    }
    , {
      "from":1179
      , "to":1050
    }
    , {
      "from":1179
      , "to":1052
    }
    , {
      "from":1179
      , "to":1054
    }
    , {
      "from":1179
      , "to":1056
    }
    , {
      "from":1179
      , "to":1058
    }
    , {
      "from":1179
      , "to":1060
    }
    , {
      "from":1179
      , "to":1062
    }
    , {
      "from":1179
      , "to":1078
    }
    , {
      "from":1079
      , "to":1179
    }
    , {
      "from":1095
      , "to":1179
    }
    , {
      "from":1182
      , "to":1183
    }
    , {
      "from":1183
      , "to":1182
    }
    , {
      "from":1183
      , "to":1047
    }
    , {
      "from":1183
      , "to":1049
    }
    , {
      "from":1183
      , "to":1051
    }
    , {
      "from":1183
      , "to":1053
    }
    , {
      "from":1183
      , "to":1055
    }
    , {
      "from":1183
      , "to":1057
    }
    , {
      "from":1183
      , "to":1059
    }
    , {
      "from":1183
      , "to":1061
    }
    , {
      "from":1183
      , "to":1076
    }
    , {
      "from":1093
      , "to":1183
    }
    , {
      "from":1184
      , "to":1185
    }
    , {
      "from":1185
      , "to":1184
    }
    , {
      "from":1185
      , "to":1048
    }
    , {
      "from":1185
      , "to":1050
    }
    , {
      "from":1185
      , "to":1052
    }
    , {
      "from":1185
      , "to":1054
    }
    , {
      "from":1185
      , "to":1056
    }
    , {
      "from":1185
      , "to":1058
    }
    , {
      "from":1185
      , "to":1060
    }
    , {
      "from":1185
      , "to":1062
    }
    , {
      "from":1185
      , "to":1078
    }
    , {
      "from":1079
      , "to":1185
    }
    , {
      "from":1095
      , "to":1185
    }
    , {
      "from":1188
      , "to":1189
    }
    , {
      "from":1189
      , "to":1188
    }
    , {
      "from":1189
      , "to":1047
    }
    , {
      "from":1189
      , "to":1049
    }
    , {
      "from":1189
      , "to":1051
    }
    , {
      "from":1189
      , "to":1053
    }
    , {
      "from":1189
      , "to":1055
    }
    , {
      "from":1189
      , "to":1057
    }
    , {
      "from":1189
      , "to":1059
    }
    , {
      "from":1189
      , "to":1061
    }
    , {
      "from":1189
      , "to":1077
    }
    , {
      "from":1094
      , "to":1189
    }
    , {
      "from":1190
      , "to":1191
    }
    , {
      "from":1191
      , "to":1190
    }
    , {
      "from":1191
      , "to":1048
    }
    , {
      "from":1191
      , "to":1050
    }
    , {
      "from":1191
      , "to":1052
    }
    , {
      "from":1191
      , "to":1054
    }
    , {
      "from":1191
      , "to":1056
    }
    , {
      "from":1191
      , "to":1058
    }
    , {
      "from":1191
      , "to":1060
    }
    , {
      "from":1191
      , "to":1062
    }
    , {
      "from":1191
      , "to":1078
    }
    , {
      "from":1079
      , "to":1191
    }
    , {
      "from":1095
      , "to":1191
    }
    , {
      "from":1194
      , "to":1195
    }
    , {
      "from":1195
      , "to":1047
    }
    , {
      "from":1195
      , "to":1049
    }
    , {
      "from":1195
      , "to":1051
    }
    , {
      "from":1195
      , "to":1053
    }
    , {
      "from":1195
      , "to":1055
    }
    , {
      "from":1195
      , "to":1057
    }
    , {
      "from":1195
      , "to":1059
    }
    , {
      "from":1195
      , "to":1061
    }
    , {
      "from":1195
      , "to":1078
    }
    , {
      "from":1196
      , "to":1197
    }
    , {
      "from":1197
      , "to":1196
    }
    , {
      "from":1197
      , "to":1048
    }
    , {
      "from":1197
      , "to":1050
    }
    , {
      "from":1197
      , "to":1052
    }
    , {
      "from":1197
      , "to":1054
    }
    , {
      "from":1197
      , "to":1056
    }
    , {
      "from":1197
      , "to":1058
    }
    , {
      "from":1197
      , "to":1060
    }
    , {
      "from":1197
      , "to":1062
    }
    , {
      "from":1079
      , "to":1197
    }
    , {
      "from":1095
      , "to":1197
    }
    , {
      "from":1200
      , "to":1201
    }
    , {
      "from":1201
      , "to":1200
    }
    , {
      "from":1201
      , "to":1047
    }
    , {
      "from":1201
      , "to":1049
    }
    , {
      "from":1201
      , "to":1051
    }
    , {
      "from":1201
      , "to":1053
    }
    , {
      "from":1201
      , "to":1055
    }
    , {
      "from":1201
      , "to":1057
    }
    , {
      "from":1201
      , "to":1059
    }
    , {
      "from":1201
      , "to":1061
    }
    , {
      "from":1201
      , "to":1063
    }
    , {
      "from":1080
      , "to":1201
    }
    , {
      "from":1202
      , "to":1203
    }
    , {
      "from":1203
      , "to":1202
    }
    , {
      "from":1203
      , "to":1048
    }
    , {
      "from":1203
      , "to":1050
    }
    , {
      "from":1203
      , "to":1052
    }
    , {
      "from":1203
      , "to":1054
    }
    , {
      "from":1203
      , "to":1056
    }
    , {
      "from":1203
      , "to":1058
    }
    , {
      "from":1203
      , "to":1060
    }
    , {
      "from":1203
      , "to":1062
    }
    , {
      "from":1203
      , "to":1078
    }
    , {
      "from":1079
      , "to":1203
    }
    , {
      "from":1095
      , "to":1203
    }
    , {
      "from":1206
      , "to":1207
    }
    , {
      "from":1207
      , "to":1206
    }
    , {
      "from":1207
      , "to":1047
    }
    , {
      "from":1207
      , "to":1049
    }
    , {
      "from":1207
      , "to":1051
    }
    , {
      "from":1207
      , "to":1053
    }
    , {
      "from":1207
      , "to":1055
    }
    , {
      "from":1207
      , "to":1057
    }
    , {
      "from":1207
      , "to":1059
    }
    , {
      "from":1207
      , "to":1061
    }
    , {
      "from":1207
      , "to":1064
    }
    , {
      "from":1081
      , "to":1207
    }
    , {
      "from":1208
      , "to":1209
    }
    , {
      "from":1209
      , "to":1208
    }
    , {
      "from":1209
      , "to":1048
    }
    , {
      "from":1209
      , "to":1050
    }
    , {
      "from":1209
      , "to":1052
    }
    , {
      "from":1209
      , "to":1054
    }
    , {
      "from":1209
      , "to":1056
    }
    , {
      "from":1209
      , "to":1058
    }
    , {
      "from":1209
      , "to":1060
    }
    , {
      "from":1209
      , "to":1062
    }
    , {
      "from":1209
      , "to":1078
    }
    , {
      "from":1079
      , "to":1209
    }
    , {
      "from":1095
      , "to":1209
    }
    , {
      "from":1212
      , "to":1213
    }
    , {
      "from":1213
      , "to":1212
    }
    , {
      "from":1213
      , "to":1047
    }
    , {
      "from":1213
      , "to":1049
    }
    , {
      "from":1213
      , "to":1051
    }
    , {
      "from":1213
      , "to":1053
    }
    , {
      "from":1213
      , "to":1055
    }
    , {
      "from":1213
      , "to":1057
    }
    , {
      "from":1213
      , "to":1059
    }
    , {
      "from":1213
      , "to":1061
    }
    , {
      "from":1213
      , "to":1065
    }
    , {
      "from":1082
      , "to":1213
    }
    , {
      "from":1214
      , "to":1215
    }
    , {
      "from":1215
      , "to":1214
    }
    , {
      "from":1215
      , "to":1048
    }
    , {
      "from":1215
      , "to":1050
    }
    , {
      "from":1215
      , "to":1052
    }
    , {
      "from":1215
      , "to":1054
    }
    , {
      "from":1215
      , "to":1056
    }
    , {
      "from":1215
      , "to":1058
    }
    , {
      "from":1215
      , "to":1060
    }
    , {
      "from":1215
      , "to":1062
    }
    , {
      "from":1215
      , "to":1078
    }
    , {
      "from":1079
      , "to":1215
    }
    , {
      "from":1095
      , "to":1215
    }
    , {
      "from":1218
      , "to":1219
    }
    , {
      "from":1219
      , "to":1218
    }
    , {
      "from":1219
      , "to":1047
    }
    , {
      "from":1219
      , "to":1049
    }
    , {
      "from":1219
      , "to":1051
    }
    , {
      "from":1219
      , "to":1053
    }
    , {
      "from":1219
      , "to":1055
    }
    , {
      "from":1219
      , "to":1057
    }
    , {
      "from":1219
      , "to":1059
    }
    , {
      "from":1219
      , "to":1061
    }
    , {
      "from":1219
      , "to":1066
    }
    , {
      "from":1083
      , "to":1219
    }
    , {
      "from":1220
      , "to":1221
    }
    , {
      "from":1221
      , "to":1220
    }
    , {
      "from":1221
      , "to":1048
    }
    , {
      "from":1221
      , "to":1050
    }
    , {
      "from":1221
      , "to":1052
    }
    , {
      "from":1221
      , "to":1054
    }
    , {
      "from":1221
      , "to":1056
    }
    , {
      "from":1221
      , "to":1058
    }
    , {
      "from":1221
      , "to":1060
    }
    , {
      "from":1221
      , "to":1062
    }
    , {
      "from":1221
      , "to":1078
    }
    , {
      "from":1079
      , "to":1221
    }
    , {
      "from":1095
      , "to":1221
    }
    , {
      "from":1224
      , "to":1225
    }
    , {
      "from":1225
      , "to":1224
    }
    , {
      "from":1225
      , "to":1047
    }
    , {
      "from":1225
      , "to":1049
    }
    , {
      "from":1225
      , "to":1051
    }
    , {
      "from":1225
      , "to":1053
    }
    , {
      "from":1225
      , "to":1055
    }
    , {
      "from":1225
      , "to":1057
    }
    , {
      "from":1225
      , "to":1059
    }
    , {
      "from":1225
      , "to":1061
    }
    , {
      "from":1225
      , "to":1067
    }
    , {
      "from":1084
      , "to":1225
    }
    , {
      "from":1226
      , "to":1227
    }
    , {
      "from":1227
      , "to":1226
    }
    , {
      "from":1227
      , "to":1048
    }
    , {
      "from":1227
      , "to":1050
    }
    , {
      "from":1227
      , "to":1052
    }
    , {
      "from":1227
      , "to":1054
    }
    , {
      "from":1227
      , "to":1056
    }
    , {
      "from":1227
      , "to":1058
    }
    , {
      "from":1227
      , "to":1060
    }
    , {
      "from":1227
      , "to":1062
    }
    , {
      "from":1227
      , "to":1078
    }
    , {
      "from":1079
      , "to":1227
    }
    , {
      "from":1095
      , "to":1227
    }
    , {
      "from":1230
      , "to":1231
    }
    , {
      "from":1231
      , "to":1230
    }
    , {
      "from":1231
      , "to":1047
    }
    , {
      "from":1231
      , "to":1049
    }
    , {
      "from":1231
      , "to":1051
    }
    , {
      "from":1231
      , "to":1053
    }
    , {
      "from":1231
      , "to":1055
    }
    , {
      "from":1231
      , "to":1057
    }
    , {
      "from":1231
      , "to":1059
    }
    , {
      "from":1231
      , "to":1061
    }
    , {
      "from":1231
      , "to":1068
    }
    , {
      "from":1085
      , "to":1231
    }
    , {
      "from":1232
      , "to":1233
    }
    , {
      "from":1233
      , "to":1232
    }
    , {
      "from":1233
      , "to":1048
    }
    , {
      "from":1233
      , "to":1050
    }
    , {
      "from":1233
      , "to":1052
    }
    , {
      "from":1233
      , "to":1054
    }
    , {
      "from":1233
      , "to":1056
    }
    , {
      "from":1233
      , "to":1058
    }
    , {
      "from":1233
      , "to":1060
    }
    , {
      "from":1233
      , "to":1062
    }
    , {
      "from":1233
      , "to":1078
    }
    , {
      "from":1079
      , "to":1233
    }
    , {
      "from":1095
      , "to":1233
    }
    , {
      "from":1236
      , "to":1237
    }
    , {
      "from":1237
      , "to":1236
    }
    , {
      "from":1237
      , "to":1047
    }
    , {
      "from":1237
      , "to":1049
    }
    , {
      "from":1237
      , "to":1051
    }
    , {
      "from":1237
      , "to":1053
    }
    , {
      "from":1237
      , "to":1055
    }
    , {
      "from":1237
      , "to":1057
    }
    , {
      "from":1237
      , "to":1059
    }
    , {
      "from":1237
      , "to":1061
    }
    , {
      "from":1237
      , "to":1069
    }
    , {
      "from":1086
      , "to":1237
    }
    , {
      "from":1238
      , "to":1239
    }
    , {
      "from":1239
      , "to":1238
    }
    , {
      "from":1239
      , "to":1048
    }
    , {
      "from":1239
      , "to":1050
    }
    , {
      "from":1239
      , "to":1052
    }
    , {
      "from":1239
      , "to":1054
    }
    , {
      "from":1239
      , "to":1056
    }
    , {
      "from":1239
      , "to":1058
    }
    , {
      "from":1239
      , "to":1060
    }
    , {
      "from":1239
      , "to":1062
    }
    , {
      "from":1239
      , "to":1078
    }
    , {
      "from":1079
      , "to":1239
    }
    , {
      "from":1095
      , "to":1239
    }
    , {
      "from":1242
      , "to":1243
    }
    , {
      "from":1243
      , "to":1242
    }
    , {
      "from":1243
      , "to":1047
    }
    , {
      "from":1243
      , "to":1049
    }
    , {
      "from":1243
      , "to":1051
    }
    , {
      "from":1243
      , "to":1053
    }
    , {
      "from":1243
      , "to":1055
    }
    , {
      "from":1243
      , "to":1057
    }
    , {
      "from":1243
      , "to":1059
    }
    , {
      "from":1243
      , "to":1061
    }
    , {
      "from":1243
      , "to":1070
    }
    , {
      "from":1087
      , "to":1243
    }
    , {
      "from":1244
      , "to":1245
    }
    , {
      "from":1245
      , "to":1244
    }
    , {
      "from":1245
      , "to":1048
    }
    , {
      "from":1245
      , "to":1050
    }
    , {
      "from":1245
      , "to":1052
    }
    , {
      "from":1245
      , "to":1054
    }
    , {
      "from":1245
      , "to":1056
    }
    , {
      "from":1245
      , "to":1058
    }
    , {
      "from":1245
      , "to":1060
    }
    , {
      "from":1245
      , "to":1062
    }
    , {
      "from":1245
      , "to":1078
    }
    , {
      "from":1079
      , "to":1245
    }
    , {
      "from":1095
      , "to":1245
    }
    , {
      "from":1248
      , "to":1249
    }
    , {
      "from":1249
      , "to":1248
    }
    , {
      "from":1249
      , "to":1047
    }
    , {
      "from":1249
      , "to":1049
    }
    , {
      "from":1249
      , "to":1051
    }
    , {
      "from":1249
      , "to":1053
    }
    , {
      "from":1249
      , "to":1055
    }
    , {
      "from":1249
      , "to":1057
    }
    , {
      "from":1249
      , "to":1059
    }
    , {
      "from":1249
      , "to":1061
    }
    , {
      "from":1249
      , "to":1071
    }
    , {
      "from":1088
      , "to":1249
    }
    , {
      "from":1250
      , "to":1251
    }
    , {
      "from":1251
      , "to":1250
    }
    , {
      "from":1251
      , "to":1048
    }
    , {
      "from":1251
      , "to":1050
    }
    , {
      "from":1251
      , "to":1052
    }
    , {
      "from":1251
      , "to":1054
    }
    , {
      "from":1251
      , "to":1056
    }
    , {
      "from":1251
      , "to":1058
    }
    , {
      "from":1251
      , "to":1060
    }
    , {
      "from":1251
      , "to":1062
    }
    , {
      "from":1251
      , "to":1078
    }
    , {
      "from":1079
      , "to":1251
    }
    , {
      "from":1095
      , "to":1251
    }
    , {
      "from":1254
      , "to":1255
    }
    , {
      "from":1255
      , "to":1254
    }
    , {
      "from":1255
      , "to":1047
    }
    , {
      "from":1255
      , "to":1049
    }
    , {
      "from":1255
      , "to":1051
    }
    , {
      "from":1255
      , "to":1053
    }
    , {
      "from":1255
      , "to":1055
    }
    , {
      "from":1255
      , "to":1057
    }
    , {
      "from":1255
      , "to":1059
    }
    , {
      "from":1255
      , "to":1061
    }
    , {
      "from":1255
      , "to":1072
    }
    , {
      "from":1089
      , "to":1255
    }
    , {
      "from":1256
      , "to":1257
    }
    , {
      "from":1257
      , "to":1256
    }
    , {
      "from":1257
      , "to":1048
    }
    , {
      "from":1257
      , "to":1050
    }
    , {
      "from":1257
      , "to":1052
    }
    , {
      "from":1257
      , "to":1054
    }
    , {
      "from":1257
      , "to":1056
    }
    , {
      "from":1257
      , "to":1058
    }
    , {
      "from":1257
      , "to":1060
    }
    , {
      "from":1257
      , "to":1062
    }
    , {
      "from":1257
      , "to":1078
    }
    , {
      "from":1079
      , "to":1257
    }
    , {
      "from":1095
      , "to":1257
    }
    , {
      "from":1260
      , "to":1261
    }
    , {
      "from":1261
      , "to":1260
    }
    , {
      "from":1261
      , "to":1047
    }
    , {
      "from":1261
      , "to":1049
    }
    , {
      "from":1261
      , "to":1051
    }
    , {
      "from":1261
      , "to":1053
    }
    , {
      "from":1261
      , "to":1055
    }
    , {
      "from":1261
      , "to":1057
    }
    , {
      "from":1261
      , "to":1059
    }
    , {
      "from":1261
      , "to":1061
    }
    , {
      "from":1261
      , "to":1073
    }
    , {
      "from":1090
      , "to":1261
    }
    , {
      "from":1262
      , "to":1263
    }
    , {
      "from":1263
      , "to":1262
    }
    , {
      "from":1263
      , "to":1048
    }
    , {
      "from":1263
      , "to":1050
    }
    , {
      "from":1263
      , "to":1052
    }
    , {
      "from":1263
      , "to":1054
    }
    , {
      "from":1263
      , "to":1056
    }
    , {
      "from":1263
      , "to":1058
    }
    , {
      "from":1263
      , "to":1060
    }
    , {
      "from":1263
      , "to":1062
    }
    , {
      "from":1263
      , "to":1078
    }
    , {
      "from":1079
      , "to":1263
    }
    , {
      "from":1095
      , "to":1263
    }
    , {
      "from":1266
      , "to":1267
    }
    , {
      "from":1267
      , "to":1266
    }
    , {
      "from":1267
      , "to":1047
    }
    , {
      "from":1267
      , "to":1049
    }
    , {
      "from":1267
      , "to":1051
    }
    , {
      "from":1267
      , "to":1053
    }
    , {
      "from":1267
      , "to":1055
    }
    , {
      "from":1267
      , "to":1057
    }
    , {
      "from":1267
      , "to":1059
    }
    , {
      "from":1267
      , "to":1061
    }
    , {
      "from":1267
      , "to":1074
    }
    , {
      "from":1091
      , "to":1267
    }
    , {
      "from":1268
      , "to":1269
    }
    , {
      "from":1269
      , "to":1268
    }
    , {
      "from":1269
      , "to":1048
    }
    , {
      "from":1269
      , "to":1050
    }
    , {
      "from":1269
      , "to":1052
    }
    , {
      "from":1269
      , "to":1054
    }
    , {
      "from":1269
      , "to":1056
    }
    , {
      "from":1269
      , "to":1058
    }
    , {
      "from":1269
      , "to":1060
    }
    , {
      "from":1269
      , "to":1062
    }
    , {
      "from":1269
      , "to":1078
    }
    , {
      "from":1079
      , "to":1269
    }
    , {
      "from":1095
      , "to":1269
    }
    , {
      "from":1272
      , "to":1273
    }
    , {
      "from":1273
      , "to":1272
    }
    , {
      "from":1273
      , "to":1047
    }
    , {
      "from":1273
      , "to":1049
    }
    , {
      "from":1273
      , "to":1051
    }
    , {
      "from":1273
      , "to":1053
    }
    , {
      "from":1273
      , "to":1055
    }
    , {
      "from":1273
      , "to":1057
    }
    , {
      "from":1273
      , "to":1059
    }
    , {
      "from":1273
      , "to":1061
    }
    , {
      "from":1273
      , "to":1075
    }
    , {
      "from":1092
      , "to":1273
    }
    , {
      "from":1274
      , "to":1275
    }
    , {
      "from":1275
      , "to":1274
    }
    , {
      "from":1275
      , "to":1048
    }
    , {
      "from":1275
      , "to":1050
    }
    , {
      "from":1275
      , "to":1052
    }
    , {
      "from":1275
      , "to":1054
    }
    , {
      "from":1275
      , "to":1056
    }
    , {
      "from":1275
      , "to":1058
    }
    , {
      "from":1275
      , "to":1060
    }
    , {
      "from":1275
      , "to":1062
    }
    , {
      "from":1275
      , "to":1078
    }
    , {
      "from":1079
      , "to":1275
    }
    , {
      "from":1095
      , "to":1275
    }
    , {
      "from":1278
      , "to":1279
    }
    , {
      "from":1279
      , "to":1278
    }
    , {
      "from":1279
      , "to":1047
    }
    , {
      "from":1279
      , "to":1049
    }
    , {
      "from":1279
      , "to":1051
    }
    , {
      "from":1279
      , "to":1053
    }
    , {
      "from":1279
      , "to":1055
    }
    , {
      "from":1279
      , "to":1057
    }
    , {
      "from":1279
      , "to":1059
    }
    , {
      "from":1279
      , "to":1061
    }
    , {
      "from":1279
      , "to":1076
    }
    , {
      "from":1093
      , "to":1279
    }
    , {
      "from":1280
      , "to":1281
    }
    , {
      "from":1281
      , "to":1280
    }
    , {
      "from":1281
      , "to":1048
    }
    , {
      "from":1281
      , "to":1050
    }
    , {
      "from":1281
      , "to":1052
    }
    , {
      "from":1281
      , "to":1054
    }
    , {
      "from":1281
      , "to":1056
    }
    , {
      "from":1281
      , "to":1058
    }
    , {
      "from":1281
      , "to":1060
    }
    , {
      "from":1281
      , "to":1062
    }
    , {
      "from":1281
      , "to":1078
    }
    , {
      "from":1079
      , "to":1281
    }
    , {
      "from":1095
      , "to":1281
    }
    , {
      "from":1284
      , "to":1285
    }
    , {
      "from":1285
      , "to":1284
    }
    , {
      "from":1285
      , "to":1047
    }
    , {
      "from":1285
      , "to":1049
    }
    , {
      "from":1285
      , "to":1051
    }
    , {
      "from":1285
      , "to":1053
    }
    , {
      "from":1285
      , "to":1055
    }
    , {
      "from":1285
      , "to":1057
    }
    , {
      "from":1285
      , "to":1059
    }
    , {
      "from":1285
      , "to":1061
    }
    , {
      "from":1285
      , "to":1077
    }
    , {
      "from":1094
      , "to":1285
    }
    , {
      "from":1286
      , "to":1287
    }
    , {
      "from":1287
      , "to":1286
    }
    , {
      "from":1287
      , "to":1048
    }
    , {
      "from":1287
      , "to":1050
    }
    , {
      "from":1287
      , "to":1052
    }
    , {
      "from":1287
      , "to":1054
    }
    , {
      "from":1287
      , "to":1056
    }
    , {
      "from":1287
      , "to":1058
    }
    , {
      "from":1287
      , "to":1060
    }
    , {
      "from":1287
      , "to":1062
    }
    , {
      "from":1287
      , "to":1078
    }
    , {
      "from":1079
      , "to":1287
    }
    , {
      "from":1095
      , "to":1287
    }
    , {
      "from":1325
      , "to":1326
    }
    , {
      "from":1326
      , "to":1289
    }
    , {
      "from":1326
      , "to":1305
    }
    , {
      "from":1328
      , "to":1327
    }
    , {
      "from":1306
      , "to":1328
    }
    , {
      "from":1322
      , "to":1328
    }
    , {
      "from":1331
      , "to":1332
    }
    , {
      "from":1332
      , "to":1331
    }
    , {
      "from":1332
      , "to":1289
    }
    , {
      "from":1332
      , "to":1290
    }
    , {
      "from":1307
      , "to":1332
    }
    , {
      "from":1333
      , "to":1334
    }
    , {
      "from":1334
      , "to":1333
    }
    , {
      "from":1334
      , "to":1305
    }
    , {
      "from":1306
      , "to":1334
    }
    , {
      "from":1322
      , "to":1334
    }
    , {
      "from":1337
      , "to":1338
    }
    , {
      "from":1338
      , "to":1337
    }
    , {
      "from":1338
      , "to":1289
    }
    , {
      "from":1338
      , "to":1291
    }
    , {
      "from":1308
      , "to":1338
    }
    , {
      "from":1339
      , "to":1340
    }
    , {
      "from":1340
      , "to":1339
    }
    , {
      "from":1340
      , "to":1305
    }
    , {
      "from":1306
      , "to":1340
    }
    , {
      "from":1322
      , "to":1340
    }
    , {
      "from":1343
      , "to":1344
    }
    , {
      "from":1344
      , "to":1343
    }
    , {
      "from":1344
      , "to":1289
    }
    , {
      "from":1344
      , "to":1292
    }
    , {
      "from":1309
      , "to":1344
    }
    , {
      "from":1345
      , "to":1346
    }
    , {
      "from":1346
      , "to":1345
    }
    , {
      "from":1346
      , "to":1305
    }
    , {
      "from":1306
      , "to":1346
    }
    , {
      "from":1322
      , "to":1346
    }
    , {
      "from":1349
      , "to":1350
    }
    , {
      "from":1350
      , "to":1349
    }
    , {
      "from":1350
      , "to":1289
    }
    , {
      "from":1350
      , "to":1293
    }
    , {
      "from":1310
      , "to":1350
    }
    , {
      "from":1351
      , "to":1352
    }
    , {
      "from":1352
      , "to":1351
    }
    , {
      "from":1352
      , "to":1305
    }
    , {
      "from":1306
      , "to":1352
    }
    , {
      "from":1322
      , "to":1352
    }
    , {
      "from":1355
      , "to":1356
    }
    , {
      "from":1356
      , "to":1355
    }
    , {
      "from":1356
      , "to":1289
    }
    , {
      "from":1356
      , "to":1294
    }
    , {
      "from":1311
      , "to":1356
    }
    , {
      "from":1357
      , "to":1358
    }
    , {
      "from":1358
      , "to":1357
    }
    , {
      "from":1358
      , "to":1305
    }
    , {
      "from":1306
      , "to":1358
    }
    , {
      "from":1322
      , "to":1358
    }
    , {
      "from":1361
      , "to":1362
    }
    , {
      "from":1362
      , "to":1361
    }
    , {
      "from":1362
      , "to":1289
    }
    , {
      "from":1362
      , "to":1295
    }
    , {
      "from":1312
      , "to":1362
    }
    , {
      "from":1363
      , "to":1364
    }
    , {
      "from":1364
      , "to":1363
    }
    , {
      "from":1364
      , "to":1305
    }
    , {
      "from":1306
      , "to":1364
    }
    , {
      "from":1322
      , "to":1364
    }
    , {
      "from":1367
      , "to":1368
    }
    , {
      "from":1368
      , "to":1367
    }
    , {
      "from":1368
      , "to":1289
    }
    , {
      "from":1368
      , "to":1296
    }
    , {
      "from":1313
      , "to":1368
    }
    , {
      "from":1369
      , "to":1370
    }
    , {
      "from":1370
      , "to":1369
    }
    , {
      "from":1370
      , "to":1305
    }
    , {
      "from":1306
      , "to":1370
    }
    , {
      "from":1322
      , "to":1370
    }
    , {
      "from":1373
      , "to":1374
    }
    , {
      "from":1374
      , "to":1373
    }
    , {
      "from":1374
      , "to":1289
    }
    , {
      "from":1374
      , "to":1297
    }
    , {
      "from":1314
      , "to":1374
    }
    , {
      "from":1375
      , "to":1376
    }
    , {
      "from":1376
      , "to":1375
    }
    , {
      "from":1376
      , "to":1305
    }
    , {
      "from":1306
      , "to":1376
    }
    , {
      "from":1322
      , "to":1376
    }
    , {
      "from":1379
      , "to":1380
    }
    , {
      "from":1380
      , "to":1379
    }
    , {
      "from":1380
      , "to":1289
    }
    , {
      "from":1380
      , "to":1298
    }
    , {
      "from":1315
      , "to":1380
    }
    , {
      "from":1381
      , "to":1382
    }
    , {
      "from":1382
      , "to":1381
    }
    , {
      "from":1382
      , "to":1305
    }
    , {
      "from":1306
      , "to":1382
    }
    , {
      "from":1322
      , "to":1382
    }
    , {
      "from":1385
      , "to":1386
    }
    , {
      "from":1386
      , "to":1385
    }
    , {
      "from":1386
      , "to":1289
    }
    , {
      "from":1386
      , "to":1299
    }
    , {
      "from":1316
      , "to":1386
    }
    , {
      "from":1387
      , "to":1388
    }
    , {
      "from":1388
      , "to":1387
    }
    , {
      "from":1388
      , "to":1305
    }
    , {
      "from":1306
      , "to":1388
    }
    , {
      "from":1322
      , "to":1388
    }
    , {
      "from":1391
      , "to":1392
    }
    , {
      "from":1392
      , "to":1391
    }
    , {
      "from":1392
      , "to":1289
    }
    , {
      "from":1392
      , "to":1300
    }
    , {
      "from":1317
      , "to":1392
    }
    , {
      "from":1393
      , "to":1394
    }
    , {
      "from":1394
      , "to":1393
    }
    , {
      "from":1394
      , "to":1305
    }
    , {
      "from":1306
      , "to":1394
    }
    , {
      "from":1322
      , "to":1394
    }
    , {
      "from":1397
      , "to":1398
    }
    , {
      "from":1398
      , "to":1397
    }
    , {
      "from":1398
      , "to":1289
    }
    , {
      "from":1398
      , "to":1301
    }
    , {
      "from":1318
      , "to":1398
    }
    , {
      "from":1399
      , "to":1400
    }
    , {
      "from":1400
      , "to":1399
    }
    , {
      "from":1400
      , "to":1305
    }
    , {
      "from":1306
      , "to":1400
    }
    , {
      "from":1322
      , "to":1400
    }
    , {
      "from":1403
      , "to":1404
    }
    , {
      "from":1404
      , "to":1403
    }
    , {
      "from":1404
      , "to":1289
    }
    , {
      "from":1404
      , "to":1302
    }
    , {
      "from":1319
      , "to":1404
    }
    , {
      "from":1405
      , "to":1406
    }
    , {
      "from":1406
      , "to":1405
    }
    , {
      "from":1406
      , "to":1305
    }
    , {
      "from":1306
      , "to":1406
    }
    , {
      "from":1322
      , "to":1406
    }
    , {
      "from":1409
      , "to":1410
    }
    , {
      "from":1410
      , "to":1409
    }
    , {
      "from":1410
      , "to":1289
    }
    , {
      "from":1410
      , "to":1303
    }
    , {
      "from":1320
      , "to":1410
    }
    , {
      "from":1411
      , "to":1412
    }
    , {
      "from":1412
      , "to":1411
    }
    , {
      "from":1412
      , "to":1305
    }
    , {
      "from":1306
      , "to":1412
    }
    , {
      "from":1322
      , "to":1412
    }
    , {
      "from":1415
      , "to":1416
    }
    , {
      "from":1416
      , "to":1415
    }
    , {
      "from":1416
      , "to":1289
    }
    , {
      "from":1416
      , "to":1304
    }
    , {
      "from":1321
      , "to":1416
    }
    , {
      "from":1417
      , "to":1418
    }
    , {
      "from":1418
      , "to":1417
    }
    , {
      "from":1418
      , "to":1305
    }
    , {
      "from":1306
      , "to":1418
    }
    , {
      "from":1322
      , "to":1418
    }
    , {
      "from":1424
      , "to":1420
    }
    , {
      "from":1421
      , "to":1425
    }
  ]
}
