Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Sep  4 15:33:35 2022
| Host         : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| DPIP-1    | Warning  | Input pipelining        | 9          |
| PDCN-1569 | Warning  | LUT equation term check | 1          |
| RTSTAT-10 | Warning  | No routable loads       | 1          |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
52 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe,
design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]
 (the first 15 of 48 listed nets/buses).
Related violations: <none>


