 Timing Path to inst2/my_reg_reg[31]/D 
  
 Path Start Point : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1               Rise  0.0000  0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2 Rise  0.0000  0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2 Rise  0.0410  0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0               Rise  0.0410  0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2 Rise  0.0410  0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2 Rise  0.0920  0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    CTS_L3_c_tid1_113/A      CLKBUF_X1 Rise  0.0920  0.0000 0.0240          0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z      CLKBUF_X1 Rise  0.1380  0.0460 0.0170 3.49828  2.56932  6.0676            3       100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg[31]/CK             DFF_X1    Rise  0.1360 -0.0020 0.0170          0.949653                                    F             | 
|    A_reg[31]/Q              DFF_X1    Rise  0.2460  0.1100 0.0260 1.72497  8.19876  9.92373           5       100      F             | 
|    inst2/write_data[31]               Rise  0.2460  0.0000                                                                           | 
|    inst2/my_reg_reg[31]/D   DFF_X1    Rise  0.2460  0.0000 0.0260          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[31]/CK       DFF_X1        Rise  0.1890 0.0020 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1890 0.1890 | 
| library hold check                       |  0.0250 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to f8_reg[0]/D 
  
 Path Start Point : inst1/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[0]/CK         DFF_X1        Rise  0.1700 0.0010 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[0]/Q          DFF_X1        Rise  0.2730 0.1030 0.0080 0.325373 1.06234  1.38772           1       100      F             | 
|    inst1/read_data[0]                           Rise  0.2730 0.0000                                                                           | 
|    f8_reg[0]/D                    DFF_X1        Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[0]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to f8_reg[1]/D 
  
 Path Start Point : inst1/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[1]/CK         DFF_X1        Rise  0.1710 0.0020 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[1]/Q          DFF_X1        Rise  0.2740 0.1030 0.0080 0.153325 1.06234  1.21567           1       100      F             | 
|    inst1/read_data[1]                           Rise  0.2740 0.0000                                                                           | 
|    f8_reg[1]/D                    DFF_X1        Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[1]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to f8_reg[2]/D 
  
 Path Start Point : inst1/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[2]/CK         DFF_X1        Rise  0.1710 0.0020 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[2]/Q          DFF_X1        Rise  0.2740 0.1030 0.0080 0.152655 1.06234  1.215             1       100      F             | 
|    inst1/read_data[2]                           Rise  0.2740 0.0000                                                                           | 
|    f8_reg[2]/D                    DFF_X1        Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[2]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to f8_reg[3]/D 
  
 Path Start Point : inst1/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[3]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[3]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.460882 1.06234  1.52322           1       100      F             | 
|    inst1/read_data[3]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[3]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[3]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[4]/D 
  
 Path Start Point : inst1/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[4]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[4]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.152703 1.06234  1.21504           1       100      F             | 
|    inst1/read_data[4]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[4]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[4]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[5]/D 
  
 Path Start Point : inst1/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[5]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[5]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.343111 1.06234  1.40545           1       100      F             | 
|    inst1/read_data[5]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[5]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[5]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[6]/D 
  
 Path Start Point : inst1/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[6]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[6]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.15752  1.06234  1.21986           1       100      F             | 
|    inst1/read_data[6]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[6]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[6]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[7]/D 
  
 Path Start Point : inst1/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[7]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[7]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.369223 1.06234  1.43157           1       100      F             | 
|    inst1/read_data[7]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[7]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[7]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[8]/D 
  
 Path Start Point : inst1/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[8]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[8]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.152698 1.06234  1.21504           1       100      F             | 
|    inst1/read_data[8]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[8]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[8]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[9]/D 
  
 Path Start Point : inst1/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[9]/CK         DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[9]/Q          DFF_X1        Rise  0.2780 0.1030 0.0080 0.163247 1.06234  1.22559           1       100      F             | 
|    inst1/read_data[9]                           Rise  0.2780 0.0000                                                                           | 
|    f8_reg[9]/D                    DFF_X1        Rise  0.2780 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[9]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2780        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to f8_reg[10]/D 
  
 Path Start Point : inst1/my_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[10]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[10]/Q         DFF_X1        Rise  0.2790 0.1030 0.0080 0.295599 1.06234  1.35794           1       100      F             | 
|    inst1/read_data[10]                          Rise  0.2790 0.0000                                                                           | 
|    f8_reg[10]/D                   DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[10]/CK            DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to f8_reg[31]/D 
  
 Path Start Point : inst1/my_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[31]/CK        DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[31]/Q         DFF_X1        Rise  0.2790 0.1040 0.0080 0.518535 1.06234  1.58088           1       100      F             | 
|    inst1/read_data[31]                          Rise  0.2790 0.0000                                                                           | 
|    f8_reg[31]/D                   DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[31]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to f8_reg[27]/D 
  
 Path Start Point : inst1/my_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[27]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[27]/Q         DFF_X1        Rise  0.2790 0.1030 0.0080 0.257933 1.06234  1.32027           1       100      F             | 
|    inst1/read_data[27]                          Rise  0.2790 0.0000                                                                           | 
|    f8_reg[27]/D                   DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[27]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to f8_reg[28]/D 
  
 Path Start Point : inst1/my_reg_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[28]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[28]/Q         DFF_X1        Rise  0.2790 0.1030 0.0080 0.233492 1.06234  1.29583           1       100      F             | 
|    inst1/read_data[28]                          Rise  0.2790 0.0000                                                                           | 
|    f8_reg[28]/D                   DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[28]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to f8_reg[30]/D 
  
 Path Start Point : inst1/my_reg_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[30]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[30]/Q         DFF_X1        Rise  0.2790 0.1030 0.0080 0.28744  1.06234  1.34978           1       100      F             | 
|    inst1/read_data[30]                          Rise  0.2790 0.0000                                                                           | 
|    f8_reg[30]/D                   DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[30]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to f8_reg[11]/D 
  
 Path Start Point : inst1/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[11]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[11]/Q         DFF_X1        Rise  0.2800 0.1040 0.0090 0.784827 1.06234  1.84717           1       100      F             | 
|    inst1/read_data[11]                          Rise  0.2800 0.0000                                                                           | 
|    f8_reg[11]/D                   DFF_X1        Rise  0.2800 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[11]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to A_reg[30]/D 
  
 Path Start Point : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1               Rise  0.0000  0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2 Rise  0.0000  0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2 Rise  0.0410  0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0               Rise  0.0410  0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2 Rise  0.0410  0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2 Rise  0.0920  0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    CTS_L3_c_tid1_113/A      CLKBUF_X1 Rise  0.0920  0.0000 0.0240          0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z      CLKBUF_X1 Rise  0.1380  0.0460 0.0170 3.49828  2.56932  6.0676            3       100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg[31]/CK             DFF_X1    Rise  0.1360 -0.0020 0.0170          0.949653                                    F             | 
|    A_reg[31]/Q              DFF_X1    Fall  0.2350  0.0990 0.0140 1.72497  8.19876  9.92373           5       100      F             | 
|    i_0_1_76/A2              NAND2_X1  Fall  0.2350  0.0000 0.0140          1.50228                                                   | 
|    i_0_1_76/ZN              NAND2_X1  Rise  0.2550  0.0200 0.0100 0.294113 1.5292   1.82331           1       100                    | 
|    i_0_1_75/A1              NAND2_X1  Rise  0.2550  0.0000 0.0100          1.59903                                                   | 
|    i_0_1_75/ZN              NAND2_X1  Fall  0.2670  0.0120 0.0060 0.253296 1.06234  1.31564           1       100                    | 
|    A_reg[30]/D              DFF_X1    Fall  0.2670  0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
|    A_reg[30]/CK             DFF_X1        Rise  0.1990 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0110 0.2100 | 
| data required time                       |  0.2100        | 
|                                          |                | 
| data arrival time                        |  0.2670        | 
| data required time                       | -0.2100        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to f8_reg[12]/D 
  
 Path Start Point : inst1/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[12]/CK        DFF_X1        Rise  0.1770 0.0080 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[12]/Q         DFF_X1        Rise  0.2800 0.1030 0.0080 0.41383  1.06234  1.47617           1       100      F             | 
|    inst1/read_data[12]                          Rise  0.2800 0.0000                                                                           | 
|    f8_reg[12]/D                   DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[12]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to f8_reg[29]/D 
  
 Path Start Point : inst1/my_reg_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[29]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[29]/Q         DFF_X1        Rise  0.2800 0.1040 0.0080 0.47588  1.06234  1.53822           1       100      F             | 
|    inst1/read_data[29]                          Rise  0.2800 0.0000                                                                           | 
|    f8_reg[29]/D                   DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[29]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to f8_reg[14]/D 
  
 Path Start Point : inst1/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[14]/CK        DFF_X1        Rise  0.1770 0.0080 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[14]/Q         DFF_X1        Rise  0.2810 0.1040 0.0080 0.509295 1.06234  1.57164           1       100      F             | 
|    inst1/read_data[14]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[14]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[14]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to f8_reg[13]/D 
  
 Path Start Point : inst1/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[13]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[13]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.356613 1.06234  1.41895           1       100      F             | 
|    inst1/read_data[13]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[13]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[13]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[15]/D 
  
 Path Start Point : inst1/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[15]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[15]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.412677 1.06234  1.47502           1       100      F             | 
|    inst1/read_data[15]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[15]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[15]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[16]/D 
  
 Path Start Point : inst1/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[16]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[16]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.298533 1.06234  1.36087           1       100      F             | 
|    inst1/read_data[16]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[16]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[16]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[17]/D 
  
 Path Start Point : inst1/my_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[17]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[17]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.273876 1.06234  1.33622           1       100      F             | 
|    inst1/read_data[17]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[17]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[17]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[19]/D 
  
 Path Start Point : inst1/my_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[19]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[19]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.249426 1.06234  1.31177           1       100      F             | 
|    inst1/read_data[19]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[19]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[19]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[20]/D 
  
 Path Start Point : inst1/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[20]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[20]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.2911   1.06234  1.35344           1       100      F             | 
|    inst1/read_data[20]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[20]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[20]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[21]/D 
  
 Path Start Point : inst1/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[21]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[21]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.47329  1.06234  1.53563           1       100      F             | 
|    inst1/read_data[21]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[21]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[21]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[22]/D 
  
 Path Start Point : inst1/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[22]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[22]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.242461 1.06234  1.3048            1       100      F             | 
|    inst1/read_data[22]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[22]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[22]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[24]/D 
  
 Path Start Point : inst1/my_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[24]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[24]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.250913 1.06234  1.31326           1       100      F             | 
|    inst1/read_data[24]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[24]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[24]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[25]/D 
  
 Path Start Point : inst1/my_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[25]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[25]/Q         DFF_X1        Rise  0.2810 0.1030 0.0080 0.250069 1.06234  1.31241           1       100      F             | 
|    inst1/read_data[25]                          Rise  0.2810 0.0000                                                                           | 
|    f8_reg[25]/D                   DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[25]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[18]/D 
  
 Path Start Point : inst1/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[18]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[18]/Q         DFF_X1        Rise  0.2820 0.1040 0.0090 0.664806 1.06234  1.72715           1       100      F             | 
|    inst1/read_data[18]                          Rise  0.2820 0.0000                                                                           | 
|    f8_reg[18]/D                   DFF_X1        Rise  0.2820 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[18]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[23]/D 
  
 Path Start Point : inst1/my_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[23]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[23]/Q         DFF_X1        Rise  0.2820 0.1040 0.0080 0.520512 1.06234  1.58285           1       100      F             | 
|    inst1/read_data[23]                          Rise  0.2820 0.0000                                                                           | 
|    f8_reg[23]/D                   DFF_X1        Rise  0.2820 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[23]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to f8_reg[26]/D 
  
 Path Start Point : inst1/my_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[26]/CK        DFF_X1        Rise  0.1780 0.0090 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[26]/Q         DFF_X1        Rise  0.2820 0.1040 0.0080 0.523679 1.06234  1.58602           1       100      F             | 
|    inst1/read_data[26]                          Rise  0.2820 0.0000                                                                           | 
|    f8_reg[26]/D                   DFF_X1        Rise  0.2820 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
|    f8_reg[26]/CK            DFF_X1        Rise  0.2030 0.0010 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[2]/D 
  
 Path Start Point : l8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[2]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[2]/Q              DFF_X1        Rise  0.2940 0.1010 0.0100 0.687567 1.96938  2.65695           2       100      F             | 
|    inst2/write_data2[2]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[2]/D   DFF_X1        Rise  0.2940 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[2]/CK       DFF_X1        Rise  0.1930 0.0060 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1930 0.1930 | 
| library hold check                       |  0.0200 0.2130 | 
| data required time                       |  0.2130        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2130        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[3]/D 
  
 Path Start Point : l8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[3]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[3]/Q              DFF_X1        Rise  0.2940 0.1010 0.0110 0.824471 1.96938  2.79385           2       100      F             | 
|    inst2/write_data2[3]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[3]/D   DFF_X1        Rise  0.2940 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[3]/CK       DFF_X1        Rise  0.1930 0.0060 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1930 0.1930 | 
| library hold check                       |  0.0200 0.2130 | 
| data required time                       |  0.2130        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2130        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[4]/D 
  
 Path Start Point : l8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[4]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[4]/Q              DFF_X1        Rise  0.2940 0.1010 0.0100 0.523959 1.96938  2.49334           2       100      F             | 
|    inst2/write_data2[4]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[4]/D   DFF_X1        Rise  0.2940 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[4]/CK       DFF_X1        Rise  0.1930 0.0060 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1930 0.1930 | 
| library hold check                       |  0.0200 0.2130 | 
| data required time                       |  0.2130        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2130        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[0]/D 
  
 Path Start Point : l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[0]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    l8_reg[0]/Q              DFF_X1        Rise  0.2940 0.1020 0.0120 0.730076 2.6117   3.34178           2       100      F             | 
|    inst2/write_data2[0]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[0]/D   DFF_X1        Rise  0.2940 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[0]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0210 0.2130 | 
| data required time                       |  0.2130        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2130        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[6]/D 
  
 Path Start Point : l8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[6]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[6]/Q              DFF_X1        Rise  0.2940 0.1010 0.0100 0.708081 1.96938  2.67746           2       100      F             | 
|    inst2/write_data2[6]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[6]/D   DFF_X1        Rise  0.2940 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[6]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[7]/D 
  
 Path Start Point : l8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[7]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[7]/Q              DFF_X1        Rise  0.2940 0.1010 0.0100 0.741819 1.96938  2.7112            2       100      F             | 
|    inst2/write_data2[7]                   Rise  0.2940 0.0000                                                                           | 
|    inst2/my_reg2_reg[7]/D   DFF_X1        Rise  0.2940 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[7]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[5]/D 
  
 Path Start Point : l8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[5]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    l8_reg[5]/Q              DFF_X1        Rise  0.2950 0.1020 0.0110 1.05262  1.96938  3.022             2       100      F             | 
|    inst2/write_data2[5]                   Rise  0.2950 0.0000                                                                           | 
|    inst2/my_reg2_reg[5]/D   DFF_X1        Rise  0.2950 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[5]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[1]/D 
  
 Path Start Point : l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[1]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[1]/Q              DFF_X1        Rise  0.2970 0.1010 0.0100 0.332798 1.96938  2.30218           2       100      F             | 
|    inst2/write_data2[1]                   Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[1]/D   DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[1]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[10]/D 
  
 Path Start Point : l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[10]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[10]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.500123 1.96938  2.4695            2       100      F             | 
|    inst2/write_data2[10]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[10]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[10]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[14]/D 
  
 Path Start Point : l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[14]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[14]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.573871 1.96938  2.54325           2       100      F             | 
|    inst2/write_data2[14]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[14]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[14]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[15]/D 
  
 Path Start Point : l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[15]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[15]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.452305 1.96938  2.42169           2       100      F             | 
|    inst2/write_data2[15]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[15]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[15]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[16]/D 
  
 Path Start Point : l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[16]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[16]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.313186 1.96938  2.28257           2       100      F             | 
|    inst2/write_data2[16]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[16]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[16]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[18]/D 
  
 Path Start Point : l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[18]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[18]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.475762 1.96938  2.44514           2       100      F             | 
|    inst2/write_data2[18]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[18]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[18]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[20]/D 
  
 Path Start Point : l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[20]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[20]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.545647 1.96938  2.51503           2       100      F             | 
|    inst2/write_data2[20]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[20]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[20]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[21]/D 
  
 Path Start Point : l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[21]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[21]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.515302 1.96938  2.48468           2       100      F             | 
|    inst2/write_data2[21]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[21]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[21]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[27]/D 
  
 Path Start Point : l8_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[27]/CK            DFF_X1        Rise  0.1950 0.0010 0.0490          0.949653                                    F             | 
|    l8_reg[27]/Q             DFF_X1        Rise  0.2970 0.1020 0.0100 0.711398 1.96938  2.68078           2       100      F             | 
|    inst2/write_data2[27]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[27]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[27]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[9]/D 
  
 Path Start Point : l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[9]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[9]/Q              DFF_X1        Rise  0.2980 0.1020 0.0100 0.623596 1.96938  2.59298           2       100      F             | 
|    inst2/write_data2[9]                   Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[9]/D   DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[9]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[11]/D 
  
 Path Start Point : l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[11]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[11]/Q             DFF_X1        Rise  0.2980 0.1020 0.0110 0.91722  1.96938  2.8866            2       100      F             | 
|    inst2/write_data2[11]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[11]/D  DFF_X1        Rise  0.2980 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[11]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[13]/D 
  
 Path Start Point : l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[13]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[13]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.704655 1.96938  2.67404           2       100      F             | 
|    inst2/write_data2[13]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[13]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[13]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[17]/D 
  
 Path Start Point : l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[17]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[17]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.748104 1.96938  2.71748           2       100      F             | 
|    inst2/write_data2[17]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[17]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[17]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[25]/D 
  
 Path Start Point : l8_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[25]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[25]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.630256 1.96938  2.59964           2       100      F             | 
|    inst2/write_data2[25]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[25]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[25]/CK      DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[30]/D 
  
 Path Start Point : l8_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[30]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[30]/Q             DFF_X1        Rise  0.2970 0.1010 0.0100 0.582909 1.96938  2.55229           2       100      F             | 
|    inst2/write_data2[30]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[30]/D  DFF_X1        Rise  0.2970 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[30]/CK      DFF_X1        Rise  0.1900 0.0030 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1900 0.1900 | 
| library hold check                       |  0.0200 0.2100 | 
| data required time                       |  0.2100        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2100        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[31]/D 
  
 Path Start Point : l8_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[31]/CK            DFF_X1        Rise  0.1950 0.0010 0.0490          0.949653                                    F             | 
|    l8_reg[31]/Q             DFF_X1        Rise  0.2970 0.1020 0.0110 1.04698  1.96938  3.01636           2       100      F             | 
|    inst2/write_data2[31]                  Rise  0.2970 0.0000                                                                           | 
|    inst2/my_reg2_reg[31]/D  DFF_X1        Rise  0.2970 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[31]/CK      DFF_X1        Rise  0.1900 0.0030 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1900 0.1900 | 
| library hold check                       |  0.0200 0.2100 | 
| data required time                       |  0.2100        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2100        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[19]/D 
  
 Path Start Point : l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[19]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[19]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.730328 1.96938  2.69971           2       100      F             | 
|    inst2/write_data2[19]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[19]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[19]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[22]/D 
  
 Path Start Point : l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[22]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[22]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.785974 1.96938  2.75536           2       100      F             | 
|    inst2/write_data2[22]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[22]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[22]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[23]/D 
  
 Path Start Point : l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[23]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[23]/Q             DFF_X1        Rise  0.2980 0.1020 0.0110 1.04493  1.96938  3.01431           2       100      F             | 
|    inst2/write_data2[23]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[23]/D  DFF_X1        Rise  0.2980 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[23]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[24]/D 
  
 Path Start Point : l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[24]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[24]/Q             DFF_X1        Rise  0.2980 0.1020 0.0110 0.853084 1.96938  2.82246           2       100      F             | 
|    inst2/write_data2[24]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[24]/D  DFF_X1        Rise  0.2980 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[24]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[8]/D 
  
 Path Start Point : l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[8]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[8]/Q              DFF_X1        Rise  0.2990 0.1030 0.0110 1.21841  1.96938  3.18779           2       100      F             | 
|    inst2/write_data2[8]                   Rise  0.2990 0.0000                                                                           | 
|    inst2/my_reg2_reg[8]/D   DFF_X1        Rise  0.2990 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[8]/CK       DFF_X1        Rise  0.1920 0.0050 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[26]/D 
  
 Path Start Point : l8_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[26]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[26]/Q             DFF_X1        Rise  0.2990 0.1030 0.0110 1.24094  1.96938  3.21032           2       100      F             | 
|    inst2/write_data2[26]                  Rise  0.2990 0.0000                                                                           | 
|    inst2/my_reg2_reg[26]/D  DFF_X1        Rise  0.2990 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[26]/CK      DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0210 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to l8_reg[27]/D 
  
 Path Start Point : inst1/my_reg2_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[27]/CK       DFF_X1        Rise  0.1730 0.0040 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[27]/Q        DFF_X1        Rise  0.2750 0.1020 0.0070 0.154369 0.899702 1.05407           1       100      F             | 
|    inst1/read_data2[27]                         Rise  0.2750 0.0000                                                                           | 
|    i_0_1_106/B                    MUX2_X1       Rise  0.2750 0.0000 0.0070          0.944775                                                  | 
|    i_0_1_106/Z                    MUX2_X1       Rise  0.3080 0.0330 0.0080 0.179479 1.06234  1.24182           1       100                    | 
|    l8_reg[27]/D                   DFF_X1        Rise  0.3080 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[27]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to l8_reg[30]/D 
  
 Path Start Point : inst1/my_reg2_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[30]/CK       DFF_X1        Rise  0.1720 0.0030 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[30]/Q        DFF_X1        Rise  0.2740 0.1020 0.0080 0.192291 0.899702 1.09199           1       100      F             | 
|    inst1/read_data2[30]                         Rise  0.2740 0.0000                                                                           | 
|    i_0_1_109/B                    MUX2_X1       Rise  0.2740 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_109/Z                    MUX2_X1       Rise  0.3090 0.0350 0.0090 0.705563 1.06234  1.76791           1       100                    | 
|    l8_reg[30]/D                   DFF_X1        Rise  0.3090 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[30]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[28]/D 
  
 Path Start Point : l8_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[28]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[28]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.640716 1.96938  2.6101            2       100      F             | 
|    inst2/write_data2[28]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[28]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[28]/CK      DFF_X1        Rise  0.1900 0.0030 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1900 0.1900 | 
| library hold check                       |  0.0200 0.2100 | 
| data required time                       |  0.2100        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2100        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[29]/D 
  
 Path Start Point : l8_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[29]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[29]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.751875 1.96938  2.72126           2       100      F             | 
|    inst2/write_data2[29]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[29]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[29]/CK      DFF_X1        Rise  0.1900 0.0030 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1900 0.1900 | 
| library hold check                       |  0.0200 0.2100 | 
| data required time                       |  0.2100        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2100        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to l8_reg[23]/D 
  
 Path Start Point : inst1/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[23]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[23]/Q        DFF_X1        Rise  0.2760 0.1020 0.0070 0.172519 0.899702 1.07222           1       100      F             | 
|    inst1/read_data2[23]                         Rise  0.2760 0.0000                                                                           | 
|    i_0_1_102/B                    MUX2_X1       Rise  0.2760 0.0000 0.0070          0.944775                                                  | 
|    i_0_1_102/Z                    MUX2_X1       Rise  0.3090 0.0330 0.0080 0.230857 1.06234  1.2932            1       100                    | 
|    l8_reg[23]/D                   DFF_X1        Rise  0.3090 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[23]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to l8_reg[16]/D 
  
 Path Start Point : inst1/my_reg2_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[16]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[16]/Q        DFF_X1        Rise  0.2760 0.1020 0.0070 0.113287 0.899702 1.01299           1       100      F             | 
|    inst1/read_data2[16]                         Rise  0.2760 0.0000                                                                           | 
|    i_0_1_95/B                     MUX2_X1       Rise  0.2760 0.0000 0.0070          0.944775                                                  | 
|    i_0_1_95/Z                     MUX2_X1       Rise  0.3100 0.0340 0.0080 0.367715 1.06234  1.43006           1       100                    | 
|    l8_reg[16]/D                   DFF_X1        Rise  0.3100 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[16]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to l8_reg[28]/D 
  
 Path Start Point : inst1/my_reg2_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[28]/CK       DFF_X1        Rise  0.1730 0.0040 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[28]/Q        DFF_X1        Rise  0.2760 0.1030 0.0080 0.240384 0.899702 1.14009           1       100      F             | 
|    inst1/read_data2[28]                         Rise  0.2760 0.0000                                                                           | 
|    i_0_1_107/B                    MUX2_X1       Rise  0.2760 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_107/Z                    MUX2_X1       Rise  0.3100 0.0340 0.0080 0.425193 1.06234  1.48753           1       100                    | 
|    l8_reg[28]/D                   DFF_X1        Rise  0.3100 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[28]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to l8_reg[31]/D 
  
 Path Start Point : inst1/my_reg2_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[31]/CK       DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[31]/Q        DFF_X1        Rise  0.2790 0.1040 0.0090 0.275047 1.52031  1.79536           1       100      F             | 
|    inst1/read_data2[31]                         Rise  0.2790 0.0000                                                                           | 
|    i_0_1_112/B2                   AOI22_X1      Rise  0.2790 0.0000 0.0090          1.62303                                                   | 
|    i_0_1_112/ZN                   AOI22_X1      Fall  0.2970 0.0180 0.0090 0.388119 1.5292   1.91731           1       100                    | 
|    i_0_1_110/A1                   NAND2_X1      Fall  0.2970 0.0000 0.0090          1.5292                                                    | 
|    i_0_1_110/ZN                   NAND2_X1      Rise  0.3110 0.0140 0.0080 0.600749 1.06234  1.66309           1       100                    | 
|    l8_reg[31]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[31]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0200 0.2230 | 
| data required time                       |  0.2230        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg2_reg[12]/D 
  
 Path Start Point : l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg2_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[12]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
|    l8_reg[12]/Q             DFF_X1        Rise  0.2980 0.1020 0.0100 0.718182 1.96938  2.68756           2       100      F             | 
|    inst2/write_data2[12]                  Rise  0.2980 0.0000                                                                           | 
|    inst2/my_reg2_reg[12]/D  DFF_X1        Rise  0.2980 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg2_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg2_reg[12]/CK      DFF_X1        Rise  0.1890 0.0020 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1890 0.1890 | 
| library hold check                       |  0.0200 0.2090 | 
| data required time                       |  0.2090        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2090        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[24]/D 
  
 Path Start Point : inst1/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[24]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[24]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.272805 0.899702 1.17251           1       100      F             | 
|    inst1/read_data2[24]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_103/B                    MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_103/Z                    MUX2_X1       Rise  0.3100 0.0330 0.0080 0.123701 1.06234  1.18604           1       100                    | 
|    l8_reg[24]/D                   DFF_X1        Rise  0.3100 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[24]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[13]/D 
  
 Path Start Point : inst1/my_reg2_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[13]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[13]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.40588  0.899702 1.30558           1       100      F             | 
|    inst1/read_data2[13]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_92/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_92/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.332078 1.06234  1.39442           1       100                    | 
|    l8_reg[13]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[13]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[14]/D 
  
 Path Start Point : inst1/my_reg2_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[14]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[14]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.426022 0.899702 1.32572           1       100      F             | 
|    inst1/read_data2[14]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_93/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_93/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.325531 1.06234  1.38787           1       100                    | 
|    l8_reg[14]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[14]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[17]/D 
  
 Path Start Point : inst1/my_reg2_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[17]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[17]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.238678 0.899702 1.13838           1       100      F             | 
|    inst1/read_data2[17]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_96/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_96/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.403671 1.06234  1.46601           1       100                    | 
|    l8_reg[17]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[17]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[19]/D 
  
 Path Start Point : inst1/my_reg2_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[19]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[19]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.412593 0.899702 1.3123            1       100      F             | 
|    inst1/read_data2[19]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_98/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_98/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.406499 1.06234  1.46884           1       100                    | 
|    l8_reg[19]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[19]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[21]/D 
  
 Path Start Point : inst1/my_reg2_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[21]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[21]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.259463 0.899702 1.15917           1       100      F             | 
|    inst1/read_data2[21]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_100/B                    MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_100/Z                    MUX2_X1       Rise  0.3110 0.0340 0.0090 0.444563 1.06234  1.50691           1       100                    | 
|    l8_reg[21]/D                   DFF_X1        Rise  0.3110 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[21]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[22]/D 
  
 Path Start Point : inst1/my_reg2_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[22]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[22]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.233433 0.899702 1.13314           1       100      F             | 
|    inst1/read_data2[22]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_101/B                    MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_101/Z                    MUX2_X1       Rise  0.3110 0.0340 0.0080 0.352318 1.06234  1.41466           1       100                    | 
|    l8_reg[22]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[22]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[29]/D 
  
 Path Start Point : inst1/my_reg2_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[29]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[29]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.343386 0.899702 1.24309           1       100      F             | 
|    inst1/read_data2[29]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_108/B                    MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_108/Z                    MUX2_X1       Rise  0.3110 0.0340 0.0080 0.329789 1.06234  1.39213           1       100                    | 
|    l8_reg[29]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[29]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to l8_reg[11]/D 
  
 Path Start Point : inst1/my_reg2_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[11]/CK       DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[11]/Q        DFF_X1        Rise  0.2780 0.1030 0.0080 0.361336 0.899702 1.26104           1       100      F             | 
|    inst1/read_data2[11]                         Rise  0.2780 0.0000                                                                           | 
|    i_0_1_90/B                     MUX2_X1       Rise  0.2780 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_90/Z                     MUX2_X1       Rise  0.3110 0.0330 0.0080 0.165495 1.06234  1.22784           1       100                    | 
|    l8_reg[11]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[11]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[8]/D 
  
 Path Start Point : inst1/my_reg2_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[8]/CK        DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[8]/Q         DFF_X1        Rise  0.2770 0.1030 0.0080 0.353005 0.899702 1.25271           1       100      F             | 
|    inst1/read_data2[8]                          Rise  0.2770 0.0000                                                                           | 
|    i_0_1_87/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_87/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.256309 1.06234  1.31865           1       100                    | 
|    l8_reg[8]/D                    DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[8]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[18]/D 
  
 Path Start Point : inst1/my_reg2_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[18]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[18]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.254651 0.899702 1.15435           1       100      F             | 
|    inst1/read_data2[18]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_97/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_97/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.2611   1.06234  1.32344           1       100                    | 
|    l8_reg[18]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[18]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[20]/D 
  
 Path Start Point : inst1/my_reg2_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[20]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[20]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.220351 0.899702 1.12005           1       100      F             | 
|    inst1/read_data2[20]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_99/B                     MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_99/Z                     MUX2_X1       Rise  0.3110 0.0340 0.0080 0.177763 1.06234  1.24011           1       100                    | 
|    l8_reg[20]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[20]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[25]/D 
  
 Path Start Point : inst1/my_reg2_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[25]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[25]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.497071 0.899702 1.39677           1       100      F             | 
|    inst1/read_data2[25]                         Rise  0.2770 0.0000                                                                           | 
|    i_0_1_104/B                    MUX2_X1       Rise  0.2770 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_104/Z                    MUX2_X1       Rise  0.3110 0.0340 0.0080 0.274214 1.06234  1.33656           1       100                    | 
|    l8_reg[25]/D                   DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[25]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3110        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[9]/D 
  
 Path Start Point : inst1/my_reg2_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[9]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[9]/Q         DFF_X1        Rise  0.2780 0.1020 0.0070 0.139598 0.899702 1.0393            1       100      F             | 
|    inst1/read_data2[9]                          Rise  0.2780 0.0000                                                                           | 
|    i_0_1_88/B                     MUX2_X1       Rise  0.2780 0.0000 0.0070          0.944775                                                  | 
|    i_0_1_88/Z                     MUX2_X1       Rise  0.3120 0.0340 0.0080 0.389746 1.06234  1.45209           1       100                    | 
|    l8_reg[9]/D                    DFF_X1        Rise  0.3120 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[9]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to l8_reg[12]/D 
  
 Path Start Point : inst1/my_reg2_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[12]/CK       DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[12]/Q        DFF_X1        Rise  0.2780 0.1030 0.0080 0.256772 0.899702 1.15647           1       100      F             | 
|    inst1/read_data2[12]                         Rise  0.2780 0.0000                                                                           | 
|    i_0_1_91/B                     MUX2_X1       Rise  0.2780 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_91/Z                     MUX2_X1       Rise  0.3120 0.0340 0.0080 0.326743 1.06234  1.38908           1       100                    | 
|    l8_reg[12]/D                   DFF_X1        Rise  0.3120 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[12]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[23]/D 
  
 Path Start Point : A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[23]/CK             DFF_X1        Rise  0.1910 0.0000 0.0450          0.949653                                    F             | 
|    A_reg[23]/Q              DFF_X1        Rise  0.3080 0.1170 0.0260 1.57295  8.61211  10.1851           6       100      F             | 
|    inst2/write_data[23]                   Rise  0.3080 0.0000                                                                           | 
|    inst2/my_reg_reg[23]/D   DFF_X1        Rise  0.3080 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[23]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[30]/D 
  
 Path Start Point : A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[30]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[30]/Q              DFF_X1        Rise  0.3100 0.1180 0.0270 2.03119  8.61211  10.6433           6       100      F             | 
|    inst2/write_data[30]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[30]/D   DFF_X1        Rise  0.3100 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[30]/CK       DFF_X1        Rise  0.1930 0.0060 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1930 0.1930 | 
| library hold check                       |  0.0260 0.2190 | 
| data required time                       |  0.2190        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to l8_reg[10]/D 
  
 Path Start Point : inst1/my_reg2_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[10]/CK       DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[10]/Q        DFF_X1        Rise  0.2780 0.1030 0.0080 0.280704 0.899702 1.18041           1       100      F             | 
|    inst1/read_data2[10]                         Rise  0.2780 0.0000                                                                           | 
|    i_0_1_89/B                     MUX2_X1       Rise  0.2780 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_89/Z                     MUX2_X1       Rise  0.3120 0.0340 0.0080 0.292655 1.06234  1.355             1       100                    | 
|    l8_reg[10]/D                   DFF_X1        Rise  0.3120 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[10]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to l8_reg[15]/D 
  
 Path Start Point : inst1/my_reg2_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[15]/CK       DFF_X1        Rise  0.1750 0.0060 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[15]/Q        DFF_X1        Rise  0.2780 0.1030 0.0080 0.375219 0.899702 1.27492           1       100      F             | 
|    inst1/read_data2[15]                         Rise  0.2780 0.0000                                                                           | 
|    i_0_1_94/B                     MUX2_X1       Rise  0.2780 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_94/Z                     MUX2_X1       Rise  0.3120 0.0340 0.0080 0.20142  1.06234  1.26376           1       100                    | 
|    l8_reg[15]/D                   DFF_X1        Rise  0.3120 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[15]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to l8_reg[26]/D 
  
 Path Start Point : inst1/my_reg2_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[26]/CK       DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[26]/Q        DFF_X1        Rise  0.2780 0.1040 0.0080 0.729308 0.899702 1.62901           1       100      F             | 
|    inst1/read_data2[26]                         Rise  0.2780 0.0000                                                                           | 
|    i_0_1_105/B                    MUX2_X1       Rise  0.2780 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_105/Z                    MUX2_X1       Rise  0.3120 0.0340 0.0080 0.207955 1.06234  1.2703            1       100                    | 
|    l8_reg[26]/D                   DFF_X1        Rise  0.3120 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[26]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0180 0.2210 | 
| data required time                       |  0.2210        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to l8_reg[1]/D 
  
 Path Start Point : inst1/my_reg2_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       100      FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg2_reg[1]/CK        DFF_X1        Rise  0.1760 0.0070 0.0850          0.949653                                    F             | 
|    inst1/my_reg2_reg[1]/Q         DFF_X1        Rise  0.2790 0.1030 0.0080 0.275378 0.899702 1.17508           1       100      F             | 
|    inst1/read_data2[1]                          Rise  0.2790 0.0000                                                                           | 
|    i_0_1_80/B                     MUX2_X1       Rise  0.2790 0.0000 0.0080          0.944775                                                  | 
|    i_0_1_80/Z                     MUX2_X1       Rise  0.3130 0.0340 0.0080 0.338524 1.06234  1.40087           1       100                    | 
|    l8_reg[1]/D                    DFF_X1        Rise  0.3130 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
|    l8_reg[1]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2030 0.2030 | 
| library hold check                       |  0.0190 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.3130        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[19]/D 
  
 Path Start Point : A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[19]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[19]/Q              DFF_X1        Rise  0.3090 0.1170 0.0260 1.46628  8.61211  10.0784           6       100      F             | 
|    inst2/write_data[19]                   Rise  0.3090 0.0000                                                                           | 
|    inst2/my_reg_reg[19]/D   DFF_X1        Rise  0.3090 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[19]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[21]/D 
  
 Path Start Point : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[21]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[21]/Q              DFF_X1        Rise  0.3090 0.1170 0.0260 1.60465  8.61211  10.2168           6       100      F             | 
|    inst2/write_data[21]                   Rise  0.3090 0.0000                                                                           | 
|    inst2/my_reg_reg[21]/D   DFF_X1        Rise  0.3090 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[21]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[18]/D 
  
 Path Start Point : A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[18]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
|    A_reg[18]/Q              DFF_X1        Rise  0.3100 0.1170 0.0260 1.45367  8.61211  10.0658           6       100      F             | 
|    inst2/write_data[18]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[18]/D   DFF_X1        Rise  0.3100 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[18]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[20]/D 
  
 Path Start Point : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[20]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[20]/Q              DFF_X1        Rise  0.3100 0.1180 0.0270 1.79751  8.61211  10.4096           6       100      F             | 
|    inst2/write_data[20]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[20]/D   DFF_X1        Rise  0.3100 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[20]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[22]/D 
  
 Path Start Point : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[22]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[22]/Q              DFF_X1        Rise  0.3100 0.1180 0.0270 2.02282  8.61211  10.6349           6       100      F             | 
|    inst2/write_data[22]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[22]/D   DFF_X1        Rise  0.3100 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[22]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[24]/D 
  
 Path Start Point : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[24]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[24]/Q              DFF_X1        Rise  0.3100 0.1180 0.0270 1.95003  8.61211  10.5621           6       100      F             | 
|    inst2/write_data[24]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[24]/D   DFF_X1        Rise  0.3100 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[24]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[25]/D 
  
 Path Start Point : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[25]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
|    A_reg[25]/Q              DFF_X1        Rise  0.3100 0.1180 0.0270 1.79346  8.61211  10.4056           6       100      F             | 
|    inst2/write_data[25]                   Rise  0.3100 0.0000                                                                           | 
|    inst2/my_reg_reg[25]/D   DFF_X1        Rise  0.3100 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      100      F    K        | 
|    inst2/my_reg_reg[25]/CK       DFF_X1        Rise  0.1910 0.0040 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0260 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1836M, PVMEM - 2639M)
