
bluetooth_alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac88  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  0800ae38  0800ae38  0001ae38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b17c  0800b17c  0002018c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b17c  0800b17c  0001b17c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b184  0800b184  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b184  0800b184  0001b184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b188  0800b188  0001b188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  0800b18c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002018c  2**0
                  CONTENTS
 10 .bss          00000b78  2000018c  2000018c  0002018c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d04  20000d04  0002018c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e8de  00000000  00000000  000201ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ef9  00000000  00000000  0003eadd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b80  00000000  00000000  000429d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000015b9  00000000  00000000  00044558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029945  00000000  00000000  00045b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002138d  00000000  00000000  0006f456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fb05c  00000000  00000000  000907e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000803c  00000000  00000000  0018b840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0019387c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000018c 	.word	0x2000018c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ae20 	.word	0x0800ae20

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000190 	.word	0x20000190
 80001ec:	0800ae20 	.word	0x0800ae20

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <I2C_Scan>:
extern I2C_HandleTypeDef hi2c1;

extern UART_HandleTypeDef huart3;


void I2C_Scan() {
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	b098      	sub	sp, #96	; 0x60
 80005a0:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80005a2:	4b2e      	ldr	r3, [pc, #184]	; (800065c <I2C_Scan+0xc0>)
 80005a4:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b2:	6020      	str	r0, [r4, #0]
 80005b4:	3404      	adds	r4, #4
 80005b6:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe17 	bl	80001f0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <I2C_Scan+0xc4>)
 80005d0:	f007 ffbf 	bl	8008552 <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005da:	e02f      	b.n	800063c <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005dc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	b299      	uxth	r1, r3
 80005e4:	230a      	movs	r3, #10
 80005e6:	2201      	movs	r2, #1
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <I2C_Scan+0xc8>)
 80005ea:	f004 fed3 	bl	8005394 <HAL_I2C_IsDeviceReady>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80005f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d113      	bne.n	8000624 <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 80005fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000600:	1d38      	adds	r0, r7, #4
 8000602:	4a19      	ldr	r2, [pc, #100]	; (8000668 <I2C_Scan+0xcc>)
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	f009 fb9d 	bl	8009d44 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdef 	bl	80001f0 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <I2C_Scan+0xc4>)
 800061e:	f007 ff98 	bl	8008552 <HAL_UART_Transmit>
 8000622:	e006      	b.n	8000632 <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	2201      	movs	r2, #1
 800062a:	4910      	ldr	r1, [pc, #64]	; (800066c <I2C_Scan+0xd0>)
 800062c:	480c      	ldr	r0, [pc, #48]	; (8000660 <I2C_Scan+0xc4>)
 800062e:	f007 ff90 	bl	8008552 <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000632:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000636:	3301      	adds	r3, #1
 8000638:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800063c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000640:	2b7f      	cmp	r3, #127	; 0x7f
 8000642:	d9cb      	bls.n	80005dc <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2202      	movs	r2, #2
 800064a:	4909      	ldr	r1, [pc, #36]	; (8000670 <I2C_Scan+0xd4>)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <I2C_Scan+0xc4>)
 800064e:	f007 ff80 	bl	8008552 <HAL_UART_Transmit>
}
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
 800065a:	bf00      	nop
 800065c:	0800ae48 	.word	0x0800ae48
 8000660:	20000580 	.word	0x20000580
 8000664:	2000047c 	.word	0x2000047c
 8000668:	0800ae38 	.word	0x0800ae38
 800066c:	0800ae40 	.word	0x0800ae40
 8000670:	0800ae44 	.word	0x0800ae44

08000674 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	460b      	mov	r3, r1
 8000680:	71bb      	strb	r3, [r7, #6]
 8000682:	4613      	mov	r3, r2
 8000684:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	b299      	uxth	r1, r3
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	2201      	movs	r2, #1
 8000690:	4822      	ldr	r0, [pc, #136]	; (800071c <LCD_SendInternal+0xa8>)
 8000692:	f004 fe7f 	bl	8005394 <HAL_I2C_IsDeviceReady>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d000      	beq.n	80006a2 <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a0:	e7f1      	b.n	8000686 <LCD_SendInternal+0x12>
            break;
 80006a2:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	011b      	lsls	r3, r3, #4
 80006b0:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80006b2:	7bba      	ldrb	r2, [r7, #14]
 80006b4:	797b      	ldrb	r3, [r7, #5]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 030c 	orr.w	r3, r3, #12
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 80006c2:	7bba      	ldrb	r2, [r7, #14]
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80006d2:	7b7a      	ldrb	r2, [r7, #13]
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f043 030c 	orr.w	r3, r3, #12
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 80006e2:	7b7a      	ldrb	r2, [r7, #13]
 80006e4:	797b      	ldrb	r3, [r7, #5]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	f107 0208 	add.w	r2, r7, #8
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2304      	movs	r3, #4
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <LCD_SendInternal+0xa8>)
 8000704:	f004 fd48 	bl	8005198 <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 800070c:	2005      	movs	r0, #5
 800070e:	f002 f943 	bl	8002998 <HAL_Delay>
    return res;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	2000047c 	.word	0x2000047c

08000720 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000730:	79b9      	ldrb	r1, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff9c 	bl	8000674 <LCD_SendInternal>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000754:	79b9      	ldrb	r1, [r7, #6]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2201      	movs	r2, #1
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff8a 	bl	8000674 <LCD_SendInternal>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2130      	movs	r1, #48	; 0x30
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ffd2 	bl	8000720 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffcd 	bl	8000720 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	210c      	movs	r1, #12
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc8 	bl	8000720 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2101      	movs	r1, #1
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc3 	bl	8000720 <LCD_SendCommand>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	6039      	str	r1, [r7, #0]
 80007ac:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 80007ae:	e009      	b.n	80007c4 <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffc3 	bl	8000744 <LCD_SendData>
        str++;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <LCD_SendString+0xe>
    }
}
 80007cc:	bf00      	nop
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <init>:

void init() {
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0
    I2C_Scan();
 80007da:	f7ff fedf 	bl	800059c <I2C_Scan>
    LCD_Init(LCD_ADDR);
 80007de:	204e      	movs	r0, #78	; 0x4e
 80007e0:	f7ff ffc2 	bl	8000768 <LCD_Init>
//    LCD_SendString(LCD_ADDR, "   Bluetooth   ");
//
//    // set address to 0x40
//    LCD_SendCommand(LCD_ADDR, 0b11000000);
//    LCD_SendString(LCD_ADDR, "  Alarm Clock ");
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ec:	f002 f862 	bl	80028b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f0:	f000 f84e 	bl	8000890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f4:	f000 fb9e 	bl	8000f34 <MX_GPIO_Init>
  MX_DMA_Init();
 80007f8:	f000 fb7c 	bl	8000ef4 <MX_DMA_Init>
  MX_ETH_Init();
 80007fc:	f000 f940 	bl	8000a80 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000800:	f000 fb20 	bl	8000e44 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000804:	f000 fb48 	bl	8000e98 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000808:	f000 f8da 	bl	80009c0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800080c:	f000 f986 	bl	8000b1c <MX_I2C1_Init>
  MX_RTC_Init();
 8000810:	f000 f9c4 	bl	8000b9c <MX_RTC_Init>
  MX_TIM2_Init();
 8000814:	f000 fa54 	bl	8000cc0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000818:	f000 fa9e 	bl	8000d58 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800081c:	f000 f8a4 	bl	8000968 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, xy, 2);
 8000820:	2202      	movs	r2, #2
 8000822:	4918      	ldr	r1, [pc, #96]	; (8000884 <main+0x9c>)
 8000824:	4818      	ldr	r0, [pc, #96]	; (8000888 <main+0xa0>)
 8000826:	f002 fa2f 	bl	8002c88 <HAL_ADC_Start_DMA>
//	HAL_ADC_Start_IT(&hadc1);
//	HAL_TIM_Base_Start_IT(&htim3);
	init();
 800082a:	f7ff ffd4 	bl	80007d6 <init>
	init_getFlashTime();
 800082e:	f000 fd41 	bl	80012b4 <init_getFlashTime>
	init_getFlashAlarm();
 8000832:	f000 fd75 	bl	8001320 <init_getFlashAlarm>
	init_getFlashMusic();
 8000836:	f000 fdab 	bl	8001390 <init_getFlashMusic>
	lcd_clear();
 800083a:	f000 fdcd 	bl	80013d8 <lcd_clear>
	current_state.mode = NORMAL_STATE;
 800083e:	4b13      	ldr	r3, [pc, #76]	; (800088c <main+0xa4>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {

		switch (current_state.mode) {
 8000844:	4b11      	ldr	r3, [pc, #68]	; (800088c <main+0xa4>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b03      	cmp	r3, #3
 800084a:	d819      	bhi.n	8000880 <main+0x98>
 800084c:	a201      	add	r2, pc, #4	; (adr r2, 8000854 <main+0x6c>)
 800084e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000852:	bf00      	nop
 8000854:	08000865 	.word	0x08000865
 8000858:	0800086f 	.word	0x0800086f
 800085c:	08000875 	.word	0x08000875
 8000860:	0800087b 	.word	0x0800087b
		case NORMAL_STATE:
			get_time();
 8000864:	f000 fdc0 	bl	80013e8 <get_time>
			showCurrentTime();
 8000868:	f000 fdf2 	bl	8001450 <showCurrentTime>
			break;
 800086c:	e009      	b.n	8000882 <main+0x9a>
		case TIME_SETTING:
			time_set_mode();
 800086e:	f000 ff7b 	bl	8001768 <time_set_mode>
			break;
 8000872:	e006      	b.n	8000882 <main+0x9a>
		case ALARM_TIME_SETTING:
			alarm_set_mode();
 8000874:	f001 f8e0 	bl	8001a38 <alarm_set_mode>
			break;
 8000878:	e003      	b.n	8000882 <main+0x9a>
		case MUSIC_SELECT:
			music_set_mode();
 800087a:	f001 fa47 	bl	8001d0c <music_set_mode>
			break;
 800087e:	e000      	b.n	8000882 <main+0x9a>
		default:
			break;
 8000880:	bf00      	nop
		switch (current_state.mode) {
 8000882:	e7df      	b.n	8000844 <main+0x5c>
 8000884:	20000ad0 	.word	0x20000ad0
 8000888:	20000324 	.word	0x20000324
 800088c:	20000b30 	.word	0x20000b30

08000890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b094      	sub	sp, #80	; 0x50
 8000894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	f107 0320 	add.w	r3, r7, #32
 800089a:	2230      	movs	r2, #48	; 0x30
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f009 fb7c 	bl	8009f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a4:	f107 030c 	add.w	r3, r7, #12
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	4b29      	ldr	r3, [pc, #164]	; (8000960 <SystemClock_Config+0xd0>)
 80008ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008bc:	4a28      	ldr	r2, [pc, #160]	; (8000960 <SystemClock_Config+0xd0>)
 80008be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c2:	6413      	str	r3, [r2, #64]	; 0x40
 80008c4:	4b26      	ldr	r3, [pc, #152]	; (8000960 <SystemClock_Config+0xd0>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008d0:	2300      	movs	r3, #0
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	4b23      	ldr	r3, [pc, #140]	; (8000964 <SystemClock_Config+0xd4>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a22      	ldr	r2, [pc, #136]	; (8000964 <SystemClock_Config+0xd4>)
 80008da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008de:	6013      	str	r3, [r2, #0]
 80008e0:	4b20      	ldr	r3, [pc, #128]	; (8000964 <SystemClock_Config+0xd4>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80008ec:	2305      	movs	r3, #5
 80008ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008f0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008f6:	2301      	movs	r3, #1
 80008f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fa:	2302      	movs	r3, #2
 80008fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000902:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000904:	2304      	movs	r3, #4
 8000906:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000908:	23a8      	movs	r3, #168	; 0xa8
 800090a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800090c:	2302      	movs	r3, #2
 800090e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000910:	2307      	movs	r3, #7
 8000912:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000914:	f107 0320 	add.w	r3, r7, #32
 8000918:	4618      	mov	r0, r3
 800091a:	f005 fa0b 	bl	8005d34 <HAL_RCC_OscConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000924:	f001 fb8a 	bl	800203c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000928:	230f      	movs	r3, #15
 800092a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092c:	2302      	movs	r3, #2
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000934:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000938:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800093a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800093e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	2105      	movs	r1, #5
 8000946:	4618      	mov	r0, r3
 8000948:	f005 fc6c 	bl	8006224 <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000952:	f001 fb73 	bl	800203c <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3750      	adds	r7, #80	; 0x50
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	40007000 	.word	0x40007000

08000968 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800096c:	2200      	movs	r2, #0
 800096e:	2100      	movs	r1, #0
 8000970:	2027      	movs	r0, #39	; 0x27
 8000972:	f002 fe56 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000976:	2027      	movs	r0, #39	; 0x27
 8000978:	f002 fe6f 	bl	800365a <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800097c:	2200      	movs	r2, #0
 800097e:	2100      	movs	r1, #0
 8000980:	2028      	movs	r0, #40	; 0x28
 8000982:	f002 fe4e 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000986:	2028      	movs	r0, #40	; 0x28
 8000988:	f002 fe67 	bl	800365a <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	2012      	movs	r0, #18
 8000992:	f002 fe46 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000996:	2012      	movs	r0, #18
 8000998:	f002 fe5f 	bl	800365a <HAL_NVIC_EnableIRQ>
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800099c:	2200      	movs	r2, #0
 800099e:	2100      	movs	r1, #0
 80009a0:	2029      	movs	r0, #41	; 0x29
 80009a2:	f002 fe3e 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009a6:	2029      	movs	r0, #41	; 0x29
 80009a8:	f002 fe57 	bl	800365a <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009ac:	2200      	movs	r2, #0
 80009ae:	2100      	movs	r1, #0
 80009b0:	201c      	movs	r0, #28
 80009b2:	f002 fe36 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009b6:	201c      	movs	r0, #28
 80009b8:	f002 fe4f 	bl	800365a <HAL_NVIC_EnableIRQ>
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}

080009c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009c6:	463b      	mov	r3, r7
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009d2:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009d4:	4a28      	ldr	r2, [pc, #160]	; (8000a78 <MX_ADC1_Init+0xb8>)
 80009d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009e0:	4b24      	ldr	r3, [pc, #144]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80009e6:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009ec:	4b21      	ldr	r3, [pc, #132]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009f2:	4b20      	ldr	r3, [pc, #128]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009fa:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <MX_ADC1_Init+0xb4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a00:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a02:	4a1e      	ldr	r2, [pc, #120]	; (8000a7c <MX_ADC1_Init+0xbc>)
 8000a04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a06:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a0e:	2202      	movs	r2, #2
 8000a10:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a1a:	4b16      	ldr	r3, [pc, #88]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a20:	4814      	ldr	r0, [pc, #80]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a22:	f001 ffdd 	bl	80029e0 <HAL_ADC_Init>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a2c:	f001 fb06 	bl	800203c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a30:	230a      	movs	r3, #10
 8000a32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a34:	2301      	movs	r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000a38:	2304      	movs	r3, #4
 8000a3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	4619      	mov	r1, r3
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a42:	f002 fa59 	bl	8002ef8 <HAL_ADC_ConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a4c:	f001 faf6 	bl	800203c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a50:	230d      	movs	r3, #13
 8000a52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a54:	2302      	movs	r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_ADC1_Init+0xb4>)
 8000a5e:	f002 fa4b 	bl	8002ef8 <HAL_ADC_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a68:	f001 fae8 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000324 	.word	0x20000324
 8000a78:	40012000 	.word	0x40012000
 8000a7c:	0f000001 	.word	0x0f000001

08000a80 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a84:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <MX_ETH_Init+0x84>)
 8000a86:	4a20      	ldr	r2, [pc, #128]	; (8000b08 <MX_ETH_Init+0x88>)
 8000a88:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a8a:	4b20      	ldr	r3, [pc, #128]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a90:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000a92:	2280      	movs	r2, #128	; 0x80
 8000a94:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000a98:	22e1      	movs	r2, #225	; 0xe1
 8000a9a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <MX_ETH_Init+0x84>)
 8000ab0:	4a16      	ldr	r2, [pc, #88]	; (8000b0c <MX_ETH_Init+0x8c>)
 8000ab2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_ETH_Init+0x84>)
 8000ab6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000aba:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <MX_ETH_Init+0x84>)
 8000abe:	4a14      	ldr	r2, [pc, #80]	; (8000b10 <MX_ETH_Init+0x90>)
 8000ac0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <MX_ETH_Init+0x84>)
 8000ac4:	4a13      	ldr	r2, [pc, #76]	; (8000b14 <MX_ETH_Init+0x94>)
 8000ac6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <MX_ETH_Init+0x84>)
 8000aca:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000ace:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000ad0:	480c      	ldr	r0, [pc, #48]	; (8000b04 <MX_ETH_Init+0x84>)
 8000ad2:	f003 f9df 	bl	8003e94 <HAL_ETH_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000adc:	f001 faae 	bl	800203c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ae0:	2238      	movs	r2, #56	; 0x38
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	480c      	ldr	r0, [pc, #48]	; (8000b18 <MX_ETH_Init+0x98>)
 8000ae6:	f009 fa59 	bl	8009f9c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <MX_ETH_Init+0x98>)
 8000aec:	2221      	movs	r2, #33	; 0x21
 8000aee:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <MX_ETH_Init+0x98>)
 8000af2:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000af6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000af8:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <MX_ETH_Init+0x98>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200003cc 	.word	0x200003cc
 8000b08:	40028000 	.word	0x40028000
 8000b0c:	20000b88 	.word	0x20000b88
 8000b10:	20000284 	.word	0x20000284
 8000b14:	200001e4 	.word	0x200001e4
 8000b18:	200001ac 	.word	0x200001ac

08000b1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b20:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b22:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <MX_I2C1_Init+0x78>)
 8000b24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b28:	4a1b      	ldr	r2, [pc, #108]	; (8000b98 <MX_I2C1_Init+0x7c>)
 8000b2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b32:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b38:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b46:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b4c:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b52:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b5a:	f004 f9d9 	bl	8004f10 <HAL_I2C_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b64:	f001 fa6a 	bl	800203c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4809      	ldr	r0, [pc, #36]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b6c:	f004 ff49 	bl	8005a02 <HAL_I2CEx_ConfigAnalogFilter>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000b76:	f001 fa61 	bl	800203c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4804      	ldr	r0, [pc, #16]	; (8000b90 <MX_I2C1_Init+0x74>)
 8000b7e:	f004 ff7c 	bl	8005a7a <HAL_I2CEx_ConfigDigitalFilter>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000b88:	f001 fa58 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	2000047c 	.word	0x2000047c
 8000b94:	40005400 	.word	0x40005400
 8000b98:	000186a0 	.word	0x000186a0

08000b9c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b090      	sub	sp, #64	; 0x40
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	2228      	movs	r2, #40	; 0x28
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f009 f9ed 	bl	8009f9c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bc2:	4b3d      	ldr	r3, [pc, #244]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bc4:	4a3d      	ldr	r2, [pc, #244]	; (8000cbc <MX_RTC_Init+0x120>)
 8000bc6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000bc8:	4b3b      	ldr	r3, [pc, #236]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bca:	2240      	movs	r2, #64	; 0x40
 8000bcc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000bce:	4b3a      	ldr	r3, [pc, #232]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bd0:	227f      	movs	r2, #127	; 0x7f
 8000bd2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bd4:	4b38      	ldr	r3, [pc, #224]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bda:	4b37      	ldr	r3, [pc, #220]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000be0:	4b35      	ldr	r3, [pc, #212]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000be6:	4b34      	ldr	r3, [pc, #208]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bec:	4832      	ldr	r0, [pc, #200]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000bee:	f005 fef9 	bl	80069e4 <HAL_RTC_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000bf8:	f001 fa20 	bl	800203c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c14:	2300      	movs	r3, #0
 8000c16:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c20:	2201      	movs	r2, #1
 8000c22:	4619      	mov	r1, r3
 8000c24:	4824      	ldr	r0, [pc, #144]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000c26:	f005 ff53 	bl	8006ad0 <HAL_RTC_SetTime>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000c30:	f001 fa04 	bl	800203c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000c34:	2304      	movs	r3, #4
 8000c36:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_NOVEMBER;
 8000c3a:	2311      	movs	r3, #17
 8000c3c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x16;
 8000c40:	2316      	movs	r3, #22
 8000c42:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x23;
 8000c46:	2323      	movs	r3, #35	; 0x23
 8000c48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c50:	2201      	movs	r2, #1
 8000c52:	4619      	mov	r1, r3
 8000c54:	4818      	ldr	r0, [pc, #96]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000c56:	f006 f833 	bl	8006cc0 <HAL_RTC_SetDate>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000c60:	f001 f9ec 	bl	800203c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x45;
 8000c6c:	2345      	movs	r3, #69	; 0x45
 8000c6e:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c74:	2300      	movs	r3, #0
 8000c76:	70fb      	strb	r3, [r7, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8000c80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000c84:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <MX_RTC_Init+0x11c>)
 8000ca2:	f006 f8e1 	bl	8006e68 <HAL_RTC_SetAlarm_IT>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8000cac:	f001 f9c6 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000cb0:	bf00      	nop
 8000cb2:	3740      	adds	r7, #64	; 0x40
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	200004d0 	.word	0x200004d0
 8000cbc:	40002800 	.word	0x40002800

08000cc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cc6:	f107 0308 	add.w	r3, r7, #8
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
 8000cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd4:	463b      	mov	r3, r7
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000cde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ce2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000ce6:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000cea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cec:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8000cf2:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000cf4:	22c7      	movs	r2, #199	; 0xc7
 8000cf6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf8:	4b16      	ldr	r3, [pc, #88]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d04:	4813      	ldr	r0, [pc, #76]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000d06:	f006 fafe 	bl	8007306 <HAL_TIM_Base_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d10:	f001 f994 	bl	800203c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	4619      	mov	r1, r3
 8000d20:	480c      	ldr	r0, [pc, #48]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000d22:	f006 ff39 	bl	8007b98 <HAL_TIM_ConfigClockSource>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d2c:	f001 f986 	bl	800203c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d38:	463b      	mov	r3, r7
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <MX_TIM2_Init+0x94>)
 8000d3e:	f007 fb2b 	bl	8008398 <HAL_TIMEx_MasterConfigSynchronization>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d48:	f001 f978 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d4c:	bf00      	nop
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200004f0 	.word	0x200004f0

08000d58 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08e      	sub	sp, #56	; 0x38
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6c:	f107 0320 	add.w	r3, r7, #32
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
 8000d84:	615a      	str	r2, [r3, #20]
 8000d86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d88:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000d8a:	4a2d      	ldr	r2, [pc, #180]	; (8000e40 <MX_TIM3_Init+0xe8>)
 8000d8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000d8e:	4b2b      	ldr	r3, [pc, #172]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000d90:	220f      	movs	r2, #15
 8000d92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8000d9a:	4b28      	ldr	r3, [pc, #160]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000d9c:	22c7      	movs	r2, #199	; 0xc7
 8000d9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da0:	4b26      	ldr	r3, [pc, #152]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000da6:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000da8:	2280      	movs	r2, #128	; 0x80
 8000daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dac:	4823      	ldr	r0, [pc, #140]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000dae:	f006 faaa 	bl	8007306 <HAL_TIM_Base_Init>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000db8:	f001 f940 	bl	800203c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	481c      	ldr	r0, [pc, #112]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000dca:	f006 fee5 	bl	8007b98 <HAL_TIM_ConfigClockSource>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000dd4:	f001 f932 	bl	800203c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000dd8:	4818      	ldr	r0, [pc, #96]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000dda:	f006 fb82 	bl	80074e2 <HAL_TIM_PWM_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000de4:	f001 f92a 	bl	800203c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000df0:	f107 0320 	add.w	r3, r7, #32
 8000df4:	4619      	mov	r1, r3
 8000df6:	4811      	ldr	r0, [pc, #68]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000df8:	f007 face 	bl	8008398 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e02:	f001 f91b 	bl	800203c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e06:	2360      	movs	r3, #96	; 0x60
 8000e08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2208      	movs	r2, #8
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4807      	ldr	r0, [pc, #28]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000e1e:	f006 fdf9 	bl	8007a14 <HAL_TIM_PWM_ConfigChannel>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000e28:	f001 f908 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e2c:	4803      	ldr	r0, [pc, #12]	; (8000e3c <MX_TIM3_Init+0xe4>)
 8000e2e:	f001 fb35 	bl	800249c <HAL_TIM_MspPostInit>

}
 8000e32:	bf00      	nop
 8000e34:	3738      	adds	r7, #56	; 0x38
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000538 	.word	0x20000538
 8000e40:	40000400 	.word	0x40000400

08000e44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e48:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e4a:	4a12      	ldr	r2, [pc, #72]	; (8000e94 <MX_USART3_UART_Init+0x50>)
 8000e4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e4e:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e56:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e62:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e6a:	220c      	movs	r2, #12
 8000e6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e6e:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e7a:	4805      	ldr	r0, [pc, #20]	; (8000e90 <MX_USART3_UART_Init+0x4c>)
 8000e7c:	f007 fb1c 	bl	80084b8 <HAL_UART_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e86:	f001 f8d9 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000580 	.word	0x20000580
 8000e94:	40004800 	.word	0x40004800

08000e98 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ea2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000eaa:	4b11      	ldr	r3, [pc, #68]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eac:	2202      	movs	r2, #2
 8000eae:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000eda:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000edc:	f004 fe0c 	bl	8005af8 <HAL_PCD_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ee6:	f001 f8a9 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200005c4 	.word	0x200005c4

08000ef4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <MX_DMA_Init+0x3c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a0b      	ldr	r2, [pc, #44]	; (8000f30 <MX_DMA_Init+0x3c>)
 8000f04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <MX_DMA_Init+0x3c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2038      	movs	r0, #56	; 0x38
 8000f1c:	f002 fb81 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f20:	2038      	movs	r0, #56	; 0x38
 8000f22:	f002 fb9a 	bl	800365a <HAL_NVIC_EnableIRQ>

}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800

08000f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08c      	sub	sp, #48	; 0x30
 8000f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 031c 	add.w	r3, r7, #28
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61bb      	str	r3, [r7, #24]
 8000f4e:	4b5d      	ldr	r3, [pc, #372]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	4a5c      	ldr	r2, [pc, #368]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5a:	4b5a      	ldr	r3, [pc, #360]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	f003 0304 	and.w	r3, r3, #4
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	4b56      	ldr	r3, [pc, #344]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	4a55      	ldr	r2, [pc, #340]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f70:	f043 0320 	orr.w	r3, r3, #32
 8000f74:	6313      	str	r3, [r2, #48]	; 0x30
 8000f76:	4b53      	ldr	r3, [pc, #332]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	f003 0320 	and.w	r3, r3, #32
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	4b4f      	ldr	r3, [pc, #316]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	4a4e      	ldr	r2, [pc, #312]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f90:	6313      	str	r3, [r2, #48]	; 0x30
 8000f92:	4b4c      	ldr	r3, [pc, #304]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	4b48      	ldr	r3, [pc, #288]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	4a47      	ldr	r2, [pc, #284]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	6313      	str	r3, [r2, #48]	; 0x30
 8000fae:	4b45      	ldr	r3, [pc, #276]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	4b41      	ldr	r3, [pc, #260]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a40      	ldr	r2, [pc, #256]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fc4:	f043 0302 	orr.w	r3, r3, #2
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b3e      	ldr	r3, [pc, #248]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	4b3a      	ldr	r3, [pc, #232]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4a39      	ldr	r2, [pc, #228]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fe0:	f043 0308 	orr.w	r3, r3, #8
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4b37      	ldr	r3, [pc, #220]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f003 0308 	and.w	r3, r3, #8
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	603b      	str	r3, [r7, #0]
 8000ff6:	4b33      	ldr	r3, [pc, #204]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a32      	ldr	r2, [pc, #200]	; (80010c4 <MX_GPIO_Init+0x190>)
 8000ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b30      	ldr	r3, [pc, #192]	; (80010c4 <MX_GPIO_Init+0x190>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800100e:	2200      	movs	r2, #0
 8001010:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001014:	482c      	ldr	r0, [pc, #176]	; (80010c8 <MX_GPIO_Init+0x194>)
 8001016:	f003 ff2f 	bl	8004e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2140      	movs	r1, #64	; 0x40
 800101e:	482b      	ldr	r0, [pc, #172]	; (80010cc <MX_GPIO_Init+0x198>)
 8001020:	f003 ff2a 	bl	8004e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001024:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800102a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800102e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001034:	f107 031c 	add.w	r3, r7, #28
 8001038:	4619      	mov	r1, r3
 800103a:	4825      	ldr	r0, [pc, #148]	; (80010d0 <MX_GPIO_Init+0x19c>)
 800103c:	f003 fd58 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Joy_btn_Pin */
  GPIO_InitStruct.Pin = Joy_btn_Pin;
 8001040:	2308      	movs	r3, #8
 8001042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001044:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800104a:	2301      	movs	r3, #1
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Joy_btn_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 031c 	add.w	r3, r7, #28
 8001052:	4619      	mov	r1, r3
 8001054:	481f      	ldr	r0, [pc, #124]	; (80010d4 <MX_GPIO_Init+0x1a0>)
 8001056:	f003 fd4b 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800105a:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	f107 031c 	add.w	r3, r7, #28
 8001070:	4619      	mov	r1, r3
 8001072:	4815      	ldr	r0, [pc, #84]	; (80010c8 <MX_GPIO_Init+0x194>)
 8001074:	f003 fd3c 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001078:	2340      	movs	r3, #64	; 0x40
 800107a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107c:	2301      	movs	r3, #1
 800107e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	4619      	mov	r1, r3
 800108e:	480f      	ldr	r0, [pc, #60]	; (80010cc <MX_GPIO_Init+0x198>)
 8001090:	f003 fd2e 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001098:	2300      	movs	r3, #0
 800109a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	4619      	mov	r1, r3
 80010a6:	4809      	ldr	r0, [pc, #36]	; (80010cc <MX_GPIO_Init+0x198>)
 80010a8:	f003 fd22 	bl	8004af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2100      	movs	r1, #0
 80010b0:	2009      	movs	r0, #9
 80010b2:	f002 fab6 	bl	8003622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80010b6:	2009      	movs	r0, #9
 80010b8:	f002 facf 	bl	800365a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010bc:	bf00      	nop
 80010be:	3730      	adds	r7, #48	; 0x30
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020400 	.word	0x40020400
 80010cc:	40021800 	.word	0x40021800
 80010d0:	40020800 	.word	0x40020800
 80010d4:	40021400 	.word	0x40021400

080010d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 80010e2:	88fb      	ldrh	r3, [r7, #6]
 80010e4:	2b08      	cmp	r3, #8
 80010e6:	d166      	bne.n	80011b6 <HAL_GPIO_EXTI_Callback+0xde>
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80010e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ec:	4834      	ldr	r0, [pc, #208]	; (80011c0 <HAL_GPIO_EXTI_Callback+0xe8>)
 80010ee:	f003 fedc 	bl	8004eaa <HAL_GPIO_TogglePin>
		current_time = HAL_GetTick();
 80010f2:	f001 fc45 	bl	8002980 <HAL_GetTick>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a32      	ldr	r2, [pc, #200]	; (80011c4 <HAL_GPIO_EXTI_Callback+0xec>)
 80010fa:	6013      	str	r3, [r2, #0]
		interval = current_time - last_time;
 80010fc:	4b31      	ldr	r3, [pc, #196]	; (80011c4 <HAL_GPIO_EXTI_Callback+0xec>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b31      	ldr	r3, [pc, #196]	; (80011c8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	4a31      	ldr	r2, [pc, #196]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001108:	6013      	str	r3, [r2, #0]
		last_time = current_time;
 800110a:	4b2e      	ldr	r3, [pc, #184]	; (80011c4 <HAL_GPIO_EXTI_Callback+0xec>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a2e      	ldr	r2, [pc, #184]	; (80011c8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001110:	6013      	str	r3, [r2, #0]

		if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_3) == 1) {
 8001112:	2108      	movs	r1, #8
 8001114:	482e      	ldr	r0, [pc, #184]	; (80011d0 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001116:	f003 fe97 	bl	8004e48 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b01      	cmp	r3, #1
 800111e:	d14a      	bne.n	80011b6 <HAL_GPIO_EXTI_Callback+0xde>
			if (interval < 130) {
 8001120:	4b2a      	ldr	r3, [pc, #168]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b81      	cmp	r3, #129	; 0x81
 8001126:	d805      	bhi.n	8001134 <HAL_GPIO_EXTI_Callback+0x5c>
				btn_cnt += 3;
 8001128:	4b2a      	ldr	r3, [pc, #168]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	3303      	adds	r3, #3
 800112e:	4a29      	ldr	r2, [pc, #164]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	e02a      	b.n	800118a <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 130 && interval < 200) {
 8001134:	4b25      	ldr	r3, [pc, #148]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b81      	cmp	r3, #129	; 0x81
 800113a:	d910      	bls.n	800115e <HAL_GPIO_EXTI_Callback+0x86>
 800113c:	4b23      	ldr	r3, [pc, #140]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2bc7      	cmp	r3, #199	; 0xc7
 8001142:	d80c      	bhi.n	800115e <HAL_GPIO_EXTI_Callback+0x86>
				printf("One click!!  interval = %u\r\n",
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	4823      	ldr	r0, [pc, #140]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x100>)
 800114c:	f008 fd8c 	bl	8009c68 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 8001150:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
				current_state.mode = TIME_SETTING;
 8001156:	4b21      	ldr	r3, [pc, #132]	; (80011dc <HAL_GPIO_EXTI_Callback+0x104>)
 8001158:	2201      	movs	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e015      	b.n	800118a <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 300 && interval <= 1000) {
 800115e:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001166:	d310      	bcc.n	800118a <HAL_GPIO_EXTI_Callback+0xb2>
 8001168:	4b18      	ldr	r3, [pc, #96]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001170:	d80b      	bhi.n	800118a <HAL_GPIO_EXTI_Callback+0xb2>
				printf("Long click!!  interval = %u\r\n",
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	4819      	ldr	r0, [pc, #100]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x108>)
 800117a:	f008 fd75 	bl	8009c68 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
				current_state.mode = ALARM_TIME_SETTING;
 8001184:	4b15      	ldr	r3, [pc, #84]	; (80011dc <HAL_GPIO_EXTI_Callback+0x104>)
 8001186:	2202      	movs	r2, #2
 8001188:	701a      	strb	r2, [r3, #0]
			}
			if (btn_cnt >= 5) {
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b04      	cmp	r3, #4
 8001190:	dd11      	ble.n	80011b6 <HAL_GPIO_EXTI_Callback+0xde>
				printf("Double click!!  interval = %u   btn_cnt = %d  \r\n",
 8001192:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a0f      	ldr	r2, [pc, #60]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	4619      	mov	r1, r3
 800119c:	4811      	ldr	r0, [pc, #68]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x10c>)
 800119e:	f008 fd63 	bl	8009c68 <iprintf>
						(unsigned int) interval, btn_cnt);
				btn_cnt = 0;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
//				musicOn(); // FOR TEST
				HAL_TIM_Base_Start_IT(&htim2);
 80011a8:	480f      	ldr	r0, [pc, #60]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x110>)
 80011aa:	f006 f8fb 	bl	80073a4 <HAL_TIM_Base_Start_IT>
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80011ae:	2108      	movs	r1, #8
 80011b0:	480e      	ldr	r0, [pc, #56]	; (80011ec <HAL_GPIO_EXTI_Callback+0x114>)
 80011b2:	f006 f9ef 	bl	8007594 <HAL_TIM_PWM_Start>
//				current_state.mode = MUSIC_SELECT;
			}
		}
	}
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40020400 	.word	0x40020400
 80011c4:	20000ad8 	.word	0x20000ad8
 80011c8:	20000adc 	.word	0x20000adc
 80011cc:	20000ae0 	.word	0x20000ae0
 80011d0:	40021400 	.word	0x40021400
 80011d4:	20000ae4 	.word	0x20000ae4
 80011d8:	0800ae60 	.word	0x0800ae60
 80011dc:	20000b30 	.word	0x20000b30
 80011e0:	0800ae80 	.word	0x0800ae80
 80011e4:	0800aea0 	.word	0x0800aea0
 80011e8:	200004f0 	.word	0x200004f0
 80011ec:	20000538 	.word	0x20000538

080011f0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	6078      	str	r0, [r7, #4]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
			ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours,
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <HAL_RTC_AlarmAEventCallback+0x3c>)
 80011fa:	78db      	ldrb	r3, [r3, #3]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <HAL_RTC_AlarmAEventCallback+0x40>)
 8001206:	1899      	adds	r1, r3, r2
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <HAL_RTC_AlarmAEventCallback+0x3c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 800120c:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001210:	785b      	ldrb	r3, [r3, #1]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001212:	4618      	mov	r0, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001216:	789b      	ldrb	r3, [r3, #2]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	4603      	mov	r3, r0
 800121c:	4805      	ldr	r0, [pc, #20]	; (8001234 <HAL_RTC_AlarmAEventCallback+0x44>)
 800121e:	f008 fd23 	bl	8009c68 <iprintf>
//	start = 1;
//	seq = 0;
//
//	HAL_TIM_Base_Start_IT(&htim2);
//	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000b58 	.word	0x20000b58
 8001230:	200000c8 	.word	0x200000c8
 8001234:	0800aed4 	.word	0x0800aed4

08001238 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]

	enum CLOCK_BUTTON mu_button;

	mu_button = joyStick_btn_chk();
 8001240:	f000 f9d8 	bl	80015f4 <joyStick_btn_chk>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]

	if(mu_button == NOTHING) {
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d103      	bne.n	8001256 <HAL_TIM_PeriodElapsedCallback+0x1e>
		start = 0;
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
//		break;
//	default:
//		break;
//	}

}
 8001254:	e002      	b.n	800125c <HAL_TIM_PeriodElapsedCallback+0x24>
		current_state.mode = MUSIC_SELECT;
 8001256:	4b04      	ldr	r3, [pc, #16]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001258:	2203      	movs	r2, #3
 800125a:	701a      	strb	r2, [r3, #0]
}
 800125c:	bf00      	nop
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	200001a8 	.word	0x200001a8
 8001268:	20000b30 	.word	0x20000b30

0800126c <_write>:


int _write(int file, char *ptr, int len) {
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 500);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	b29a      	uxth	r2, r3
 800127c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001280:	68b9      	ldr	r1, [r7, #8]
 8001282:	4804      	ldr	r0, [pc, #16]	; (8001294 <_write+0x28>)
 8001284:	f007 f965 	bl	8008552 <HAL_UART_Transmit>
	return len;
 8001288:	687b      	ldr	r3, [r7, #4]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000580 	.word	0x20000580

08001298 <readFlash>:

uint8_t readFlash(uint32_t addr) {
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	uint8_t value = *(uint8_t*) addr;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	73fb      	strb	r3, [r7, #15]

//	printf("flash value=%d\r\n", value);

	return value;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <init_getFlashTime>:

void init_getFlashTime() {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	RTC_Time.Hours = readFlash(FLASH_USER_START_ADDR);
 80012b8:	4813      	ldr	r0, [pc, #76]	; (8001308 <init_getFlashTime+0x54>)
 80012ba:	f7ff ffed 	bl	8001298 <readFlash>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <init_getFlashTime+0x58>)
 80012c4:	701a      	strb	r2, [r3, #0]
	RTC_Time.Minutes = readFlash(FLASH_USER_START_ADDR + 1);
 80012c6:	4812      	ldr	r0, [pc, #72]	; (8001310 <init_getFlashTime+0x5c>)
 80012c8:	f7ff ffe6 	bl	8001298 <readFlash>
 80012cc:	4603      	mov	r3, r0
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b0e      	ldr	r3, [pc, #56]	; (800130c <init_getFlashTime+0x58>)
 80012d2:	705a      	strb	r2, [r3, #1]
	RTC_Time.Seconds = readFlash(FLASH_USER_START_ADDR + 2);
 80012d4:	480f      	ldr	r0, [pc, #60]	; (8001314 <init_getFlashTime+0x60>)
 80012d6:	f7ff ffdf 	bl	8001298 <readFlash>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <init_getFlashTime+0x58>)
 80012e0:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80012e2:	2200      	movs	r2, #0
 80012e4:	4909      	ldr	r1, [pc, #36]	; (800130c <init_getFlashTime+0x58>)
 80012e6:	480c      	ldr	r0, [pc, #48]	; (8001318 <init_getFlashTime+0x64>)
 80012e8:	f005 fbf2 	bl	8006ad0 <HAL_RTC_SetTime>

	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <init_getFlashTime+0x58>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	4619      	mov	r1, r3
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <init_getFlashTime+0x58>)
 80012f4:	785b      	ldrb	r3, [r3, #1]
 80012f6:	461a      	mov	r2, r3
			RTC_Time.Seconds);
 80012f8:	4b04      	ldr	r3, [pc, #16]	; (800130c <init_getFlashTime+0x58>)
 80012fa:	789b      	ldrb	r3, [r3, #2]
	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 80012fc:	4807      	ldr	r0, [pc, #28]	; (800131c <init_getFlashTime+0x68>)
 80012fe:	f008 fcb3 	bl	8009c68 <iprintf>
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	080c0000 	.word	0x080c0000
 800130c:	20000b44 	.word	0x20000b44
 8001310:	080c0001 	.word	0x080c0001
 8001314:	080c0002 	.word	0x080c0002
 8001318:	200004d0 	.word	0x200004d0
 800131c:	0800aefc 	.word	0x0800aefc

08001320 <init_getFlashAlarm>:

void init_getFlashAlarm() {
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	RTC_Alarm.AlarmTime.Hours = readFlash(FLASH_USER_START_ADDR + 3);
 8001324:	4813      	ldr	r0, [pc, #76]	; (8001374 <init_getFlashAlarm+0x54>)
 8001326:	f7ff ffb7 	bl	8001298 <readFlash>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <init_getFlashAlarm+0x58>)
 8001330:	701a      	strb	r2, [r3, #0]
	RTC_Alarm.AlarmTime.Minutes = readFlash(FLASH_USER_START_ADDR + 4);
 8001332:	4812      	ldr	r0, [pc, #72]	; (800137c <init_getFlashAlarm+0x5c>)
 8001334:	f7ff ffb0 	bl	8001298 <readFlash>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <init_getFlashAlarm+0x58>)
 800133e:	705a      	strb	r2, [r3, #1]
	RTC_Alarm.AlarmTime.Seconds = readFlash(FLASH_USER_START_ADDR + 5);
 8001340:	480f      	ldr	r0, [pc, #60]	; (8001380 <init_getFlashAlarm+0x60>)
 8001342:	f7ff ffa9 	bl	8001298 <readFlash>
 8001346:	4603      	mov	r3, r0
 8001348:	461a      	mov	r2, r3
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <init_getFlashAlarm+0x58>)
 800134c:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800134e:	2200      	movs	r2, #0
 8001350:	490c      	ldr	r1, [pc, #48]	; (8001384 <init_getFlashAlarm+0x64>)
 8001352:	480d      	ldr	r0, [pc, #52]	; (8001388 <init_getFlashAlarm+0x68>)
 8001354:	f005 fbbc 	bl	8006ad0 <HAL_RTC_SetTime>

	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001358:	4b07      	ldr	r3, [pc, #28]	; (8001378 <init_getFlashAlarm+0x58>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <init_getFlashAlarm+0x58>)
 8001360:	785b      	ldrb	r3, [r3, #1]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001362:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <init_getFlashAlarm+0x58>)
 8001366:	789b      	ldrb	r3, [r3, #2]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001368:	4808      	ldr	r0, [pc, #32]	; (800138c <init_getFlashAlarm+0x6c>)
 800136a:	f008 fc7d 	bl	8009c68 <iprintf>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	080c0003 	.word	0x080c0003
 8001378:	20000b58 	.word	0x20000b58
 800137c:	080c0004 	.word	0x080c0004
 8001380:	080c0005 	.word	0x080c0005
 8001384:	20000b44 	.word	0x20000b44
 8001388:	200004d0 	.word	0x200004d0
 800138c:	0800af1c 	.word	0x0800af1c

08001390 <init_getFlashMusic>:

void init_getFlashMusic() {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	current_state.music_num = readFlash(FLASH_USER_START_ADDR + 6);
 8001394:	480c      	ldr	r0, [pc, #48]	; (80013c8 <init_getFlashMusic+0x38>)
 8001396:	f7ff ff7f 	bl	8001298 <readFlash>
 800139a:	4603      	mov	r3, r0
 800139c:	461a      	mov	r2, r3
 800139e:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <init_getFlashMusic+0x3c>)
 80013a0:	605a      	str	r2, [r3, #4]

	printf("Setting Music: %d %s\r\n", current_state.music_num,
 80013a2:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <init_getFlashMusic+0x3c>)
 80013a4:	6859      	ldr	r1, [r3, #4]
			alarmMusic[current_state.music_num].musicTitle);
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <init_getFlashMusic+0x3c>)
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	00da      	lsls	r2, r3, #3
 80013b2:	1ad2      	subs	r2, r2, r3
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <init_getFlashMusic+0x40>)
 80013b6:	4413      	add	r3, r2
 80013b8:	3301      	adds	r3, #1
	printf("Setting Music: %d %s\r\n", current_state.music_num,
 80013ba:	461a      	mov	r2, r3
 80013bc:	4805      	ldr	r0, [pc, #20]	; (80013d4 <init_getFlashMusic+0x44>)
 80013be:	f008 fc53 	bl	8009c68 <iprintf>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	080c0006 	.word	0x080c0006
 80013cc:	20000b30 	.word	0x20000b30
 80013d0:	200000d0 	.word	0x200000d0
 80013d4:	0800af40 	.word	0x0800af40

080013d8 <lcd_clear>:

void lcd_clear() {
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b00000001);
 80013dc:	2101      	movs	r1, #1
 80013de:	204e      	movs	r0, #78	; 0x4e
 80013e0:	f7ff f99e 	bl	8000720 <LCD_SendCommand>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <get_time>:

void get_time(void) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af02      	add	r7, sp, #8
	HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80013ee:	2200      	movs	r2, #0
 80013f0:	4911      	ldr	r1, [pc, #68]	; (8001438 <get_time+0x50>)
 80013f2:	4812      	ldr	r0, [pc, #72]	; (800143c <get_time+0x54>)
 80013f4:	f005 fc06 	bl	8006c04 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80013f8:	2200      	movs	r2, #0
 80013fa:	4911      	ldr	r1, [pc, #68]	; (8001440 <get_time+0x58>)
 80013fc:	480f      	ldr	r0, [pc, #60]	; (800143c <get_time+0x54>)
 80013fe:	f005 fce3 	bl	8006dc8 <HAL_RTC_GetDate>

	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 8001402:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <get_time+0x50>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	461a      	mov	r2, r3
 8001408:	4613      	mov	r3, r2
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	4413      	add	r3, r2
 800140e:	4a0d      	ldr	r2, [pc, #52]	; (8001444 <get_time+0x5c>)
 8001410:	441a      	add	r2, r3
 8001412:	4b09      	ldr	r3, [pc, #36]	; (8001438 <get_time+0x50>)
 8001414:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001416:	4618      	mov	r0, r3
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <get_time+0x50>)
 800141a:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 800141c:	4619      	mov	r1, r3
			RTC_Time.Seconds);
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <get_time+0x50>)
 8001420:	789b      	ldrb	r3, [r3, #2]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	9100      	str	r1, [sp, #0]
 8001426:	4603      	mov	r3, r0
 8001428:	4907      	ldr	r1, [pc, #28]	; (8001448 <get_time+0x60>)
 800142a:	4808      	ldr	r0, [pc, #32]	; (800144c <get_time+0x64>)
 800142c:	f008 fcbe 	bl	8009dac <siprintf>
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000b44 	.word	0x20000b44
 800143c:	200004d0 	.word	0x200004d0
 8001440:	20000b40 	.word	0x20000b40
 8001444:	200000c8 	.word	0x200000c8
 8001448:	0800af58 	.word	0x0800af58
 800144c:	20000b10 	.word	0x20000b10

08001450 <showCurrentTime>:

void showCurrentTime() {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001454:	2180      	movs	r1, #128	; 0x80
 8001456:	204e      	movs	r0, #78	; 0x4e
 8001458:	f7ff f962 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Current Time");
 800145c:	4906      	ldr	r1, [pc, #24]	; (8001478 <showCurrentTime+0x28>)
 800145e:	204e      	movs	r0, #78	; 0x4e
 8001460:	f7ff f99f 	bl	80007a2 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001464:	21c0      	movs	r1, #192	; 0xc0
 8001466:	204e      	movs	r0, #78	; 0x4e
 8001468:	f7ff f95a 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, temp_time_buf);
 800146c:	4903      	ldr	r1, [pc, #12]	; (800147c <showCurrentTime+0x2c>)
 800146e:	204e      	movs	r0, #78	; 0x4e
 8001470:	f7ff f997 	bl	80007a2 <LCD_SendString>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	0800af6c 	.word	0x0800af6c
 800147c:	20000b10 	.word	0x20000b10

08001480 <timeDisplay>:

void timeDisplay() {
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af02      	add	r7, sp, #8
	uint8_t hours;
	uint8_t minutes;
	uint8_t seconds;

	if (current_state.mode == TIME_SETTING) {
 8001486:	4b51      	ldr	r3, [pc, #324]	; (80015cc <timeDisplay+0x14c>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d114      	bne.n	80014b8 <timeDisplay+0x38>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 800148e:	2180      	movs	r1, #128	; 0x80
 8001490:	204e      	movs	r0, #78	; 0x4e
 8001492:	f7ff f945 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Time Setting");
 8001496:	494e      	ldr	r1, [pc, #312]	; (80015d0 <timeDisplay+0x150>)
 8001498:	204e      	movs	r0, #78	; 0x4e
 800149a:	f7ff f982 	bl	80007a2 <LCD_SendString>

		hours = stime.hours;
 800149e:	4b4d      	ldr	r3, [pc, #308]	; (80015d4 <timeDisplay+0x154>)
 80014a0:	f993 3000 	ldrsb.w	r3, [r3]
 80014a4:	71fb      	strb	r3, [r7, #7]
		minutes = stime.minutes;
 80014a6:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <timeDisplay+0x154>)
 80014a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014ac:	71bb      	strb	r3, [r7, #6]
		seconds = stime.seconds;
 80014ae:	4b49      	ldr	r3, [pc, #292]	; (80015d4 <timeDisplay+0x154>)
 80014b0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014b4:	717b      	strb	r3, [r7, #5]
 80014b6:	e017      	b.n	80014e8 <timeDisplay+0x68>
	} else if (current_state.mode == ALARM_TIME_SETTING) {
 80014b8:	4b44      	ldr	r3, [pc, #272]	; (80015cc <timeDisplay+0x14c>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d113      	bne.n	80014e8 <timeDisplay+0x68>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	204e      	movs	r0, #78	; 0x4e
 80014c4:	f7ff f92c 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Alarm Setting");
 80014c8:	4943      	ldr	r1, [pc, #268]	; (80015d8 <timeDisplay+0x158>)
 80014ca:	204e      	movs	r0, #78	; 0x4e
 80014cc:	f7ff f969 	bl	80007a2 <LCD_SendString>

		hours = atime.hours;
 80014d0:	4b42      	ldr	r3, [pc, #264]	; (80015dc <timeDisplay+0x15c>)
 80014d2:	f993 3000 	ldrsb.w	r3, [r3]
 80014d6:	71fb      	strb	r3, [r7, #7]
		minutes = atime.minutes;
 80014d8:	4b40      	ldr	r3, [pc, #256]	; (80015dc <timeDisplay+0x15c>)
 80014da:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014de:	71bb      	strb	r3, [r7, #6]
		seconds = atime.seconds;
 80014e0:	4b3e      	ldr	r3, [pc, #248]	; (80015dc <timeDisplay+0x15c>)
 80014e2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014e6:	717b      	strb	r3, [r7, #5]
	}

	if (hours >= 12) {
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	2b0b      	cmp	r3, #11
 80014ec:	d933      	bls.n	8001556 <timeDisplay+0xd6>
		if (current_state.mode == TIME_SETTING) {
 80014ee:	4b37      	ldr	r3, [pc, #220]	; (80015cc <timeDisplay+0x14c>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d115      	bne.n	8001522 <timeDisplay+0xa2>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 80014f6:	4b3a      	ldr	r3, [pc, #232]	; (80015e0 <timeDisplay+0x160>)
 80014f8:	78db      	ldrb	r3, [r3, #3]
 80014fa:	461a      	mov	r2, r3
 80014fc:	4613      	mov	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	4a38      	ldr	r2, [pc, #224]	; (80015e4 <timeDisplay+0x164>)
 8001504:	1899      	adds	r1, r3, r2
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	f1a3 000c 	sub.w	r0, r3, #12
 800150c:	79bb      	ldrb	r3, [r7, #6]
 800150e:	797a      	ldrb	r2, [r7, #5]
 8001510:	9201      	str	r2, [sp, #4]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4603      	mov	r3, r0
 8001516:	460a      	mov	r2, r1
 8001518:	4933      	ldr	r1, [pc, #204]	; (80015e8 <timeDisplay+0x168>)
 800151a:	4834      	ldr	r0, [pc, #208]	; (80015ec <timeDisplay+0x16c>)
 800151c:	f008 fc46 	bl	8009dac <siprintf>
 8001520:	e048      	b.n	80015b4 <timeDisplay+0x134>
					hours - 12, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 8001522:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <timeDisplay+0x14c>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b02      	cmp	r3, #2
 8001528:	d144      	bne.n	80015b4 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours - 12, minutes,
 800152a:	4b31      	ldr	r3, [pc, #196]	; (80015f0 <timeDisplay+0x170>)
 800152c:	78db      	ldrb	r3, [r3, #3]
 800152e:	461a      	mov	r2, r3
 8001530:	4613      	mov	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4413      	add	r3, r2
 8001536:	4a2b      	ldr	r2, [pc, #172]	; (80015e4 <timeDisplay+0x164>)
 8001538:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	f1a3 000c 	sub.w	r0, r3, #12
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	797a      	ldrb	r2, [r7, #5]
 8001544:	9201      	str	r2, [sp, #4]
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	4603      	mov	r3, r0
 800154a:	460a      	mov	r2, r1
 800154c:	4926      	ldr	r1, [pc, #152]	; (80015e8 <timeDisplay+0x168>)
 800154e:	4827      	ldr	r0, [pc, #156]	; (80015ec <timeDisplay+0x16c>)
 8001550:	f008 fc2c 	bl	8009dac <siprintf>
 8001554:	e02e      	b.n	80015b4 <timeDisplay+0x134>
					seconds);
		}
	} else {
		if (current_state.mode == TIME_SETTING) {
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <timeDisplay+0x14c>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d113      	bne.n	8001586 <timeDisplay+0x106>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <timeDisplay+0x160>)
 8001560:	78db      	ldrb	r3, [r3, #3]
 8001562:	461a      	mov	r2, r3
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	4a1e      	ldr	r2, [pc, #120]	; (80015e4 <timeDisplay+0x164>)
 800156c:	1899      	adds	r1, r3, r2
 800156e:	79f8      	ldrb	r0, [r7, #7]
 8001570:	79bb      	ldrb	r3, [r7, #6]
 8001572:	797a      	ldrb	r2, [r7, #5]
 8001574:	9201      	str	r2, [sp, #4]
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	4603      	mov	r3, r0
 800157a:	460a      	mov	r2, r1
 800157c:	491a      	ldr	r1, [pc, #104]	; (80015e8 <timeDisplay+0x168>)
 800157e:	481b      	ldr	r0, [pc, #108]	; (80015ec <timeDisplay+0x16c>)
 8001580:	f008 fc14 	bl	8009dac <siprintf>
 8001584:	e016      	b.n	80015b4 <timeDisplay+0x134>
					hours, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <timeDisplay+0x14c>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b02      	cmp	r3, #2
 800158c:	d112      	bne.n	80015b4 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours, minutes,
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <timeDisplay+0x170>)
 8001590:	78db      	ldrb	r3, [r3, #3]
 8001592:	461a      	mov	r2, r3
 8001594:	4613      	mov	r3, r2
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <timeDisplay+0x164>)
 800159c:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 800159e:	79f8      	ldrb	r0, [r7, #7]
 80015a0:	79bb      	ldrb	r3, [r7, #6]
 80015a2:	797a      	ldrb	r2, [r7, #5]
 80015a4:	9201      	str	r2, [sp, #4]
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	4603      	mov	r3, r0
 80015aa:	460a      	mov	r2, r1
 80015ac:	490e      	ldr	r1, [pc, #56]	; (80015e8 <timeDisplay+0x168>)
 80015ae:	480f      	ldr	r0, [pc, #60]	; (80015ec <timeDisplay+0x16c>)
 80015b0:	f008 fbfc 	bl	8009dac <siprintf>
					seconds);
		}
	}

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80015b4:	21c0      	movs	r1, #192	; 0xc0
 80015b6:	204e      	movs	r0, #78	; 0x4e
 80015b8:	f7ff f8b2 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, timeStr);
 80015bc:	490b      	ldr	r1, [pc, #44]	; (80015ec <timeDisplay+0x16c>)
 80015be:	204e      	movs	r0, #78	; 0x4e
 80015c0:	f7ff f8ef 	bl	80007a2 <LCD_SendString>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000b30 	.word	0x20000b30
 80015d0:	0800af7c 	.word	0x0800af7c
 80015d4:	20000b38 	.word	0x20000b38
 80015d8:	0800af8c 	.word	0x0800af8c
 80015dc:	20000b3c 	.word	0x20000b3c
 80015e0:	20000b44 	.word	0x20000b44
 80015e4:	200000c8 	.word	0x200000c8
 80015e8:	0800af58 	.word	0x0800af58
 80015ec:	20000af0 	.word	0x20000af0
 80015f0:	20000b58 	.word	0x20000b58

080015f4 <joyStick_btn_chk>:

enum CLOCK_BUTTON joyStick_btn_chk() {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0

//	printf("xy[0]=%d xy[1]=%d\r\n", xy[0], xy[1]);
	if (xy[1] > 4000) {
 80015f8:	4b1c      	ldr	r3, [pc, #112]	; (800166c <joyStick_btn_chk+0x78>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001600:	d904      	bls.n	800160c <joyStick_btn_chk+0x18>
		printf("up\r\n");
 8001602:	481b      	ldr	r0, [pc, #108]	; (8001670 <joyStick_btn_chk+0x7c>)
 8001604:	f008 fb96 	bl	8009d34 <puts>
		return UP;
 8001608:	2301      	movs	r3, #1
 800160a:	e02d      	b.n	8001668 <joyStick_btn_chk+0x74>
	}
	if (xy[1] < 1000) {
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <joyStick_btn_chk+0x78>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001614:	d204      	bcs.n	8001620 <joyStick_btn_chk+0x2c>
		printf("down\r\n");
 8001616:	4817      	ldr	r0, [pc, #92]	; (8001674 <joyStick_btn_chk+0x80>)
 8001618:	f008 fb8c 	bl	8009d34 <puts>
		return DOWN;
 800161c:	2302      	movs	r3, #2
 800161e:	e023      	b.n	8001668 <joyStick_btn_chk+0x74>
	}
	if (xy[0] > 4000) {
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <joyStick_btn_chk+0x78>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001628:	d904      	bls.n	8001634 <joyStick_btn_chk+0x40>
		printf("left\r\n");
 800162a:	4813      	ldr	r0, [pc, #76]	; (8001678 <joyStick_btn_chk+0x84>)
 800162c:	f008 fb82 	bl	8009d34 <puts>
		return LEFT;
 8001630:	2304      	movs	r3, #4
 8001632:	e019      	b.n	8001668 <joyStick_btn_chk+0x74>
	}
	if (xy[0] < 1000) {
 8001634:	4b0d      	ldr	r3, [pc, #52]	; (800166c <joyStick_btn_chk+0x78>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800163c:	d204      	bcs.n	8001648 <joyStick_btn_chk+0x54>
		printf("right\r\n");
 800163e:	480f      	ldr	r0, [pc, #60]	; (800167c <joyStick_btn_chk+0x88>)
 8001640:	f008 fb78 	bl	8009d34 <puts>
		return RIGHT;
 8001644:	2303      	movs	r3, #3
 8001646:	e00f      	b.n	8001668 <joyStick_btn_chk+0x74>
	}
	if (xy[0] >= 2000 && xy[0] <= 2100) {
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <joyStick_btn_chk+0x78>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001650:	d30a      	bcc.n	8001668 <joyStick_btn_chk+0x74>
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <joyStick_btn_chk+0x78>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f640 0234 	movw	r2, #2100	; 0x834
 800165a:	4293      	cmp	r3, r2
 800165c:	d804      	bhi.n	8001668 <joyStick_btn_chk+0x74>
		printf("nothing\r\n");
 800165e:	4808      	ldr	r0, [pc, #32]	; (8001680 <joyStick_btn_chk+0x8c>)
 8001660:	f008 fb68 	bl	8009d34 <puts>
		return NOTHING;
 8001664:	2300      	movs	r3, #0
 8001666:	e7ff      	b.n	8001668 <joyStick_btn_chk+0x74>
	}

}
 8001668:	4618      	mov	r0, r3
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000ad0 	.word	0x20000ad0
 8001670:	0800af9c 	.word	0x0800af9c
 8001674:	0800afa0 	.word	0x0800afa0
 8001678:	0800afa8 	.word	0x0800afa8
 800167c:	0800afb0 	.word	0x0800afb0
 8001680:	0800afb8 	.word	0x0800afb8

08001684 <update_nvitems>:

HAL_StatusTypeDef update_nvitems(void) {
 8001684:	b5b0      	push	{r4, r5, r7, lr}
 8001686:	b08e      	sub	sp, #56	; 0x38
 8001688:	af00      	add	r7, sp, #0
	uint32_t FirstSector, NbOfSectors, SECTORError;
	FLASH_EraseInitTypeDef EraseInitStruct;
	HAL_StatusTypeDef error = HAL_OK;
 800168a:	2300      	movs	r3, #0
 800168c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint32_t Address, i;
	uint64_t Data;
	uint8_t *ptr;

	HAL_FLASH_Unlock();
 8001690:	f002 ff7c 	bl	800458c <HAL_FLASH_Unlock>

	FirstSector = ADDR_FLASH_SECTOR_10;
 8001694:	4b2d      	ldr	r3, [pc, #180]	; (800174c <update_nvitems+0xc8>)
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
	NbOfSectors = 1;
 8001698:	2301      	movs	r3, #1
 800169a:	62bb      	str	r3, [r7, #40]	; 0x28
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800169c:	2300      	movs	r3, #0
 800169e:	603b      	str	r3, [r7, #0]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = FirstSector;
 80016a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a6:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.NbSectors = NbOfSectors;
 80016a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016aa:	60fb      	str	r3, [r7, #12]

//	printf("\r\n--------------erase-----------\r\n");

//	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) == HAL_OK) {
 80016ac:	f107 0214 	add.w	r2, r7, #20
 80016b0:	463b      	mov	r3, r7
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f003 f8db 	bl	8004870 <HAL_FLASHEx_Erase>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d107      	bne.n	80016d0 <update_nvitems+0x4c>
		printf("\r\n--------------erase complete-----------\r\n");
 80016c0:	4823      	ldr	r0, [pc, #140]	; (8001750 <update_nvitems+0xcc>)
 80016c2:	f008 fb37 	bl	8009d34 <puts>
	} else {
		printf("\r\n--------------erase error-----------\r\n");
		return error;
	}

	ptr = (uint8_t*) &default_nvitem;
 80016c6:	4b23      	ldr	r3, [pc, #140]	; (8001754 <update_nvitems+0xd0>)
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24

	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 80016ca:	2300      	movs	r3, #0
 80016cc:	637b      	str	r3, [r7, #52]	; 0x34
 80016ce:	e030      	b.n	8001732 <update_nvitems+0xae>
		printf("\r\n--------------erase error-----------\r\n");
 80016d0:	4821      	ldr	r0, [pc, #132]	; (8001758 <update_nvitems+0xd4>)
 80016d2:	f008 fb2f 	bl	8009d34 <puts>
		return error;
 80016d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80016da:	e032      	b.n	8001742 <update_nvitems+0xbe>
		Address = (uint8_t*) nv_items + i;
 80016dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016de:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80016e2:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 80016e6:	623b      	str	r3, [r7, #32]
		Data = *((uint8_t*) ptr + i);
 80016e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ec:	4413      	add	r3, r2
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2200      	movs	r2, #0
 80016f4:	461c      	mov	r4, r3
 80016f6:	4615      	mov	r5, r2
 80016f8:	e9c7 4506 	strd	r4, r5, [r7, #24]
		error = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, Data);
 80016fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001700:	6a39      	ldr	r1, [r7, #32]
 8001702:	2000      	movs	r0, #0
 8001704:	f002 feee 	bl	80044e4 <HAL_FLASH_Program>
 8001708:	4603      	mov	r3, r0
 800170a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		printf("DATA: %ld\r\n", Data);
 800170e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001712:	4812      	ldr	r0, [pc, #72]	; (800175c <update_nvitems+0xd8>)
 8001714:	f008 faa8 	bl	8009c68 <iprintf>

		if (error != HAL_OK) {
 8001718:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800171c:	2b00      	cmp	r3, #0
 800171e:	d005      	beq.n	800172c <update_nvitems+0xa8>
			printf("\r\n--------------overwrite error-----------\r\n");
 8001720:	480f      	ldr	r0, [pc, #60]	; (8001760 <update_nvitems+0xdc>)
 8001722:	f008 fb07 	bl	8009d34 <puts>
			return error;
 8001726:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800172a:	e00a      	b.n	8001742 <update_nvitems+0xbe>
	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 800172c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172e:	3301      	adds	r3, #1
 8001730:	637b      	str	r3, [r7, #52]	; 0x34
 8001732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001734:	2b06      	cmp	r3, #6
 8001736:	d9d1      	bls.n	80016dc <update_nvitems+0x58>
		}
	}
	printf("\r\n--------------overwrite complete-----------\r\n");
 8001738:	480a      	ldr	r0, [pc, #40]	; (8001764 <update_nvitems+0xe0>)
 800173a:	f008 fafb 	bl	8009d34 <puts>
	HAL_FLASH_Lock();
 800173e:	f002 ff47 	bl	80045d0 <HAL_FLASH_Lock>
}
 8001742:	4618      	mov	r0, r3
 8001744:	3738      	adds	r7, #56	; 0x38
 8001746:	46bd      	mov	sp, r7
 8001748:	bdb0      	pop	{r4, r5, r7, pc}
 800174a:	bf00      	nop
 800174c:	080c0000 	.word	0x080c0000
 8001750:	0800afc4 	.word	0x0800afc4
 8001754:	20000b80 	.word	0x20000b80
 8001758:	0800aff0 	.word	0x0800aff0
 800175c:	0800b018 	.word	0x0800b018
 8001760:	0800b024 	.word	0x0800b024
 8001764:	0800b050 	.word	0x0800b050

08001768 <time_set_mode>:

void time_set_mode() {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0

	enum CLOCK_BUTTON t_button;

	t_button = joyStick_btn_chk();
 800176e:	f7ff ff41 	bl	80015f4 <joyStick_btn_chk>
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	if (t_position == 0) {
 8001776:	4ba5      	ldr	r3, [pc, #660]	; (8001a0c <time_set_mode+0x2a4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d12b      	bne.n	80017d6 <time_set_mode+0x6e>
		printf("t_position 0 \r\n");
 800177e:	48a4      	ldr	r0, [pc, #656]	; (8001a10 <time_set_mode+0x2a8>)
 8001780:	f008 fad8 	bl	8009d34 <puts>
		switch (t_button) {
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	2b02      	cmp	r3, #2
 8001788:	d002      	beq.n	8001790 <time_set_mode+0x28>
 800178a:	2b03      	cmp	r3, #3
 800178c:	d01f      	beq.n	80017ce <time_set_mode+0x66>
			break;
		case RIGHT:
			t_position = 1;
			break;
		default:
			break;
 800178e:	e136      	b.n	80019fe <time_set_mode+0x296>
			if (stime.hours >= 12) {
 8001790:	4ba0      	ldr	r3, [pc, #640]	; (8001a14 <time_set_mode+0x2ac>)
 8001792:	f993 3000 	ldrsb.w	r3, [r3]
 8001796:	2b0b      	cmp	r3, #11
 8001798:	dd0c      	ble.n	80017b4 <time_set_mode+0x4c>
				stime.hours -= 12;
 800179a:	4b9e      	ldr	r3, [pc, #632]	; (8001a14 <time_set_mode+0x2ac>)
 800179c:	f993 3000 	ldrsb.w	r3, [r3]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	3b0c      	subs	r3, #12
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	b25a      	sxtb	r2, r3
 80017a8:	4b9a      	ldr	r3, [pc, #616]	; (8001a14 <time_set_mode+0x2ac>)
 80017aa:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 80017ac:	4b9a      	ldr	r3, [pc, #616]	; (8001a18 <time_set_mode+0x2b0>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	70da      	strb	r2, [r3, #3]
			break;
 80017b2:	e124      	b.n	80019fe <time_set_mode+0x296>
				stime.hours += 12;
 80017b4:	4b97      	ldr	r3, [pc, #604]	; (8001a14 <time_set_mode+0x2ac>)
 80017b6:	f993 3000 	ldrsb.w	r3, [r3]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	330c      	adds	r3, #12
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	b25a      	sxtb	r2, r3
 80017c2:	4b94      	ldr	r3, [pc, #592]	; (8001a14 <time_set_mode+0x2ac>)
 80017c4:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 1;
 80017c6:	4b94      	ldr	r3, [pc, #592]	; (8001a18 <time_set_mode+0x2b0>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	70da      	strb	r2, [r3, #3]
			break;
 80017cc:	e117      	b.n	80019fe <time_set_mode+0x296>
			t_position = 1;
 80017ce:	4b8f      	ldr	r3, [pc, #572]	; (8001a0c <time_set_mode+0x2a4>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
			break;
 80017d4:	e113      	b.n	80019fe <time_set_mode+0x296>
		}
	} else if (t_position == 1) {
 80017d6:	4b8d      	ldr	r3, [pc, #564]	; (8001a0c <time_set_mode+0x2a4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d143      	bne.n	8001866 <time_set_mode+0xfe>
		printf("t_position 1 \r\n");
 80017de:	488f      	ldr	r0, [pc, #572]	; (8001a1c <time_set_mode+0x2b4>)
 80017e0:	f008 faa8 	bl	8009d34 <puts>
		switch (t_button) {
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	f200 80fb 	bhi.w	80019e4 <time_set_mode+0x27c>
 80017ee:	a201      	add	r2, pc, #4	; (adr r2, 80017f4 <time_set_mode+0x8c>)
 80017f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f4:	08001815 	.word	0x08001815
 80017f8:	08001841 	.word	0x08001841
 80017fc:	08001805 	.word	0x08001805
 8001800:	0800180d 	.word	0x0800180d
		case RIGHT:
			t_position = 2;
 8001804:	4b81      	ldr	r3, [pc, #516]	; (8001a0c <time_set_mode+0x2a4>)
 8001806:	2202      	movs	r2, #2
 8001808:	601a      	str	r2, [r3, #0]
			break;
 800180a:	e0f8      	b.n	80019fe <time_set_mode+0x296>
		case LEFT:
			t_position = 0;
 800180c:	4b7f      	ldr	r3, [pc, #508]	; (8001a0c <time_set_mode+0x2a4>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
			break;
 8001812:	e0f4      	b.n	80019fe <time_set_mode+0x296>
		case UP:
			stime.hours++;
 8001814:	4b7f      	ldr	r3, [pc, #508]	; (8001a14 <time_set_mode+0x2ac>)
 8001816:	f993 3000 	ldrsb.w	r3, [r3]
 800181a:	b2db      	uxtb	r3, r3
 800181c:	3301      	adds	r3, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	b25a      	sxtb	r2, r3
 8001822:	4b7c      	ldr	r3, [pc, #496]	; (8001a14 <time_set_mode+0x2ac>)
 8001824:	701a      	strb	r2, [r3, #0]
			if (stime.hours >= 12) {
 8001826:	4b7b      	ldr	r3, [pc, #492]	; (8001a14 <time_set_mode+0x2ac>)
 8001828:	f993 3000 	ldrsb.w	r3, [r3]
 800182c:	2b0b      	cmp	r3, #11
 800182e:	f340 80db 	ble.w	80019e8 <time_set_mode+0x280>
				stime.hours = 0;
 8001832:	4b78      	ldr	r3, [pc, #480]	; (8001a14 <time_set_mode+0x2ac>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 8001838:	4b77      	ldr	r3, [pc, #476]	; (8001a18 <time_set_mode+0x2b0>)
 800183a:	2200      	movs	r2, #0
 800183c:	70da      	strb	r2, [r3, #3]
			}
			break;
 800183e:	e0d3      	b.n	80019e8 <time_set_mode+0x280>
		case DOWN:
			stime.hours--;
 8001840:	4b74      	ldr	r3, [pc, #464]	; (8001a14 <time_set_mode+0x2ac>)
 8001842:	f993 3000 	ldrsb.w	r3, [r3]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	3b01      	subs	r3, #1
 800184a:	b2db      	uxtb	r3, r3
 800184c:	b25a      	sxtb	r2, r3
 800184e:	4b71      	ldr	r3, [pc, #452]	; (8001a14 <time_set_mode+0x2ac>)
 8001850:	701a      	strb	r2, [r3, #0]
			if (stime.hours < 0) {
 8001852:	4b70      	ldr	r3, [pc, #448]	; (8001a14 <time_set_mode+0x2ac>)
 8001854:	f993 3000 	ldrsb.w	r3, [r3]
 8001858:	2b00      	cmp	r3, #0
 800185a:	f280 80c3 	bge.w	80019e4 <time_set_mode+0x27c>
				stime.hours = 11;
 800185e:	4b6d      	ldr	r3, [pc, #436]	; (8001a14 <time_set_mode+0x2ac>)
 8001860:	220b      	movs	r2, #11
 8001862:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 8001864:	e0be      	b.n	80019e4 <time_set_mode+0x27c>
		}

	} else if (t_position == 2) {
 8001866:	4b69      	ldr	r3, [pc, #420]	; (8001a0c <time_set_mode+0x2a4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d13f      	bne.n	80018ee <time_set_mode+0x186>
		printf("t_position 2 \r\n");
 800186e:	486c      	ldr	r0, [pc, #432]	; (8001a20 <time_set_mode+0x2b8>)
 8001870:	f008 fa60 	bl	8009d34 <puts>
		switch (t_button) {
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	3b01      	subs	r3, #1
 8001878:	2b03      	cmp	r3, #3
 800187a:	f200 80b7 	bhi.w	80019ec <time_set_mode+0x284>
 800187e:	a201      	add	r2, pc, #4	; (adr r2, 8001884 <time_set_mode+0x11c>)
 8001880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001884:	080018a3 	.word	0x080018a3
 8001888:	080018c9 	.word	0x080018c9
 800188c:	08001895 	.word	0x08001895
 8001890:	0800189d 	.word	0x0800189d
		case RIGHT:
			t_position = 3;
 8001894:	4b5d      	ldr	r3, [pc, #372]	; (8001a0c <time_set_mode+0x2a4>)
 8001896:	2203      	movs	r2, #3
 8001898:	601a      	str	r2, [r3, #0]
			break;
 800189a:	e0b0      	b.n	80019fe <time_set_mode+0x296>
		case LEFT:
			t_position = 1;
 800189c:	4b5b      	ldr	r3, [pc, #364]	; (8001a0c <time_set_mode+0x2a4>)
 800189e:	2201      	movs	r2, #1
 80018a0:	601a      	str	r2, [r3, #0]
		case UP:
			stime.minutes++;
 80018a2:	4b5c      	ldr	r3, [pc, #368]	; (8001a14 <time_set_mode+0x2ac>)
 80018a4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	3301      	adds	r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	b25a      	sxtb	r2, r3
 80018b0:	4b58      	ldr	r3, [pc, #352]	; (8001a14 <time_set_mode+0x2ac>)
 80018b2:	705a      	strb	r2, [r3, #1]
			if (stime.minutes >= 60) {
 80018b4:	4b57      	ldr	r3, [pc, #348]	; (8001a14 <time_set_mode+0x2ac>)
 80018b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018ba:	2b3b      	cmp	r3, #59	; 0x3b
 80018bc:	f340 8098 	ble.w	80019f0 <time_set_mode+0x288>
				stime.minutes = 0;
 80018c0:	4b54      	ldr	r3, [pc, #336]	; (8001a14 <time_set_mode+0x2ac>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	705a      	strb	r2, [r3, #1]
			}
			break;
 80018c6:	e093      	b.n	80019f0 <time_set_mode+0x288>
		case DOWN:
			stime.minutes--;
 80018c8:	4b52      	ldr	r3, [pc, #328]	; (8001a14 <time_set_mode+0x2ac>)
 80018ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	3b01      	subs	r3, #1
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	b25a      	sxtb	r2, r3
 80018d6:	4b4f      	ldr	r3, [pc, #316]	; (8001a14 <time_set_mode+0x2ac>)
 80018d8:	705a      	strb	r2, [r3, #1]
			if (stime.minutes < 0) {
 80018da:	4b4e      	ldr	r3, [pc, #312]	; (8001a14 <time_set_mode+0x2ac>)
 80018dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f280 8083 	bge.w	80019ec <time_set_mode+0x284>
				stime.minutes = 59;
 80018e6:	4b4b      	ldr	r3, [pc, #300]	; (8001a14 <time_set_mode+0x2ac>)
 80018e8:	223b      	movs	r2, #59	; 0x3b
 80018ea:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 80018ec:	e07e      	b.n	80019ec <time_set_mode+0x284>
		}
	} else if (t_position == 3) {
 80018ee:	4b47      	ldr	r3, [pc, #284]	; (8001a0c <time_set_mode+0x2a4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	f040 8083 	bne.w	80019fe <time_set_mode+0x296>
		printf("t_position 3 \r\n");
 80018f8:	484a      	ldr	r0, [pc, #296]	; (8001a24 <time_set_mode+0x2bc>)
 80018fa:	f008 fa1b 	bl	8009d34 <puts>
		switch (t_button) {
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	3b01      	subs	r3, #1
 8001902:	2b03      	cmp	r3, #3
 8001904:	d876      	bhi.n	80019f4 <time_set_mode+0x28c>
 8001906:	a201      	add	r2, pc, #4	; (adr r2, 800190c <time_set_mode+0x1a4>)
 8001908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190c:	0800199d 	.word	0x0800199d
 8001910:	080019c1 	.word	0x080019c1
 8001914:	0800191d 	.word	0x0800191d
 8001918:	08001995 	.word	0x08001995
		case RIGHT:

			default_nvitem.setting_time.hours = stime.hours;
 800191c:	4b3d      	ldr	r3, [pc, #244]	; (8001a14 <time_set_mode+0x2ac>)
 800191e:	f993 2000 	ldrsb.w	r2, [r3]
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <time_set_mode+0x2c0>)
 8001924:	701a      	strb	r2, [r3, #0]
			default_nvitem.setting_time.minutes = stime.minutes;
 8001926:	4b3b      	ldr	r3, [pc, #236]	; (8001a14 <time_set_mode+0x2ac>)
 8001928:	f993 2001 	ldrsb.w	r2, [r3, #1]
 800192c:	4b3e      	ldr	r3, [pc, #248]	; (8001a28 <time_set_mode+0x2c0>)
 800192e:	705a      	strb	r2, [r3, #1]
			default_nvitem.setting_time.seconds = stime.seconds;
 8001930:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <time_set_mode+0x2ac>)
 8001932:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8001936:	4b3c      	ldr	r3, [pc, #240]	; (8001a28 <time_set_mode+0x2c0>)
 8001938:	709a      	strb	r2, [r3, #2]

			RTC_Time.Hours = default_nvitem.setting_time.hours;
 800193a:	4b3b      	ldr	r3, [pc, #236]	; (8001a28 <time_set_mode+0x2c0>)
 800193c:	f993 3000 	ldrsb.w	r3, [r3]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b35      	ldr	r3, [pc, #212]	; (8001a18 <time_set_mode+0x2b0>)
 8001944:	701a      	strb	r2, [r3, #0]
			RTC_Time.Minutes = default_nvitem.setting_time.minutes;
 8001946:	4b38      	ldr	r3, [pc, #224]	; (8001a28 <time_set_mode+0x2c0>)
 8001948:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800194c:	b2da      	uxtb	r2, r3
 800194e:	4b32      	ldr	r3, [pc, #200]	; (8001a18 <time_set_mode+0x2b0>)
 8001950:	705a      	strb	r2, [r3, #1]
			RTC_Time.Seconds = default_nvitem.setting_time.seconds;
 8001952:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <time_set_mode+0x2c0>)
 8001954:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b2f      	ldr	r3, [pc, #188]	; (8001a18 <time_set_mode+0x2b0>)
 800195c:	709a      	strb	r2, [r3, #2]
			RTC_Time.Hours %= 12;
 800195e:	4b2e      	ldr	r3, [pc, #184]	; (8001a18 <time_set_mode+0x2b0>)
 8001960:	781a      	ldrb	r2, [r3, #0]
 8001962:	4b32      	ldr	r3, [pc, #200]	; (8001a2c <time_set_mode+0x2c4>)
 8001964:	fba3 1302 	umull	r1, r3, r3, r2
 8001968:	08d9      	lsrs	r1, r3, #3
 800196a:	460b      	mov	r3, r1
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	440b      	add	r3, r1
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	b2da      	uxtb	r2, r3
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <time_set_mode+0x2b0>)
 8001978:	701a      	strb	r2, [r3, #0]

			update_nvitems();
 800197a:	f7ff fe83 	bl	8001684 <update_nvitems>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800197e:	2200      	movs	r2, #0
 8001980:	4925      	ldr	r1, [pc, #148]	; (8001a18 <time_set_mode+0x2b0>)
 8001982:	482b      	ldr	r0, [pc, #172]	; (8001a30 <time_set_mode+0x2c8>)
 8001984:	f005 f8a4 	bl	8006ad0 <HAL_RTC_SetTime>
			lcd_clear();
 8001988:	f7ff fd26 	bl	80013d8 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 800198c:	4b29      	ldr	r3, [pc, #164]	; (8001a34 <time_set_mode+0x2cc>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
			break;
 8001992:	e034      	b.n	80019fe <time_set_mode+0x296>
		case LEFT:
			t_position = 2;
 8001994:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <time_set_mode+0x2a4>)
 8001996:	2202      	movs	r2, #2
 8001998:	601a      	str	r2, [r3, #0]
			break;
 800199a:	e030      	b.n	80019fe <time_set_mode+0x296>
		case UP:
			stime.seconds++;
 800199c:	4b1d      	ldr	r3, [pc, #116]	; (8001a14 <time_set_mode+0x2ac>)
 800199e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	3301      	adds	r3, #1
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	b25a      	sxtb	r2, r3
 80019aa:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <time_set_mode+0x2ac>)
 80019ac:	709a      	strb	r2, [r3, #2]
			if (stime.seconds >= 60) {
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <time_set_mode+0x2ac>)
 80019b0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019b4:	2b3b      	cmp	r3, #59	; 0x3b
 80019b6:	dd1f      	ble.n	80019f8 <time_set_mode+0x290>
				stime.seconds = 0;
 80019b8:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <time_set_mode+0x2ac>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	709a      	strb	r2, [r3, #2]
			}
			break;
 80019be:	e01b      	b.n	80019f8 <time_set_mode+0x290>
		case DOWN:
			stime.seconds--;
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <time_set_mode+0x2ac>)
 80019c2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	b25a      	sxtb	r2, r3
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <time_set_mode+0x2ac>)
 80019d0:	709a      	strb	r2, [r3, #2]
			if (stime.seconds < 0) {
 80019d2:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <time_set_mode+0x2ac>)
 80019d4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	da0f      	bge.n	80019fc <time_set_mode+0x294>
				stime.seconds = 59;
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <time_set_mode+0x2ac>)
 80019de:	223b      	movs	r2, #59	; 0x3b
 80019e0:	709a      	strb	r2, [r3, #2]
			}
			break;
 80019e2:	e00b      	b.n	80019fc <time_set_mode+0x294>
			break;
 80019e4:	bf00      	nop
 80019e6:	e00a      	b.n	80019fe <time_set_mode+0x296>
			break;
 80019e8:	bf00      	nop
 80019ea:	e008      	b.n	80019fe <time_set_mode+0x296>
			break;
 80019ec:	bf00      	nop
 80019ee:	e006      	b.n	80019fe <time_set_mode+0x296>
			break;
 80019f0:	bf00      	nop
 80019f2:	e004      	b.n	80019fe <time_set_mode+0x296>
		default:
			break;
 80019f4:	bf00      	nop
 80019f6:	e002      	b.n	80019fe <time_set_mode+0x296>
			break;
 80019f8:	bf00      	nop
 80019fa:	e000      	b.n	80019fe <time_set_mode+0x296>
			break;
 80019fc:	bf00      	nop

		}
	}
	timeDisplay();
 80019fe:	f7ff fd3f 	bl	8001480 <timeDisplay>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000ae8 	.word	0x20000ae8
 8001a10:	0800b080 	.word	0x0800b080
 8001a14:	20000b38 	.word	0x20000b38
 8001a18:	20000b44 	.word	0x20000b44
 8001a1c:	0800b090 	.word	0x0800b090
 8001a20:	0800b0a0 	.word	0x0800b0a0
 8001a24:	0800b0b0 	.word	0x0800b0b0
 8001a28:	20000b80 	.word	0x20000b80
 8001a2c:	aaaaaaab 	.word	0xaaaaaaab
 8001a30:	200004d0 	.word	0x200004d0
 8001a34:	20000b30 	.word	0x20000b30

08001a38 <alarm_set_mode>:


void alarm_set_mode(void) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0

	enum CLOCK_BUTTON al_button;

	al_button = joyStick_btn_chk();
 8001a3e:	f7ff fdd9 	bl	80015f4 <joyStick_btn_chk>
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]

	if (al_position == 0) {
 8001a46:	4ba5      	ldr	r3, [pc, #660]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d12b      	bne.n	8001aa6 <alarm_set_mode+0x6e>
		printf("al_position 0 \r\n");
 8001a4e:	48a4      	ldr	r0, [pc, #656]	; (8001ce0 <alarm_set_mode+0x2a8>)
 8001a50:	f008 f970 	bl	8009d34 <puts>
		switch (al_button) {
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d002      	beq.n	8001a60 <alarm_set_mode+0x28>
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	d01f      	beq.n	8001a9e <alarm_set_mode+0x66>
			break;
		case RIGHT:
			al_position = 1;
			break;
		default:
			break;
 8001a5e:	e136      	b.n	8001cce <alarm_set_mode+0x296>
			if (atime.hours >= 12) {
 8001a60:	4ba0      	ldr	r3, [pc, #640]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001a62:	f993 3000 	ldrsb.w	r3, [r3]
 8001a66:	2b0b      	cmp	r3, #11
 8001a68:	dd0c      	ble.n	8001a84 <alarm_set_mode+0x4c>
				atime.hours -= 12;
 8001a6a:	4b9e      	ldr	r3, [pc, #632]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001a6c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	3b0c      	subs	r3, #12
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	b25a      	sxtb	r2, r3
 8001a78:	4b9a      	ldr	r3, [pc, #616]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001a7a:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001a7c:	4b9a      	ldr	r3, [pc, #616]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	70da      	strb	r2, [r3, #3]
			break;
 8001a82:	e124      	b.n	8001cce <alarm_set_mode+0x296>
				atime.hours += 12;
 8001a84:	4b97      	ldr	r3, [pc, #604]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001a86:	f993 3000 	ldrsb.w	r3, [r3]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	330c      	adds	r3, #12
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	b25a      	sxtb	r2, r3
 8001a92:	4b94      	ldr	r3, [pc, #592]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001a94:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 1;
 8001a96:	4b94      	ldr	r3, [pc, #592]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	70da      	strb	r2, [r3, #3]
			break;
 8001a9c:	e117      	b.n	8001cce <alarm_set_mode+0x296>
			al_position = 1;
 8001a9e:	4b8f      	ldr	r3, [pc, #572]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]
			break;
 8001aa4:	e113      	b.n	8001cce <alarm_set_mode+0x296>
		}
	} else if (al_position == 1) {
 8001aa6:	4b8d      	ldr	r3, [pc, #564]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d143      	bne.n	8001b36 <alarm_set_mode+0xfe>
		printf("al_position 1 \r\n");
 8001aae:	488f      	ldr	r0, [pc, #572]	; (8001cec <alarm_set_mode+0x2b4>)
 8001ab0:	f008 f940 	bl	8009d34 <puts>
		switch (al_button) {
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	f200 80fb 	bhi.w	8001cb4 <alarm_set_mode+0x27c>
 8001abe:	a201      	add	r2, pc, #4	; (adr r2, 8001ac4 <alarm_set_mode+0x8c>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001ae5 	.word	0x08001ae5
 8001ac8:	08001b11 	.word	0x08001b11
 8001acc:	08001ad5 	.word	0x08001ad5
 8001ad0:	08001add 	.word	0x08001add
		case RIGHT:
			al_position = 2;
 8001ad4:	4b81      	ldr	r3, [pc, #516]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	601a      	str	r2, [r3, #0]
			break;
 8001ada:	e0f8      	b.n	8001cce <alarm_set_mode+0x296>
		case LEFT:
			al_position = 0;
 8001adc:	4b7f      	ldr	r3, [pc, #508]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
			break;
 8001ae2:	e0f4      	b.n	8001cce <alarm_set_mode+0x296>
		case UP:
			atime.hours++;
 8001ae4:	4b7f      	ldr	r3, [pc, #508]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	3301      	adds	r3, #1
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	b25a      	sxtb	r2, r3
 8001af2:	4b7c      	ldr	r3, [pc, #496]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001af4:	701a      	strb	r2, [r3, #0]
			if (atime.hours >= 12) {
 8001af6:	4b7b      	ldr	r3, [pc, #492]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001af8:	f993 3000 	ldrsb.w	r3, [r3]
 8001afc:	2b0b      	cmp	r3, #11
 8001afe:	f340 80db 	ble.w	8001cb8 <alarm_set_mode+0x280>
				atime.hours = 0;
 8001b02:	4b78      	ldr	r3, [pc, #480]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001b08:	4b77      	ldr	r3, [pc, #476]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	70da      	strb	r2, [r3, #3]
			}
			break;
 8001b0e:	e0d3      	b.n	8001cb8 <alarm_set_mode+0x280>
		case DOWN:
			atime.hours--;
 8001b10:	4b74      	ldr	r3, [pc, #464]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b12:	f993 3000 	ldrsb.w	r3, [r3]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	b25a      	sxtb	r2, r3
 8001b1e:	4b71      	ldr	r3, [pc, #452]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b20:	701a      	strb	r2, [r3, #0]
			if (atime.hours < 0) {
 8001b22:	4b70      	ldr	r3, [pc, #448]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b24:	f993 3000 	ldrsb.w	r3, [r3]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f280 80c3 	bge.w	8001cb4 <alarm_set_mode+0x27c>
				atime.hours = 11;
 8001b2e:	4b6d      	ldr	r3, [pc, #436]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b30:	220b      	movs	r2, #11
 8001b32:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 8001b34:	e0be      	b.n	8001cb4 <alarm_set_mode+0x27c>
		}

	} else if (al_position == 2) {
 8001b36:	4b69      	ldr	r3, [pc, #420]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d13f      	bne.n	8001bbe <alarm_set_mode+0x186>
		printf("al_position 2 \r\n");
 8001b3e:	486c      	ldr	r0, [pc, #432]	; (8001cf0 <alarm_set_mode+0x2b8>)
 8001b40:	f008 f8f8 	bl	8009d34 <puts>
		switch (al_button) {
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	2b03      	cmp	r3, #3
 8001b4a:	f200 80b7 	bhi.w	8001cbc <alarm_set_mode+0x284>
 8001b4e:	a201      	add	r2, pc, #4	; (adr r2, 8001b54 <alarm_set_mode+0x11c>)
 8001b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b54:	08001b73 	.word	0x08001b73
 8001b58:	08001b99 	.word	0x08001b99
 8001b5c:	08001b65 	.word	0x08001b65
 8001b60:	08001b6d 	.word	0x08001b6d
		case RIGHT:
			al_position = 3;
 8001b64:	4b5d      	ldr	r3, [pc, #372]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001b66:	2203      	movs	r2, #3
 8001b68:	601a      	str	r2, [r3, #0]
			break;
 8001b6a:	e0b0      	b.n	8001cce <alarm_set_mode+0x296>
		case LEFT:
			al_position = 1;
 8001b6c:	4b5b      	ldr	r3, [pc, #364]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	601a      	str	r2, [r3, #0]
		case UP:
			atime.minutes++;
 8001b72:	4b5c      	ldr	r3, [pc, #368]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	b25a      	sxtb	r2, r3
 8001b80:	4b58      	ldr	r3, [pc, #352]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b82:	705a      	strb	r2, [r3, #1]
			if (atime.minutes >= 60) {
 8001b84:	4b57      	ldr	r3, [pc, #348]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b86:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b8a:	2b3b      	cmp	r3, #59	; 0x3b
 8001b8c:	f340 8098 	ble.w	8001cc0 <alarm_set_mode+0x288>
				atime.minutes = 0;
 8001b90:	4b54      	ldr	r3, [pc, #336]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	705a      	strb	r2, [r3, #1]
			}
			break;
 8001b96:	e093      	b.n	8001cc0 <alarm_set_mode+0x288>
		case DOWN:
			atime.minutes--;
 8001b98:	4b52      	ldr	r3, [pc, #328]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001b9a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	b25a      	sxtb	r2, r3
 8001ba6:	4b4f      	ldr	r3, [pc, #316]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001ba8:	705a      	strb	r2, [r3, #1]
			if (atime.minutes < 0) {
 8001baa:	4b4e      	ldr	r3, [pc, #312]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001bac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f280 8083 	bge.w	8001cbc <alarm_set_mode+0x284>
				atime.minutes = 59;
 8001bb6:	4b4b      	ldr	r3, [pc, #300]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001bb8:	223b      	movs	r2, #59	; 0x3b
 8001bba:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 8001bbc:	e07e      	b.n	8001cbc <alarm_set_mode+0x284>
		}
	} else if (al_position == 3) {
 8001bbe:	4b47      	ldr	r3, [pc, #284]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	f040 8083 	bne.w	8001cce <alarm_set_mode+0x296>
		printf("al_position 3 \r\n");
 8001bc8:	484a      	ldr	r0, [pc, #296]	; (8001cf4 <alarm_set_mode+0x2bc>)
 8001bca:	f008 f8b3 	bl	8009d34 <puts>
		switch (al_button) {
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d876      	bhi.n	8001cc4 <alarm_set_mode+0x28c>
 8001bd6:	a201      	add	r2, pc, #4	; (adr r2, 8001bdc <alarm_set_mode+0x1a4>)
 8001bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bdc:	08001c6d 	.word	0x08001c6d
 8001be0:	08001c91 	.word	0x08001c91
 8001be4:	08001bed 	.word	0x08001bed
 8001be8:	08001c65 	.word	0x08001c65
		case RIGHT:

			default_nvitem.alarm_time.hours = atime.hours;
 8001bec:	4b3d      	ldr	r3, [pc, #244]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001bee:	f993 2000 	ldrsb.w	r2, [r3]
 8001bf2:	4b41      	ldr	r3, [pc, #260]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001bf4:	70da      	strb	r2, [r3, #3]
			default_nvitem.alarm_time.minutes = atime.minutes;
 8001bf6:	4b3b      	ldr	r3, [pc, #236]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001bf8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001bfc:	4b3e      	ldr	r3, [pc, #248]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001bfe:	711a      	strb	r2, [r3, #4]
			default_nvitem.alarm_time.seconds = atime.seconds;
 8001c00:	4b38      	ldr	r3, [pc, #224]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c02:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8001c06:	4b3c      	ldr	r3, [pc, #240]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001c08:	715a      	strb	r2, [r3, #5]

			RTC_Alarm.AlarmTime.Hours = default_nvitem.alarm_time.hours;
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001c0c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b35      	ldr	r3, [pc, #212]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001c14:	701a      	strb	r2, [r3, #0]
			RTC_Alarm.AlarmTime.Minutes = default_nvitem.alarm_time.minutes;
 8001c16:	4b38      	ldr	r3, [pc, #224]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001c18:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	4b32      	ldr	r3, [pc, #200]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001c20:	705a      	strb	r2, [r3, #1]
			RTC_Alarm.AlarmTime.Seconds = default_nvitem.alarm_time.seconds;
 8001c22:	4b35      	ldr	r3, [pc, #212]	; (8001cf8 <alarm_set_mode+0x2c0>)
 8001c24:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001c2c:	709a      	strb	r2, [r3, #2]
			RTC_Alarm.AlarmTime.Hours %= 12;
 8001c2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001c30:	781a      	ldrb	r2, [r3, #0]
 8001c32:	4b32      	ldr	r3, [pc, #200]	; (8001cfc <alarm_set_mode+0x2c4>)
 8001c34:	fba3 1302 	umull	r1, r3, r3, r2
 8001c38:	08d9      	lsrs	r1, r3, #3
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	440b      	add	r3, r1
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4b28      	ldr	r3, [pc, #160]	; (8001ce8 <alarm_set_mode+0x2b0>)
 8001c48:	701a      	strb	r2, [r3, #0]

//			printf("rtc alarm time %s %d: %d: %d\r\n", ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours, RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);

			update_nvitems();
 8001c4a:	f7ff fd1b 	bl	8001684 <update_nvitems>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	492b      	ldr	r1, [pc, #172]	; (8001d00 <alarm_set_mode+0x2c8>)
 8001c52:	482c      	ldr	r0, [pc, #176]	; (8001d04 <alarm_set_mode+0x2cc>)
 8001c54:	f004 ff3c 	bl	8006ad0 <HAL_RTC_SetTime>
			lcd_clear();
 8001c58:	f7ff fbbe 	bl	80013d8 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <alarm_set_mode+0x2d0>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
			break;
 8001c62:	e034      	b.n	8001cce <alarm_set_mode+0x296>
		case LEFT:
			al_position = 2;
 8001c64:	4b1d      	ldr	r3, [pc, #116]	; (8001cdc <alarm_set_mode+0x2a4>)
 8001c66:	2202      	movs	r2, #2
 8001c68:	601a      	str	r2, [r3, #0]
			break;
 8001c6a:	e030      	b.n	8001cce <alarm_set_mode+0x296>
		case UP:
			atime.seconds++;
 8001c6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c6e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	3301      	adds	r3, #1
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	b25a      	sxtb	r2, r3
 8001c7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c7c:	709a      	strb	r2, [r3, #2]
			if (atime.seconds >= 60) {
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c80:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c84:	2b3b      	cmp	r3, #59	; 0x3b
 8001c86:	dd1f      	ble.n	8001cc8 <alarm_set_mode+0x290>
				atime.seconds = 0;
 8001c88:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001c8e:	e01b      	b.n	8001cc8 <alarm_set_mode+0x290>
		case DOWN:
			atime.seconds--;
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001c92:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	b25a      	sxtb	r2, r3
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001ca0:	709a      	strb	r2, [r3, #2]
			if (atime.seconds < 0) {
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001ca4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	da0f      	bge.n	8001ccc <alarm_set_mode+0x294>
				atime.seconds = 59;
 8001cac:	4b0d      	ldr	r3, [pc, #52]	; (8001ce4 <alarm_set_mode+0x2ac>)
 8001cae:	223b      	movs	r2, #59	; 0x3b
 8001cb0:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001cb2:	e00b      	b.n	8001ccc <alarm_set_mode+0x294>
			break;
 8001cb4:	bf00      	nop
 8001cb6:	e00a      	b.n	8001cce <alarm_set_mode+0x296>
			break;
 8001cb8:	bf00      	nop
 8001cba:	e008      	b.n	8001cce <alarm_set_mode+0x296>
			break;
 8001cbc:	bf00      	nop
 8001cbe:	e006      	b.n	8001cce <alarm_set_mode+0x296>
			break;
 8001cc0:	bf00      	nop
 8001cc2:	e004      	b.n	8001cce <alarm_set_mode+0x296>
		default:
			break;
 8001cc4:	bf00      	nop
 8001cc6:	e002      	b.n	8001cce <alarm_set_mode+0x296>
			break;
 8001cc8:	bf00      	nop
 8001cca:	e000      	b.n	8001cce <alarm_set_mode+0x296>
			break;
 8001ccc:	bf00      	nop

		}
	}
	timeDisplay();
 8001cce:	f7ff fbd7 	bl	8001480 <timeDisplay>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000aec 	.word	0x20000aec
 8001ce0:	0800b0c0 	.word	0x0800b0c0
 8001ce4:	20000b3c 	.word	0x20000b3c
 8001ce8:	20000b58 	.word	0x20000b58
 8001cec:	0800b0d0 	.word	0x0800b0d0
 8001cf0:	0800b0e0 	.word	0x0800b0e0
 8001cf4:	0800b0f0 	.word	0x0800b0f0
 8001cf8:	20000b80 	.word	0x20000b80
 8001cfc:	aaaaaaab 	.word	0xaaaaaaab
 8001d00:	20000b44 	.word	0x20000b44
 8001d04:	200004d0 	.word	0x200004d0
 8001d08:	20000b30 	.word	0x20000b30

08001d0c <music_set_mode>:

void music_set_mode() {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
	enum CLOCK_BUTTON mu_button;
	int mu_position, mu_cnt;

	mu_button = joyStick_btn_chk();
 8001d12:	f7ff fc6f 	bl	80015f4 <joyStick_btn_chk>
 8001d16:	4603      	mov	r3, r0
 8001d18:	72fb      	strb	r3, [r7, #11]
	mu_position = current_state.music_num;
 8001d1a:	4b20      	ldr	r3, [pc, #128]	; (8001d9c <music_set_mode+0x90>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	60fb      	str	r3, [r7, #12]
	mu_cnt = sizeof(alarmMusic) / sizeof(alarmMusic[0]);
 8001d20:	2304      	movs	r3, #4
 8001d22:	607b      	str	r3, [r7, #4]

	switch (mu_button) {
 8001d24:	7afb      	ldrb	r3, [r7, #11]
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d01a      	beq.n	8001d60 <music_set_mode+0x54>
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	dc23      	bgt.n	8001d76 <music_set_mode+0x6a>
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d002      	beq.n	8001d38 <music_set_mode+0x2c>
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d00a      	beq.n	8001d4c <music_set_mode+0x40>
		update_nvitems();
		lcd_clear();

		current_state.mode = NORMAL_STATE;
	default:
		break;
 8001d36:	e01e      	b.n	8001d76 <music_set_mode+0x6a>
		mu_position++;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
		if (mu_position == mu_cnt) {
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d119      	bne.n	8001d7a <music_set_mode+0x6e>
			mu_position = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
		break;
 8001d4a:	e016      	b.n	8001d7a <music_set_mode+0x6e>
		mu_position--;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
		if (mu_position < 0) {
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	da12      	bge.n	8001d7e <music_set_mode+0x72>
			mu_position = mu_cnt - 1;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
		break;
 8001d5e:	e00e      	b.n	8001d7e <music_set_mode+0x72>
		default_nvitem.alarm_music_num = mu_position;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	b25a      	sxtb	r2, r3
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <music_set_mode+0x94>)
 8001d66:	719a      	strb	r2, [r3, #6]
		update_nvitems();
 8001d68:	f7ff fc8c 	bl	8001684 <update_nvitems>
		lcd_clear();
 8001d6c:	f7ff fb34 	bl	80013d8 <lcd_clear>
		current_state.mode = NORMAL_STATE;
 8001d70:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <music_set_mode+0x90>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
		break;
 8001d76:	bf00      	nop
 8001d78:	e002      	b.n	8001d80 <music_set_mode+0x74>
		break;
 8001d7a:	bf00      	nop
 8001d7c:	e000      	b.n	8001d80 <music_set_mode+0x74>
		break;
 8001d7e:	bf00      	nop
	}

	current_state.music_num = mu_position;
 8001d80:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <music_set_mode+0x90>)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6053      	str	r3, [r2, #4]

	musicDisplay(mu_position);
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 f8e0 	bl	8001f4c <musicDisplay>
	musicPlay(mu_position);
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f000 f90d 	bl	8001fac <musicPlay>

//	printf("%d. %s\r\n", mu_position, alarmMusic[mu_position].musicTitle);

}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000b30 	.word	0x20000b30
 8001da0:	20000b80 	.word	0x20000b80

08001da4 <schoolBellPlay>:

	HAL_TIM_Base_Start_IT(&htim2);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}

void schoolBellPlay() {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0

		if (start == 1) {
 8001daa:	4b2d      	ldr	r3, [pc, #180]	; (8001e60 <schoolBellPlay+0xbc>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d14b      	bne.n	8001e4a <schoolBellPlay+0xa6>
		uint16_t melody = (uint16_t) (1000000 / schoolBell[seq].freq);
 8001db2:	4b2c      	ldr	r3, [pc, #176]	; (8001e64 <schoolBellPlay+0xc0>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	461a      	mov	r2, r3
 8001db8:	4b2b      	ldr	r3, [pc, #172]	; (8001e68 <schoolBellPlay+0xc4>)
 8001dba:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b2a      	ldr	r3, [pc, #168]	; (8001e6c <schoolBellPlay+0xc8>)
 8001dc2:	fb93 f3f2 	sdiv	r3, r3, r2
 8001dc6:	80fb      	strh	r3, [r7, #6]

		if (stop == 1) {
 8001dc8:	4b29      	ldr	r3, [pc, #164]	; (8001e70 <schoolBellPlay+0xcc>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d10c      	bne.n	8001dea <schoolBellPlay+0x46>
			TIM2->ARR = 2000;
 8001dd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dd4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001dd8:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001dda:	2108      	movs	r1, #8
 8001ddc:	4825      	ldr	r0, [pc, #148]	; (8001e74 <schoolBellPlay+0xd0>)
 8001dde:	f005 fca1 	bl	8007724 <HAL_TIM_PWM_Stop>
			stop = 0;
 8001de2:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <schoolBellPlay+0xcc>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
		start = 0;
		seq = 0;
	}


}
 8001de8:	e035      	b.n	8001e56 <schoolBellPlay+0xb2>
			if (seq == SCHOOL_MEL_NUM) {
 8001dea:	4b1e      	ldr	r3, [pc, #120]	; (8001e64 <schoolBellPlay+0xc0>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b18      	cmp	r3, #24
 8001df0:	d107      	bne.n	8001e02 <schoolBellPlay+0x5e>
				HAL_TIM_Base_Stop_IT(&htim2);
 8001df2:	4821      	ldr	r0, [pc, #132]	; (8001e78 <schoolBellPlay+0xd4>)
 8001df4:	f005 fb46 	bl	8007484 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001df8:	2108      	movs	r1, #8
 8001dfa:	481e      	ldr	r0, [pc, #120]	; (8001e74 <schoolBellPlay+0xd0>)
 8001dfc:	f005 fc92 	bl	8007724 <HAL_TIM_PWM_Stop>
}
 8001e00:	e029      	b.n	8001e56 <schoolBellPlay+0xb2>
				TIM3->ARR = melody;
 8001e02:	4a1e      	ldr	r2, [pc, #120]	; (8001e7c <schoolBellPlay+0xd8>)
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	62d3      	str	r3, [r2, #44]	; 0x2c
				TIM3->CCR3 = melody / 2;
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	085b      	lsrs	r3, r3, #1
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <schoolBellPlay+0xd8>)
 8001e10:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM2->ARR = schoolBell[seq].delay * 2000;
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <schoolBellPlay+0xc0>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	4a14      	ldr	r2, [pc, #80]	; (8001e68 <schoolBellPlay+0xc4>)
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	885b      	ldrh	r3, [r3, #2]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001e24:	fb03 f202 	mul.w	r2, r3, r2
 8001e28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e2c:	62da      	str	r2, [r3, #44]	; 0x2c
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001e2e:	2108      	movs	r1, #8
 8001e30:	4810      	ldr	r0, [pc, #64]	; (8001e74 <schoolBellPlay+0xd0>)
 8001e32:	f005 fbaf 	bl	8007594 <HAL_TIM_PWM_Start>
				stop = 1;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <schoolBellPlay+0xcc>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	701a      	strb	r2, [r3, #0]
				seq++;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <schoolBellPlay+0xc0>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	3301      	adds	r3, #1
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <schoolBellPlay+0xc0>)
 8001e46:	701a      	strb	r2, [r3, #0]
}
 8001e48:	e005      	b.n	8001e56 <schoolBellPlay+0xb2>
		start = 0;
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <schoolBellPlay+0xbc>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
		seq = 0;
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <schoolBellPlay+0xc0>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200001a8 	.word	0x200001a8
 8001e64:	200001a9 	.word	0x200001a9
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	000f4240 	.word	0x000f4240
 8001e70:	200001aa 	.word	0x200001aa
 8001e74:	20000538 	.word	0x20000538
 8001e78:	200004f0 	.word	0x200004f0
 8001e7c:	40000400 	.word	0x40000400

08001e80 <nabiPlay>:

void nabiPlay() {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0

	if(start = 1) {
 8001e86:	4b29      	ldr	r3, [pc, #164]	; (8001f2c <nabiPlay+0xac>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	701a      	strb	r2, [r3, #0]
		uint16_t melody = (uint16_t) (1000000 / nabi[seq].freq);
 8001e8c:	4b28      	ldr	r3, [pc, #160]	; (8001f30 <nabiPlay+0xb0>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b28      	ldr	r3, [pc, #160]	; (8001f34 <nabiPlay+0xb4>)
 8001e94:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <nabiPlay+0xb8>)
 8001e9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ea0:	80fb      	strh	r3, [r7, #6]

		if (stop == 1) {
 8001ea2:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <nabiPlay+0xbc>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d10c      	bne.n	8001ec4 <nabiPlay+0x44>
			TIM2->ARR = 2000;
 8001eaa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001eae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001eb2:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001eb4:	2108      	movs	r1, #8
 8001eb6:	4822      	ldr	r0, [pc, #136]	; (8001f40 <nabiPlay+0xc0>)
 8001eb8:	f005 fc34 	bl	8007724 <HAL_TIM_PWM_Stop>
			stop = 0;
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <nabiPlay+0xbc>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
	} else {
		start = 0;
		seq = 0;
	}

}
 8001ec2:	e02e      	b.n	8001f22 <nabiPlay+0xa2>
			if (seq == NABI_MEL_NUM) {
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <nabiPlay+0xb0>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b1a      	cmp	r3, #26
 8001eca:	d107      	bne.n	8001edc <nabiPlay+0x5c>
				HAL_TIM_Base_Stop_IT(&htim2);
 8001ecc:	481d      	ldr	r0, [pc, #116]	; (8001f44 <nabiPlay+0xc4>)
 8001ece:	f005 fad9 	bl	8007484 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	481a      	ldr	r0, [pc, #104]	; (8001f40 <nabiPlay+0xc0>)
 8001ed6:	f005 fc25 	bl	8007724 <HAL_TIM_PWM_Stop>
}
 8001eda:	e022      	b.n	8001f22 <nabiPlay+0xa2>
				TIM3->ARR = melody;
 8001edc:	4a1a      	ldr	r2, [pc, #104]	; (8001f48 <nabiPlay+0xc8>)
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	62d3      	str	r3, [r2, #44]	; 0x2c
				TIM3->CCR3 = melody / 2;
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	085b      	lsrs	r3, r3, #1
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <nabiPlay+0xc8>)
 8001eea:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM2->ARR = nabi[seq].delay * 2000;
 8001eec:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <nabiPlay+0xb0>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	4a10      	ldr	r2, [pc, #64]	; (8001f34 <nabiPlay+0xb4>)
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	885b      	ldrh	r3, [r3, #2]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001efe:	fb03 f202 	mul.w	r2, r3, r2
 8001f02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f06:	62da      	str	r2, [r3, #44]	; 0x2c
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001f08:	2108      	movs	r1, #8
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <nabiPlay+0xc0>)
 8001f0c:	f005 fb42 	bl	8007594 <HAL_TIM_PWM_Start>
				stop = 1;
 8001f10:	4b0a      	ldr	r3, [pc, #40]	; (8001f3c <nabiPlay+0xbc>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
				seq++;
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <nabiPlay+0xb0>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <nabiPlay+0xb0>)
 8001f20:	701a      	strb	r2, [r3, #0]
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	200001a8 	.word	0x200001a8
 8001f30:	200001a9 	.word	0x200001a9
 8001f34:	20000060 	.word	0x20000060
 8001f38:	000f4240 	.word	0x000f4240
 8001f3c:	200001aa 	.word	0x200001aa
 8001f40:	20000538 	.word	0x20000538
 8001f44:	200004f0 	.word	0x200004f0
 8001f48:	40000400 	.word	0x40000400

08001f4c <musicDisplay>:

void musicDisplay(int musicNumber) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	; 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
	char music_str[30];

	sprintf(music_str, "%d. %s", musicNumber,
			alarmMusic[musicNumber].musicTitle);
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00da      	lsls	r2, r3, #3
 8001f5e:	1ad2      	subs	r2, r2, r3
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <musicDisplay+0x54>)
 8001f62:	4413      	add	r3, r2
 8001f64:	3301      	adds	r3, #1
	sprintf(music_str, "%d. %s", musicNumber,
 8001f66:	f107 0008 	add.w	r0, r7, #8
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	490d      	ldr	r1, [pc, #52]	; (8001fa4 <musicDisplay+0x58>)
 8001f6e:	f007 ff1d 	bl	8009dac <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001f72:	2180      	movs	r1, #128	; 0x80
 8001f74:	204e      	movs	r0, #78	; 0x4e
 8001f76:	f7fe fbd3 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Music Setting");
 8001f7a:	490b      	ldr	r1, [pc, #44]	; (8001fa8 <musicDisplay+0x5c>)
 8001f7c:	204e      	movs	r0, #78	; 0x4e
 8001f7e:	f7fe fc10 	bl	80007a2 <LCD_SendString>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001f82:	21c0      	movs	r1, #192	; 0xc0
 8001f84:	204e      	movs	r0, #78	; 0x4e
 8001f86:	f7fe fbcb 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, music_str);
 8001f8a:	f107 0308 	add.w	r3, r7, #8
 8001f8e:	4619      	mov	r1, r3
 8001f90:	204e      	movs	r0, #78	; 0x4e
 8001f92:	f7fe fc06 	bl	80007a2 <LCD_SendString>
}
 8001f96:	bf00      	nop
 8001f98:	3728      	adds	r7, #40	; 0x28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200000d0 	.word	0x200000d0
 8001fa4:	0800b100 	.word	0x0800b100
 8001fa8:	0800b108 	.word	0x0800b108

08001fac <musicPlay>:

void musicPlay(int musicNumber) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
//	{
//		seq = 0;
//		music_lastSelect = musicNumber;
//
//	}
	switch(musicNumber) {
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b04      	cmp	r3, #4
 8001fb8:	d828      	bhi.n	800200c <musicPlay+0x60>
 8001fba:	a201      	add	r2, pc, #4	; (adr r2, 8001fc0 <musicPlay+0x14>)
 8001fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc0:	08001fd5 	.word	0x08001fd5
 8001fc4:	08001ff1 	.word	0x08001ff1
 8001fc8:	0800200d 	.word	0x0800200d
 8001fcc:	0800200d 	.word	0x0800200d
 8001fd0:	0800200d 	.word	0x0800200d
	case 0:
//		musicList = MUSIC_NUM_0;
		start = 1;
 8001fd4:	4b15      	ldr	r3, [pc, #84]	; (800202c <musicPlay+0x80>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
		schoolBellPlay();
 8001fda:	f7ff fee3 	bl	8001da4 <schoolBellPlay>
		if(current_state.music_num != musicNumber) {
 8001fde:	4b14      	ldr	r3, [pc, #80]	; (8002030 <musicPlay+0x84>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d013      	beq.n	8002010 <musicPlay+0x64>
			seq = 0;
 8001fe8:	4b12      	ldr	r3, [pc, #72]	; (8002034 <musicPlay+0x88>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001fee:	e00f      	b.n	8002010 <musicPlay+0x64>
	case 1:
//		musicList = MUSIC_NUM_1;
		start = 1;
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	; (800202c <musicPlay+0x80>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	701a      	strb	r2, [r3, #0]
		nabiPlay();
 8001ff6:	f7ff ff43 	bl	8001e80 <nabiPlay>
		if(current_state.music_num != musicNumber) {
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <musicPlay+0x84>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	429a      	cmp	r2, r3
 8002002:	d007      	beq.n	8002014 <musicPlay+0x68>
			seq = 0;
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <musicPlay+0x88>)
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]
		}
		break;
 800200a:	e003      	b.n	8002014 <musicPlay+0x68>
	case 4:
//		musicList = MUSIC_NUM_4;
		break;
	default:
//		printf("**********************************");
		break;
 800200c:	bf00      	nop
 800200e:	e002      	b.n	8002016 <musicPlay+0x6a>
		break;
 8002010:	bf00      	nop
 8002012:	e000      	b.n	8002016 <musicPlay+0x6a>
		break;
 8002014:	bf00      	nop

//	if(musicNumber == music_lastSelect)
//	{
//		seq++;
//	}
	printf("\r\n seq >>>>%d\r\n", seq);
 8002016:	4b07      	ldr	r3, [pc, #28]	; (8002034 <musicPlay+0x88>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	4619      	mov	r1, r3
 800201c:	4806      	ldr	r0, [pc, #24]	; (8002038 <musicPlay+0x8c>)
 800201e:	f007 fe23 	bl	8009c68 <iprintf>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200001a8 	.word	0x200001a8
 8002030:	20000b30 	.word	0x20000b30
 8002034:	200001a9 	.word	0x200001a9
 8002038:	0800b118 	.word	0x0800b118

0800203c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002040:	b672      	cpsid	i
}
 8002042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002044:	e7fe      	b.n	8002044 <Error_Handler+0x8>
	...

08002048 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	607b      	str	r3, [r7, #4]
 8002052:	4b10      	ldr	r3, [pc, #64]	; (8002094 <HAL_MspInit+0x4c>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	4a0f      	ldr	r2, [pc, #60]	; (8002094 <HAL_MspInit+0x4c>)
 8002058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800205c:	6453      	str	r3, [r2, #68]	; 0x44
 800205e:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <HAL_MspInit+0x4c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002066:	607b      	str	r3, [r7, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	603b      	str	r3, [r7, #0]
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_MspInit+0x4c>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	4a08      	ldr	r2, [pc, #32]	; (8002094 <HAL_MspInit+0x4c>)
 8002074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_MspInit+0x4c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002082:	603b      	str	r3, [r7, #0]
 8002084:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40023800 	.word	0x40023800

08002098 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	; 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a3c      	ldr	r2, [pc, #240]	; (80021a8 <HAL_ADC_MspInit+0x110>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d171      	bne.n	800219e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	613b      	str	r3, [r7, #16]
 80020be:	4b3b      	ldr	r3, [pc, #236]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c2:	4a3a      	ldr	r2, [pc, #232]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c8:	6453      	str	r3, [r2, #68]	; 0x44
 80020ca:	4b38      	ldr	r3, [pc, #224]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b34      	ldr	r3, [pc, #208]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	4a33      	ldr	r2, [pc, #204]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	6313      	str	r3, [r2, #48]	; 0x30
 80020e6:	4b31      	ldr	r3, [pc, #196]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	f003 0304 	and.w	r3, r3, #4
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	60bb      	str	r3, [r7, #8]
 80020f6:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fa:	4a2c      	ldr	r2, [pc, #176]	; (80021ac <HAL_ADC_MspInit+0x114>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6313      	str	r3, [r2, #48]	; 0x30
 8002102:	4b2a      	ldr	r3, [pc, #168]	; (80021ac <HAL_ADC_MspInit+0x114>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	60bb      	str	r3, [r7, #8]
 800210c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800210e:	2309      	movs	r3, #9
 8002110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002112:	2303      	movs	r3, #3
 8002114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800211a:	f107 0314 	add.w	r3, r7, #20
 800211e:	4619      	mov	r1, r3
 8002120:	4823      	ldr	r0, [pc, #140]	; (80021b0 <HAL_ADC_MspInit+0x118>)
 8002122:	f002 fce5 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002126:	2308      	movs	r3, #8
 8002128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800212a:	2303      	movs	r3, #3
 800212c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f107 0314 	add.w	r3, r7, #20
 8002136:	4619      	mov	r1, r3
 8002138:	481e      	ldr	r0, [pc, #120]	; (80021b4 <HAL_ADC_MspInit+0x11c>)
 800213a:	f002 fcd9 	bl	8004af0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800213e:	4b1e      	ldr	r3, [pc, #120]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002140:	4a1e      	ldr	r2, [pc, #120]	; (80021bc <HAL_ADC_MspInit+0x124>)
 8002142:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002144:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002146:	2200      	movs	r2, #0
 8002148:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800214a:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002150:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002152:	2200      	movs	r2, #0
 8002154:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002156:	4b18      	ldr	r3, [pc, #96]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002158:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800215c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002160:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002164:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002166:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002168:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800216c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800216e:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002170:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002174:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002178:	2200      	movs	r2, #0
 800217a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800217c:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 800217e:	2200      	movs	r2, #0
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002182:	480d      	ldr	r0, [pc, #52]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002184:	f001 fa84 	bl	8003690 <HAL_DMA_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800218e:	f7ff ff55 	bl	800203c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a08      	ldr	r2, [pc, #32]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 8002196:	639a      	str	r2, [r3, #56]	; 0x38
 8002198:	4a07      	ldr	r2, [pc, #28]	; (80021b8 <HAL_ADC_MspInit+0x120>)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800219e:	bf00      	nop
 80021a0:	3728      	adds	r7, #40	; 0x28
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40012000 	.word	0x40012000
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40020800 	.word	0x40020800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	2000036c 	.word	0x2000036c
 80021bc:	40026410 	.word	0x40026410

080021c0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08e      	sub	sp, #56	; 0x38
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a55      	ldr	r2, [pc, #340]	; (8002334 <HAL_ETH_MspInit+0x174>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	f040 80a4 	bne.w	800232c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80021e4:	2300      	movs	r3, #0
 80021e6:	623b      	str	r3, [r7, #32]
 80021e8:	4b53      	ldr	r3, [pc, #332]	; (8002338 <HAL_ETH_MspInit+0x178>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	4a52      	ldr	r2, [pc, #328]	; (8002338 <HAL_ETH_MspInit+0x178>)
 80021ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021f2:	6313      	str	r3, [r2, #48]	; 0x30
 80021f4:	4b50      	ldr	r3, [pc, #320]	; (8002338 <HAL_ETH_MspInit+0x178>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fc:	623b      	str	r3, [r7, #32]
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
 8002204:	4b4c      	ldr	r3, [pc, #304]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	4a4b      	ldr	r2, [pc, #300]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800220a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800220e:	6313      	str	r3, [r2, #48]	; 0x30
 8002210:	4b49      	ldr	r3, [pc, #292]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	2300      	movs	r3, #0
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	4b45      	ldr	r3, [pc, #276]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a44      	ldr	r2, [pc, #272]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002226:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b42      	ldr	r3, [pc, #264]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002234:	61bb      	str	r3, [r7, #24]
 8002236:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	4b3e      	ldr	r3, [pc, #248]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	4a3d      	ldr	r2, [pc, #244]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	6313      	str	r3, [r2, #48]	; 0x30
 8002248:	4b3b      	ldr	r3, [pc, #236]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	4b37      	ldr	r3, [pc, #220]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	4a36      	ldr	r2, [pc, #216]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6313      	str	r3, [r2, #48]	; 0x30
 8002264:	4b34      	ldr	r3, [pc, #208]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	4b30      	ldr	r3, [pc, #192]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	4a2f      	ldr	r2, [pc, #188]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800227a:	f043 0302 	orr.w	r3, r3, #2
 800227e:	6313      	str	r3, [r2, #48]	; 0x30
 8002280:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800228c:	2300      	movs	r3, #0
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	4b29      	ldr	r3, [pc, #164]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	4a28      	ldr	r2, [pc, #160]	; (8002338 <HAL_ETH_MspInit+0x178>)
 8002296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800229a:	6313      	str	r3, [r2, #48]	; 0x30
 800229c:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_ETH_MspInit+0x178>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80022a8:	2332      	movs	r3, #50	; 0x32
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	2302      	movs	r3, #2
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b4:	2303      	movs	r3, #3
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022b8:	230b      	movs	r3, #11
 80022ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c0:	4619      	mov	r1, r3
 80022c2:	481e      	ldr	r0, [pc, #120]	; (800233c <HAL_ETH_MspInit+0x17c>)
 80022c4:	f002 fc14 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022c8:	2386      	movs	r3, #134	; 0x86
 80022ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022d8:	230b      	movs	r3, #11
 80022da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e0:	4619      	mov	r1, r3
 80022e2:	4817      	ldr	r0, [pc, #92]	; (8002340 <HAL_ETH_MspInit+0x180>)
 80022e4:	f002 fc04 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80022e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f6:	2303      	movs	r3, #3
 80022f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022fa:	230b      	movs	r3, #11
 80022fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002302:	4619      	mov	r1, r3
 8002304:	480f      	ldr	r0, [pc, #60]	; (8002344 <HAL_ETH_MspInit+0x184>)
 8002306:	f002 fbf3 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800230a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002310:	2302      	movs	r3, #2
 8002312:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002318:	2303      	movs	r3, #3
 800231a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800231c:	230b      	movs	r3, #11
 800231e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002320:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002324:	4619      	mov	r1, r3
 8002326:	4808      	ldr	r0, [pc, #32]	; (8002348 <HAL_ETH_MspInit+0x188>)
 8002328:	f002 fbe2 	bl	8004af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800232c:	bf00      	nop
 800232e:	3738      	adds	r7, #56	; 0x38
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40028000 	.word	0x40028000
 8002338:	40023800 	.word	0x40023800
 800233c:	40020800 	.word	0x40020800
 8002340:	40020000 	.word	0x40020000
 8002344:	40020400 	.word	0x40020400
 8002348:	40021800 	.word	0x40021800

0800234c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	; 0x28
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002354:	f107 0314 	add.w	r3, r7, #20
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a19      	ldr	r2, [pc, #100]	; (80023d0 <HAL_I2C_MspInit+0x84>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d12c      	bne.n	80023c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	4b18      	ldr	r3, [pc, #96]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a17      	ldr	r2, [pc, #92]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 8002378:	f043 0302 	orr.w	r3, r3, #2
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b15      	ldr	r3, [pc, #84]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800238a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800238e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002390:	2312      	movs	r3, #18
 8002392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002398:	2303      	movs	r3, #3
 800239a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800239c:	2304      	movs	r3, #4
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	480c      	ldr	r0, [pc, #48]	; (80023d8 <HAL_I2C_MspInit+0x8c>)
 80023a8:	f002 fba2 	bl	8004af0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	4a07      	ldr	r2, [pc, #28]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 80023b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023ba:	6413      	str	r3, [r2, #64]	; 0x40
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_I2C_MspInit+0x88>)
 80023be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023c8:	bf00      	nop
 80023ca:	3728      	adds	r7, #40	; 0x28
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40005400 	.word	0x40005400
 80023d4:	40023800 	.word	0x40023800
 80023d8:	40020400 	.word	0x40020400

080023dc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08e      	sub	sp, #56	; 0x38
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023e4:	f107 0308 	add.w	r3, r7, #8
 80023e8:	2230      	movs	r2, #48	; 0x30
 80023ea:	2100      	movs	r1, #0
 80023ec:	4618      	mov	r0, r3
 80023ee:	f007 fdd5 	bl	8009f9c <memset>
  if(hrtc->Instance==RTC)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a0c      	ldr	r2, [pc, #48]	; (8002428 <HAL_RTC_MspInit+0x4c>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d111      	bne.n	8002420 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023fc:	2320      	movs	r3, #32
 80023fe:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002400:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002404:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002406:	f107 0308 	add.w	r3, r7, #8
 800240a:	4618      	mov	r0, r3
 800240c:	f004 f92a 	bl	8006664 <HAL_RCCEx_PeriphCLKConfig>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002416:	f7ff fe11 	bl	800203c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800241a:	4b04      	ldr	r3, [pc, #16]	; (800242c <HAL_RTC_MspInit+0x50>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002420:	bf00      	nop
 8002422:	3738      	adds	r7, #56	; 0x38
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40002800 	.word	0x40002800
 800242c:	42470e3c 	.word	0x42470e3c

08002430 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002440:	d10e      	bne.n	8002460 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	4b13      	ldr	r3, [pc, #76]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	4a12      	ldr	r2, [pc, #72]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	6413      	str	r3, [r2, #64]	; 0x40
 8002452:	4b10      	ldr	r3, [pc, #64]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800245e:	e012      	b.n	8002486 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a0c      	ldr	r2, [pc, #48]	; (8002498 <HAL_TIM_Base_MspInit+0x68>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d10d      	bne.n	8002486 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 8002474:	f043 0302 	orr.w	r3, r3, #2
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_TIM_Base_MspInit+0x64>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	60bb      	str	r3, [r7, #8]
 8002484:	68bb      	ldr	r3, [r7, #8]
}
 8002486:	bf00      	nop
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40023800 	.word	0x40023800
 8002498:	40000400 	.word	0x40000400

0800249c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 030c 	add.w	r3, r7, #12
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a12      	ldr	r2, [pc, #72]	; (8002504 <HAL_TIM_MspPostInit+0x68>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d11d      	bne.n	80024fa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <HAL_TIM_MspPostInit+0x6c>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	4a10      	ldr	r2, [pc, #64]	; (8002508 <HAL_TIM_MspPostInit+0x6c>)
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	6313      	str	r3, [r2, #48]	; 0x30
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <HAL_TIM_MspPostInit+0x6c>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024da:	2301      	movs	r3, #1
 80024dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 030c 	add.w	r3, r7, #12
 80024f2:	4619      	mov	r1, r3
 80024f4:	4805      	ldr	r0, [pc, #20]	; (800250c <HAL_TIM_MspPostInit+0x70>)
 80024f6:	f002 fafb 	bl	8004af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024fa:	bf00      	nop
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40000400 	.word	0x40000400
 8002508:	40023800 	.word	0x40023800
 800250c:	40020400 	.word	0x40020400

08002510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a19      	ldr	r2, [pc, #100]	; (8002594 <HAL_UART_MspInit+0x84>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d12c      	bne.n	800258c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	4b18      	ldr	r3, [pc, #96]	; (8002598 <HAL_UART_MspInit+0x88>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	4a17      	ldr	r2, [pc, #92]	; (8002598 <HAL_UART_MspInit+0x88>)
 800253c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002540:	6413      	str	r3, [r2, #64]	; 0x40
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <HAL_UART_MspInit+0x88>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800254a:	613b      	str	r3, [r7, #16]
 800254c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	4b11      	ldr	r3, [pc, #68]	; (8002598 <HAL_UART_MspInit+0x88>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	4a10      	ldr	r2, [pc, #64]	; (8002598 <HAL_UART_MspInit+0x88>)
 8002558:	f043 0308 	orr.w	r3, r3, #8
 800255c:	6313      	str	r3, [r2, #48]	; 0x30
 800255e:	4b0e      	ldr	r3, [pc, #56]	; (8002598 <HAL_UART_MspInit+0x88>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800256a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800256e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800257c:	2307      	movs	r3, #7
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002580:	f107 0314 	add.w	r3, r7, #20
 8002584:	4619      	mov	r1, r3
 8002586:	4805      	ldr	r0, [pc, #20]	; (800259c <HAL_UART_MspInit+0x8c>)
 8002588:	f002 fab2 	bl	8004af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800258c:	bf00      	nop
 800258e:	3728      	adds	r7, #40	; 0x28
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40004800 	.word	0x40004800
 8002598:	40023800 	.word	0x40023800
 800259c:	40020c00 	.word	0x40020c00

080025a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b08a      	sub	sp, #40	; 0x28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 0314 	add.w	r3, r7, #20
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025c0:	d13f      	bne.n	8002642 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
 80025c6:	4b21      	ldr	r3, [pc, #132]	; (800264c <HAL_PCD_MspInit+0xac>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	4a20      	ldr	r2, [pc, #128]	; (800264c <HAL_PCD_MspInit+0xac>)
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	6313      	str	r3, [r2, #48]	; 0x30
 80025d2:	4b1e      	ldr	r3, [pc, #120]	; (800264c <HAL_PCD_MspInit+0xac>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	613b      	str	r3, [r7, #16]
 80025dc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025de:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80025e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025f0:	230a      	movs	r3, #10
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	4619      	mov	r1, r3
 80025fa:	4815      	ldr	r0, [pc, #84]	; (8002650 <HAL_PCD_MspInit+0xb0>)
 80025fc:	f002 fa78 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002600:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	480e      	ldr	r0, [pc, #56]	; (8002650 <HAL_PCD_MspInit+0xb0>)
 8002616:	f002 fa6b 	bl	8004af0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800261a:	4b0c      	ldr	r3, [pc, #48]	; (800264c <HAL_PCD_MspInit+0xac>)
 800261c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261e:	4a0b      	ldr	r2, [pc, #44]	; (800264c <HAL_PCD_MspInit+0xac>)
 8002620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002624:	6353      	str	r3, [r2, #52]	; 0x34
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <HAL_PCD_MspInit+0xac>)
 800262c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262e:	4a07      	ldr	r2, [pc, #28]	; (800264c <HAL_PCD_MspInit+0xac>)
 8002630:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002634:	6453      	str	r3, [r2, #68]	; 0x44
 8002636:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_PCD_MspInit+0xac>)
 8002638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002642:	bf00      	nop
 8002644:	3728      	adds	r7, #40	; 0x28
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800
 8002650:	40020000 	.word	0x40020000

08002654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002658:	e7fe      	b.n	8002658 <NMI_Handler+0x4>

0800265a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800265e:	e7fe      	b.n	800265e <HardFault_Handler+0x4>

08002660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002664:	e7fe      	b.n	8002664 <MemManage_Handler+0x4>

08002666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800266a:	e7fe      	b.n	800266a <BusFault_Handler+0x4>

0800266c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002670:	e7fe      	b.n	8002670 <UsageFault_Handler+0x4>

08002672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800268e:	b480      	push	{r7}
 8002690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026a0:	f000 f95a 	bl	8002958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Joy_btn_Pin);
 80026ac:	2008      	movs	r0, #8
 80026ae:	f002 fc17 	bl	8004ee0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <ADC_IRQHandler+0x10>)
 80026be:	f000 f9d2 	bl	8002a66 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000324 	.word	0x20000324

080026cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <TIM2_IRQHandler+0x10>)
 80026d2:	f005 f897 	bl	8007804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	200004f0 	.word	0x200004f0

080026e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <USART3_IRQHandler+0x10>)
 80026e6:	f005 ffc7 	bl	8008678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000580 	.word	0x20000580

080026f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80026f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80026fc:	f002 fbf0 	bl	8004ee0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}

08002704 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002708:	4802      	ldr	r0, [pc, #8]	; (8002714 <RTC_Alarm_IRQHandler+0x10>)
 800270a:	f004 fcef 	bl	80070ec <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200004d0 	.word	0x200004d0

08002718 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800271c:	4802      	ldr	r0, [pc, #8]	; (8002728 <DMA2_Stream0_IRQHandler+0x10>)
 800271e:	f001 f94f 	bl	80039c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000036c 	.word	0x2000036c

0800272c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	e00a      	b.n	8002754 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800273e:	f3af 8000 	nop.w
 8002742:	4601      	mov	r1, r0
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	60ba      	str	r2, [r7, #8]
 800274a:	b2ca      	uxtb	r2, r1
 800274c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	3301      	adds	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	429a      	cmp	r2, r3
 800275a:	dbf0      	blt.n	800273e <_read+0x12>
  }

  return len;
 800275c:	687b      	ldr	r3, [r7, #4]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800276e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800278e:	605a      	str	r2, [r3, #4]
  return 0;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <_isatty>:

int _isatty(int file)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027d8:	4a14      	ldr	r2, [pc, #80]	; (800282c <_sbrk+0x5c>)
 80027da:	4b15      	ldr	r3, [pc, #84]	; (8002830 <_sbrk+0x60>)
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e4:	4b13      	ldr	r3, [pc, #76]	; (8002834 <_sbrk+0x64>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d102      	bne.n	80027f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027ec:	4b11      	ldr	r3, [pc, #68]	; (8002834 <_sbrk+0x64>)
 80027ee:	4a12      	ldr	r2, [pc, #72]	; (8002838 <_sbrk+0x68>)
 80027f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f2:	4b10      	ldr	r3, [pc, #64]	; (8002834 <_sbrk+0x64>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d207      	bcs.n	8002810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002800:	f007 fc1a 	bl	800a038 <__errno>
 8002804:	4603      	mov	r3, r0
 8002806:	220c      	movs	r2, #12
 8002808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	e009      	b.n	8002824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002810:	4b08      	ldr	r3, [pc, #32]	; (8002834 <_sbrk+0x64>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002816:	4b07      	ldr	r3, [pc, #28]	; (8002834 <_sbrk+0x64>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	4a05      	ldr	r2, [pc, #20]	; (8002834 <_sbrk+0x64>)
 8002820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20030000 	.word	0x20030000
 8002830:	00000400 	.word	0x00000400
 8002834:	20000b90 	.word	0x20000b90
 8002838:	20000d08 	.word	0x20000d08

0800283c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <SystemInit+0x20>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002846:	4a05      	ldr	r2, [pc, #20]	; (800285c <SystemInit+0x20>)
 8002848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800284c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002860:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002898 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002864:	480d      	ldr	r0, [pc, #52]	; (800289c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002866:	490e      	ldr	r1, [pc, #56]	; (80028a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002868:	4a0e      	ldr	r2, [pc, #56]	; (80028a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800286c:	e002      	b.n	8002874 <LoopCopyDataInit>

0800286e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002870:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002872:	3304      	adds	r3, #4

08002874 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002874:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002876:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002878:	d3f9      	bcc.n	800286e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800287a:	4a0b      	ldr	r2, [pc, #44]	; (80028a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800287c:	4c0b      	ldr	r4, [pc, #44]	; (80028ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800287e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002880:	e001      	b.n	8002886 <LoopFillZerobss>

08002882 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002882:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002884:	3204      	adds	r2, #4

08002886 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002886:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002888:	d3fb      	bcc.n	8002882 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800288a:	f7ff ffd7 	bl	800283c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800288e:	f007 fbd9 	bl	800a044 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002892:	f7fd ffa9 	bl	80007e8 <main>
  bx  lr    
 8002896:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002898:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800289c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028a0:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 80028a4:	0800b18c 	.word	0x0800b18c
  ldr r2, =_sbss
 80028a8:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 80028ac:	20000d04 	.word	0x20000d04

080028b0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028b0:	e7fe      	b.n	80028b0 <CAN1_RX0_IRQHandler>
	...

080028b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028b8:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <HAL_Init+0x40>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a0d      	ldr	r2, [pc, #52]	; (80028f4 <HAL_Init+0x40>)
 80028be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028c4:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_Init+0x40>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0a      	ldr	r2, [pc, #40]	; (80028f4 <HAL_Init+0x40>)
 80028ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028d0:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <HAL_Init+0x40>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a07      	ldr	r2, [pc, #28]	; (80028f4 <HAL_Init+0x40>)
 80028d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028dc:	2003      	movs	r0, #3
 80028de:	f000 fe95 	bl	800360c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028e2:	2000      	movs	r0, #0
 80028e4:	f000 f808 	bl	80028f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028e8:	f7ff fbae 	bl	8002048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40023c00 	.word	0x40023c00

080028f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002900:	4b12      	ldr	r3, [pc, #72]	; (800294c <HAL_InitTick+0x54>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b12      	ldr	r3, [pc, #72]	; (8002950 <HAL_InitTick+0x58>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800290e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002912:	fbb2 f3f3 	udiv	r3, r2, r3
 8002916:	4618      	mov	r0, r3
 8002918:	f000 fead 	bl	8003676 <HAL_SYSTICK_Config>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e00e      	b.n	8002944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b0f      	cmp	r3, #15
 800292a:	d80a      	bhi.n	8002942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800292c:	2200      	movs	r2, #0
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	f000 fe75 	bl	8003622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002938:	4a06      	ldr	r2, [pc, #24]	; (8002954 <HAL_InitTick+0x5c>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000124 	.word	0x20000124
 8002950:	2000012c 	.word	0x2000012c
 8002954:	20000128 	.word	0x20000128

08002958 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_IncTick+0x20>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	4b06      	ldr	r3, [pc, #24]	; (800297c <HAL_IncTick+0x24>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4413      	add	r3, r2
 8002968:	4a04      	ldr	r2, [pc, #16]	; (800297c <HAL_IncTick+0x24>)
 800296a:	6013      	str	r3, [r2, #0]
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	2000012c 	.word	0x2000012c
 800297c:	20000b94 	.word	0x20000b94

08002980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return uwTick;
 8002984:	4b03      	ldr	r3, [pc, #12]	; (8002994 <HAL_GetTick+0x14>)
 8002986:	681b      	ldr	r3, [r3, #0]
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	20000b94 	.word	0x20000b94

08002998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a0:	f7ff ffee 	bl	8002980 <HAL_GetTick>
 80029a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b0:	d005      	beq.n	80029be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029b2:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <HAL_Delay+0x44>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4413      	add	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029be:	bf00      	nop
 80029c0:	f7ff ffde 	bl	8002980 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d8f7      	bhi.n	80029c0 <HAL_Delay+0x28>
  {
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	2000012c 	.word	0x2000012c

080029e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e8:	2300      	movs	r3, #0
 80029ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e033      	b.n	8002a5e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d109      	bne.n	8002a12 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff fb4a 	bl	8002098 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	f003 0310 	and.w	r3, r3, #16
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d118      	bne.n	8002a50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a26:	f023 0302 	bic.w	r3, r3, #2
 8002a2a:	f043 0202 	orr.w	r2, r3, #2
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 fb92 	bl	800315c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f023 0303 	bic.w	r3, r3, #3
 8002a46:	f043 0201 	orr.w	r2, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a4e:	e001      	b.n	8002a54 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d049      	beq.n	8002b30 <HAL_ADC_IRQHandler+0xca>
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d046      	beq.n	8002b30 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d12b      	bne.n	8002b20 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d127      	bne.n	8002b20 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d006      	beq.n	8002aec <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d119      	bne.n	8002b20 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0220 	bic.w	r2, r2, #32
 8002afa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d105      	bne.n	8002b20 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f043 0201 	orr.w	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f9c1 	bl	8002ea8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f06f 0212 	mvn.w	r2, #18
 8002b2e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0304 	and.w	r3, r3, #4
 8002b36:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d057      	beq.n	8002bf6 <HAL_ADC_IRQHandler+0x190>
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d054      	beq.n	8002bf6 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	f003 0310 	and.w	r3, r3, #16
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d139      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b78:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d006      	beq.n	8002b8e <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d12b      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d124      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d11d      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d119      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bc0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d105      	bne.n	8002be6 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f043 0201 	orr.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 fc36 	bl	8003458 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f06f 020c 	mvn.w	r2, #12
 8002bf4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c04:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d017      	beq.n	8002c3c <HAL_ADC_IRQHandler+0x1d6>
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d014      	beq.n	8002c3c <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d10d      	bne.n	8002c3c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f94f 	bl	8002ed0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f06f 0201 	mvn.w	r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c4a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d015      	beq.n	8002c7e <HAL_ADC_IRQHandler+0x218>
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d012      	beq.n	8002c7e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5c:	f043 0202 	orr.w	r2, r3, #2
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0220 	mvn.w	r2, #32
 8002c6c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f938 	bl	8002ee4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0220 	mvn.w	r2, #32
 8002c7c:	601a      	str	r2, [r3, #0]
  }
}
 8002c7e:	bf00      	nop
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d101      	bne.n	8002ca6 <HAL_ADC_Start_DMA+0x1e>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	e0e9      	b.n	8002e7a <HAL_ADC_Start_DMA+0x1f2>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d018      	beq.n	8002cee <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ccc:	4b6d      	ldr	r3, [pc, #436]	; (8002e84 <HAL_ADC_Start_DMA+0x1fc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a6d      	ldr	r2, [pc, #436]	; (8002e88 <HAL_ADC_Start_DMA+0x200>)
 8002cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd6:	0c9a      	lsrs	r2, r3, #18
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ce0:	e002      	b.n	8002ce8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f9      	bne.n	8002ce2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cfc:	d107      	bne.n	8002d0e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	f040 80a1 	bne.w	8002e60 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d26:	f023 0301 	bic.w	r3, r3, #1
 8002d2a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d007      	beq.n	8002d50 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5c:	d106      	bne.n	8002d6c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d62:	f023 0206 	bic.w	r2, r3, #6
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	645a      	str	r2, [r3, #68]	; 0x44
 8002d6a:	e002      	b.n	8002d72 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d7a:	4b44      	ldr	r3, [pc, #272]	; (8002e8c <HAL_ADC_Start_DMA+0x204>)
 8002d7c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d82:	4a43      	ldr	r2, [pc, #268]	; (8002e90 <HAL_ADC_Start_DMA+0x208>)
 8002d84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	4a42      	ldr	r2, [pc, #264]	; (8002e94 <HAL_ADC_Start_DMA+0x20c>)
 8002d8c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d92:	4a41      	ldr	r2, [pc, #260]	; (8002e98 <HAL_ADC_Start_DMA+0x210>)
 8002d94:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d9e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002dae:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dbe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	334c      	adds	r3, #76	; 0x4c
 8002dca:	4619      	mov	r1, r3
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f000 fd0c 	bl	80037ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d12a      	bne.n	8002e36 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a2d      	ldr	r2, [pc, #180]	; (8002e9c <HAL_ADC_Start_DMA+0x214>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d015      	beq.n	8002e16 <HAL_ADC_Start_DMA+0x18e>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a2c      	ldr	r2, [pc, #176]	; (8002ea0 <HAL_ADC_Start_DMA+0x218>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d105      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x178>
 8002df4:	4b25      	ldr	r3, [pc, #148]	; (8002e8c <HAL_ADC_Start_DMA+0x204>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 031f 	and.w	r3, r3, #31
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a27      	ldr	r2, [pc, #156]	; (8002ea4 <HAL_ADC_Start_DMA+0x21c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d136      	bne.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
 8002e0a:	4b20      	ldr	r3, [pc, #128]	; (8002e8c <HAL_ADC_Start_DMA+0x204>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d130      	bne.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d129      	bne.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e32:	609a      	str	r2, [r3, #8]
 8002e34:	e020      	b.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a18      	ldr	r2, [pc, #96]	; (8002e9c <HAL_ADC_Start_DMA+0x214>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d11b      	bne.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d114      	bne.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e5c:	609a      	str	r2, [r3, #8]
 8002e5e:	e00b      	b.n	8002e78 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	f043 0210 	orr.w	r2, r3, #16
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e70:	f043 0201 	orr.w	r2, r3, #1
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000124 	.word	0x20000124
 8002e88:	431bde83 	.word	0x431bde83
 8002e8c:	40012300 	.word	0x40012300
 8002e90:	08003355 	.word	0x08003355
 8002e94:	0800340f 	.word	0x0800340f
 8002e98:	0800342b 	.word	0x0800342b
 8002e9c:	40012000 	.word	0x40012000
 8002ea0:	40012100 	.word	0x40012100
 8002ea4:	40012200 	.word	0x40012200

08002ea8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x1c>
 8002f10:	2302      	movs	r3, #2
 8002f12:	e113      	b.n	800313c <HAL_ADC_ConfigChannel+0x244>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b09      	cmp	r3, #9
 8002f22:	d925      	bls.n	8002f70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68d9      	ldr	r1, [r3, #12]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	461a      	mov	r2, r3
 8002f32:	4613      	mov	r3, r2
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	4413      	add	r3, r2
 8002f38:	3b1e      	subs	r3, #30
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43da      	mvns	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	400a      	ands	r2, r1
 8002f48:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68d9      	ldr	r1, [r3, #12]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4403      	add	r3, r0
 8002f62:	3b1e      	subs	r3, #30
 8002f64:	409a      	lsls	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	e022      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6919      	ldr	r1, [r3, #16]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4613      	mov	r3, r2
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	4413      	add	r3, r2
 8002f84:	2207      	movs	r2, #7
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43da      	mvns	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	400a      	ands	r2, r1
 8002f92:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6919      	ldr	r1, [r3, #16]
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	4403      	add	r3, r0
 8002fac:	409a      	lsls	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b06      	cmp	r3, #6
 8002fbc:	d824      	bhi.n	8003008 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	3b05      	subs	r3, #5
 8002fd0:	221f      	movs	r2, #31
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43da      	mvns	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	400a      	ands	r2, r1
 8002fde:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	4618      	mov	r0, r3
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3b05      	subs	r3, #5
 8002ffa:	fa00 f203 	lsl.w	r2, r0, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	635a      	str	r2, [r3, #52]	; 0x34
 8003006:	e04c      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b0c      	cmp	r3, #12
 800300e:	d824      	bhi.n	800305a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	3b23      	subs	r3, #35	; 0x23
 8003022:	221f      	movs	r2, #31
 8003024:	fa02 f303 	lsl.w	r3, r2, r3
 8003028:	43da      	mvns	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	400a      	ands	r2, r1
 8003030:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	b29b      	uxth	r3, r3
 800303e:	4618      	mov	r0, r3
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685a      	ldr	r2, [r3, #4]
 8003044:	4613      	mov	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4413      	add	r3, r2
 800304a:	3b23      	subs	r3, #35	; 0x23
 800304c:	fa00 f203 	lsl.w	r2, r0, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	631a      	str	r2, [r3, #48]	; 0x30
 8003058:	e023      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	3b41      	subs	r3, #65	; 0x41
 800306c:	221f      	movs	r2, #31
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43da      	mvns	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	400a      	ands	r2, r1
 800307a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	b29b      	uxth	r3, r3
 8003088:	4618      	mov	r0, r3
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	3b41      	subs	r3, #65	; 0x41
 8003096:	fa00 f203 	lsl.w	r2, r0, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030a2:	4b29      	ldr	r3, [pc, #164]	; (8003148 <HAL_ADC_ConfigChannel+0x250>)
 80030a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a28      	ldr	r2, [pc, #160]	; (800314c <HAL_ADC_ConfigChannel+0x254>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d10f      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x1d8>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b12      	cmp	r3, #18
 80030b6:	d10b      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1d      	ldr	r2, [pc, #116]	; (800314c <HAL_ADC_ConfigChannel+0x254>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d12b      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x23a>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a1c      	ldr	r2, [pc, #112]	; (8003150 <HAL_ADC_ConfigChannel+0x258>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d003      	beq.n	80030ec <HAL_ADC_ConfigChannel+0x1f4>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b11      	cmp	r3, #17
 80030ea:	d122      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a11      	ldr	r2, [pc, #68]	; (8003150 <HAL_ADC_ConfigChannel+0x258>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d111      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800310e:	4b11      	ldr	r3, [pc, #68]	; (8003154 <HAL_ADC_ConfigChannel+0x25c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a11      	ldr	r2, [pc, #68]	; (8003158 <HAL_ADC_ConfigChannel+0x260>)
 8003114:	fba2 2303 	umull	r2, r3, r2, r3
 8003118:	0c9a      	lsrs	r2, r3, #18
 800311a:	4613      	mov	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4413      	add	r3, r2
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003124:	e002      	b.n	800312c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	3b01      	subs	r3, #1
 800312a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f9      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	40012300 	.word	0x40012300
 800314c:	40012000 	.word	0x40012000
 8003150:	10000012 	.word	0x10000012
 8003154:	20000124 	.word	0x20000124
 8003158:	431bde83 	.word	0x431bde83

0800315c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003164:	4b79      	ldr	r3, [pc, #484]	; (800334c <ADC_Init+0x1f0>)
 8003166:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	431a      	orrs	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003190:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6859      	ldr	r1, [r3, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	021a      	lsls	r2, r3, #8
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80031b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6899      	ldr	r1, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	4a58      	ldr	r2, [pc, #352]	; (8003350 <ADC_Init+0x1f4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d022      	beq.n	800323a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003202:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6899      	ldr	r1, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003224:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6899      	ldr	r1, [r3, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	e00f      	b.n	800325a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003248:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003258:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0202 	bic.w	r2, r2, #2
 8003268:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6899      	ldr	r1, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	7e1b      	ldrb	r3, [r3, #24]
 8003274:	005a      	lsls	r2, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d01b      	beq.n	80032c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003296:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685a      	ldr	r2, [r3, #4]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80032a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6859      	ldr	r1, [r3, #4]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	3b01      	subs	r3, #1
 80032b4:	035a      	lsls	r2, r3, #13
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	e007      	b.n	80032d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	051a      	lsls	r2, r3, #20
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003304:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6899      	ldr	r1, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003312:	025a      	lsls	r2, r3, #9
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800332a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6899      	ldr	r1, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	029a      	lsls	r2, r3, #10
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	609a      	str	r2, [r3, #8]
}
 8003340:	bf00      	nop
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	40012300 	.word	0x40012300
 8003350:	0f000001 	.word	0x0f000001

08003354 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800336a:	2b00      	cmp	r3, #0
 800336c:	d13c      	bne.n	80033e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d12b      	bne.n	80033e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800338c:	2b00      	cmp	r3, #0
 800338e:	d127      	bne.n	80033e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800339a:	2b00      	cmp	r3, #0
 800339c:	d006      	beq.n	80033ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d119      	bne.n	80033e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0220 	bic.w	r2, r2, #32
 80033ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	f043 0201 	orr.w	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f7ff fd61 	bl	8002ea8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033e6:	e00e      	b.n	8003406 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f7ff fd75 	bl	8002ee4 <HAL_ADC_ErrorCallback>
}
 80033fa:	e004      	b.n	8003406 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	4798      	blx	r3
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f7ff fd4d 	bl	8002ebc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b084      	sub	sp, #16
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003436:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2240      	movs	r2, #64	; 0x40
 800343c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	f043 0204 	orr.w	r2, r3, #4
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f7ff fd4a 	bl	8002ee4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003450:	bf00      	nop
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800347c:	4b0c      	ldr	r3, [pc, #48]	; (80034b0 <__NVIC_SetPriorityGrouping+0x44>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003488:	4013      	ands	r3, r2
 800348a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003494:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800349c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800349e:	4a04      	ldr	r2, [pc, #16]	; (80034b0 <__NVIC_SetPriorityGrouping+0x44>)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	60d3      	str	r3, [r2, #12]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034b8:	4b04      	ldr	r3, [pc, #16]	; (80034cc <__NVIC_GetPriorityGrouping+0x18>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	0a1b      	lsrs	r3, r3, #8
 80034be:	f003 0307 	and.w	r3, r3, #7
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	e000ed00 	.word	0xe000ed00

080034d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	db0b      	blt.n	80034fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	f003 021f 	and.w	r2, r3, #31
 80034e8:	4907      	ldr	r1, [pc, #28]	; (8003508 <__NVIC_EnableIRQ+0x38>)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	095b      	lsrs	r3, r3, #5
 80034f0:	2001      	movs	r0, #1
 80034f2:	fa00 f202 	lsl.w	r2, r0, r2
 80034f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034fa:	bf00      	nop
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	e000e100 	.word	0xe000e100

0800350c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	6039      	str	r1, [r7, #0]
 8003516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800351c:	2b00      	cmp	r3, #0
 800351e:	db0a      	blt.n	8003536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	b2da      	uxtb	r2, r3
 8003524:	490c      	ldr	r1, [pc, #48]	; (8003558 <__NVIC_SetPriority+0x4c>)
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	440b      	add	r3, r1
 8003530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003534:	e00a      	b.n	800354c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	b2da      	uxtb	r2, r3
 800353a:	4908      	ldr	r1, [pc, #32]	; (800355c <__NVIC_SetPriority+0x50>)
 800353c:	79fb      	ldrb	r3, [r7, #7]
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	3b04      	subs	r3, #4
 8003544:	0112      	lsls	r2, r2, #4
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	440b      	add	r3, r1
 800354a:	761a      	strb	r2, [r3, #24]
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	e000e100 	.word	0xe000e100
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003560:	b480      	push	{r7}
 8003562:	b089      	sub	sp, #36	; 0x24
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f1c3 0307 	rsb	r3, r3, #7
 800357a:	2b04      	cmp	r3, #4
 800357c:	bf28      	it	cs
 800357e:	2304      	movcs	r3, #4
 8003580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	3304      	adds	r3, #4
 8003586:	2b06      	cmp	r3, #6
 8003588:	d902      	bls.n	8003590 <NVIC_EncodePriority+0x30>
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3b03      	subs	r3, #3
 800358e:	e000      	b.n	8003592 <NVIC_EncodePriority+0x32>
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003594:	f04f 32ff 	mov.w	r2, #4294967295
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	43da      	mvns	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	401a      	ands	r2, r3
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035a8:	f04f 31ff 	mov.w	r1, #4294967295
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	fa01 f303 	lsl.w	r3, r1, r3
 80035b2:	43d9      	mvns	r1, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b8:	4313      	orrs	r3, r2
         );
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3724      	adds	r7, #36	; 0x24
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
	...

080035c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3b01      	subs	r3, #1
 80035d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035d8:	d301      	bcc.n	80035de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035da:	2301      	movs	r3, #1
 80035dc:	e00f      	b.n	80035fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035de:	4a0a      	ldr	r2, [pc, #40]	; (8003608 <SysTick_Config+0x40>)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035e6:	210f      	movs	r1, #15
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ec:	f7ff ff8e 	bl	800350c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <SysTick_Config+0x40>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035f6:	4b04      	ldr	r3, [pc, #16]	; (8003608 <SysTick_Config+0x40>)
 80035f8:	2207      	movs	r2, #7
 80035fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	e000e010 	.word	0xe000e010

0800360c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7ff ff29 	bl	800346c <__NVIC_SetPriorityGrouping>
}
 800361a:	bf00      	nop
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003622:	b580      	push	{r7, lr}
 8003624:	b086      	sub	sp, #24
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
 800362e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003634:	f7ff ff3e 	bl	80034b4 <__NVIC_GetPriorityGrouping>
 8003638:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	6978      	ldr	r0, [r7, #20]
 8003640:	f7ff ff8e 	bl	8003560 <NVIC_EncodePriority>
 8003644:	4602      	mov	r2, r0
 8003646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364a:	4611      	mov	r1, r2
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ff5d 	bl	800350c <__NVIC_SetPriority>
}
 8003652:	bf00      	nop
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b082      	sub	sp, #8
 800365e:	af00      	add	r7, sp, #0
 8003660:	4603      	mov	r3, r0
 8003662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff ff31 	bl	80034d0 <__NVIC_EnableIRQ>
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b082      	sub	sp, #8
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7ff ffa2 	bl	80035c8 <SysTick_Config>
 8003684:	4603      	mov	r3, r0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
	...

08003690 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800369c:	f7ff f970 	bl	8002980 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e099      	b.n	80037e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0201 	bic.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036cc:	e00f      	b.n	80036ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036ce:	f7ff f957 	bl	8002980 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b05      	cmp	r3, #5
 80036da:	d908      	bls.n	80036ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2220      	movs	r2, #32
 80036e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2203      	movs	r2, #3
 80036e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e078      	b.n	80037e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1e8      	bne.n	80036ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4b38      	ldr	r3, [pc, #224]	; (80037e8 <HAL_DMA_Init+0x158>)
 8003708:	4013      	ands	r3, r2
 800370a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800371a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003726:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003732:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	2b04      	cmp	r3, #4
 8003746:	d107      	bne.n	8003758 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003750:	4313      	orrs	r3, r2
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	4313      	orrs	r3, r2
 8003756:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f023 0307 	bic.w	r3, r3, #7
 800376e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	4313      	orrs	r3, r2
 8003778:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	2b04      	cmp	r3, #4
 8003780:	d117      	bne.n	80037b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	4313      	orrs	r3, r2
 800378a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00e      	beq.n	80037b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 fb01 	bl	8003d9c <DMA_CheckFifoParam>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2240      	movs	r2, #64	; 0x40
 80037a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80037ae:	2301      	movs	r3, #1
 80037b0:	e016      	b.n	80037e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fab8 	bl	8003d30 <DMA_CalcBaseAndBitshift>
 80037c0:	4603      	mov	r3, r0
 80037c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c8:	223f      	movs	r2, #63	; 0x3f
 80037ca:	409a      	lsls	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	f010803f 	.word	0xf010803f

080037ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
 80037f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003802:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_DMA_Start_IT+0x26>
 800380e:	2302      	movs	r3, #2
 8003810:	e040      	b.n	8003894 <HAL_DMA_Start_IT+0xa8>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	d12f      	bne.n	8003886 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2202      	movs	r2, #2
 800382a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 fa4a 	bl	8003cd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003844:	223f      	movs	r2, #63	; 0x3f
 8003846:	409a      	lsls	r2, r3
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f042 0216 	orr.w	r2, r2, #22
 800385a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d007      	beq.n	8003874 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0208 	orr.w	r2, r2, #8
 8003872:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0201 	orr.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	e005      	b.n	8003892 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800388e:	2302      	movs	r3, #2
 8003890:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003892:	7dfb      	ldrb	r3, [r7, #23]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038aa:	f7ff f869 	bl	8002980 <HAL_GetTick>
 80038ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d008      	beq.n	80038ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2280      	movs	r2, #128	; 0x80
 80038c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e052      	b.n	8003974 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0216 	bic.w	r2, r2, #22
 80038dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d103      	bne.n	80038fe <HAL_DMA_Abort+0x62>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d007      	beq.n	800390e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0208 	bic.w	r2, r2, #8
 800390c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 0201 	bic.w	r2, r2, #1
 800391c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800391e:	e013      	b.n	8003948 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003920:	f7ff f82e 	bl	8002980 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b05      	cmp	r3, #5
 800392c:	d90c      	bls.n	8003948 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2220      	movs	r2, #32
 8003932:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2203      	movs	r2, #3
 8003938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e015      	b.n	8003974 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1e4      	bne.n	8003920 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800395a:	223f      	movs	r2, #63	; 0x3f
 800395c:	409a      	lsls	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d004      	beq.n	800399a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2280      	movs	r2, #128	; 0x80
 8003994:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e00c      	b.n	80039b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2205      	movs	r2, #5
 800399e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0201 	bic.w	r2, r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039cc:	4b8e      	ldr	r3, [pc, #568]	; (8003c08 <HAL_DMA_IRQHandler+0x248>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a8e      	ldr	r2, [pc, #568]	; (8003c0c <HAL_DMA_IRQHandler+0x24c>)
 80039d2:	fba2 2303 	umull	r2, r3, r2, r3
 80039d6:	0a9b      	lsrs	r3, r3, #10
 80039d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ea:	2208      	movs	r2, #8
 80039ec:	409a      	lsls	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d01a      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d013      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0204 	bic.w	r2, r2, #4
 8003a12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a18:	2208      	movs	r2, #8
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a24:	f043 0201 	orr.w	r2, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a30:	2201      	movs	r2, #1
 8003a32:	409a      	lsls	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d012      	beq.n	8003a62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00b      	beq.n	8003a62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	2201      	movs	r2, #1
 8003a50:	409a      	lsls	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5a:	f043 0202 	orr.w	r2, r3, #2
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a66:	2204      	movs	r2, #4
 8003a68:	409a      	lsls	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d012      	beq.n	8003a98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00b      	beq.n	8003a98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a84:	2204      	movs	r2, #4
 8003a86:	409a      	lsls	r2, r3
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a90:	f043 0204 	orr.w	r2, r3, #4
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9c:	2210      	movs	r2, #16
 8003a9e:	409a      	lsls	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d043      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d03c      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aba:	2210      	movs	r2, #16
 8003abc:	409a      	lsls	r2, r3
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d018      	beq.n	8003b02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d108      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d024      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
 8003aee:	e01f      	b.n	8003b30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d01b      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
 8003b00:	e016      	b.n	8003b30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d107      	bne.n	8003b20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0208 	bic.w	r2, r2, #8
 8003b1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b34:	2220      	movs	r2, #32
 8003b36:	409a      	lsls	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 808f 	beq.w	8003c60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 8087 	beq.w	8003c60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b56:	2220      	movs	r2, #32
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b05      	cmp	r3, #5
 8003b68:	d136      	bne.n	8003bd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0216 	bic.w	r2, r2, #22
 8003b78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695a      	ldr	r2, [r3, #20]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d103      	bne.n	8003b9a <HAL_DMA_IRQHandler+0x1da>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d007      	beq.n	8003baa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 0208 	bic.w	r2, r2, #8
 8003ba8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bae:	223f      	movs	r2, #63	; 0x3f
 8003bb0:	409a      	lsls	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d07e      	beq.n	8003ccc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	4798      	blx	r3
        }
        return;
 8003bd6:	e079      	b.n	8003ccc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d01d      	beq.n	8003c22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10d      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d031      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	4798      	blx	r3
 8003c04:	e02c      	b.n	8003c60 <HAL_DMA_IRQHandler+0x2a0>
 8003c06:	bf00      	nop
 8003c08:	20000124 	.word	0x20000124
 8003c0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d023      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	4798      	blx	r3
 8003c20:	e01e      	b.n	8003c60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10f      	bne.n	8003c50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0210 	bic.w	r2, r2, #16
 8003c3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d032      	beq.n	8003cce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d022      	beq.n	8003cba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2205      	movs	r2, #5
 8003c78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0201 	bic.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	3301      	adds	r3, #1
 8003c90:	60bb      	str	r3, [r7, #8]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d307      	bcc.n	8003ca8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f2      	bne.n	8003c8c <HAL_DMA_IRQHandler+0x2cc>
 8003ca6:	e000      	b.n	8003caa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ca8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	4798      	blx	r3
 8003cca:	e000      	b.n	8003cce <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ccc:	bf00      	nop
    }
  }
}
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	2b40      	cmp	r3, #64	; 0x40
 8003d00:	d108      	bne.n	8003d14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d12:	e007      	b.n	8003d24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	60da      	str	r2, [r3, #12]
}
 8003d24:	bf00      	nop
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	3b10      	subs	r3, #16
 8003d40:	4a14      	ldr	r2, [pc, #80]	; (8003d94 <DMA_CalcBaseAndBitshift+0x64>)
 8003d42:	fba2 2303 	umull	r2, r3, r2, r3
 8003d46:	091b      	lsrs	r3, r3, #4
 8003d48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d4a:	4a13      	ldr	r2, [pc, #76]	; (8003d98 <DMA_CalcBaseAndBitshift+0x68>)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	d909      	bls.n	8003d72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d66:	f023 0303 	bic.w	r3, r3, #3
 8003d6a:	1d1a      	adds	r2, r3, #4
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d70:	e007      	b.n	8003d82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d7a:	f023 0303 	bic.w	r3, r3, #3
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3714      	adds	r7, #20
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	aaaaaaab 	.word	0xaaaaaaab
 8003d98:	0800b140 	.word	0x0800b140

08003d9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d11f      	bne.n	8003df6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2b03      	cmp	r3, #3
 8003dba:	d856      	bhi.n	8003e6a <DMA_CheckFifoParam+0xce>
 8003dbc:	a201      	add	r2, pc, #4	; (adr r2, 8003dc4 <DMA_CheckFifoParam+0x28>)
 8003dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc2:	bf00      	nop
 8003dc4:	08003dd5 	.word	0x08003dd5
 8003dc8:	08003de7 	.word	0x08003de7
 8003dcc:	08003dd5 	.word	0x08003dd5
 8003dd0:	08003e6b 	.word	0x08003e6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d046      	beq.n	8003e6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003de4:	e043      	b.n	8003e6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dee:	d140      	bne.n	8003e72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df4:	e03d      	b.n	8003e72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dfe:	d121      	bne.n	8003e44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d837      	bhi.n	8003e76 <DMA_CheckFifoParam+0xda>
 8003e06:	a201      	add	r2, pc, #4	; (adr r2, 8003e0c <DMA_CheckFifoParam+0x70>)
 8003e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0c:	08003e1d 	.word	0x08003e1d
 8003e10:	08003e23 	.word	0x08003e23
 8003e14:	08003e1d 	.word	0x08003e1d
 8003e18:	08003e35 	.word	0x08003e35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e20:	e030      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d025      	beq.n	8003e7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e32:	e022      	b.n	8003e7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e3c:	d11f      	bne.n	8003e7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e42:	e01c      	b.n	8003e7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d903      	bls.n	8003e52 <DMA_CheckFifoParam+0xb6>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d003      	beq.n	8003e58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e50:	e018      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	73fb      	strb	r3, [r7, #15]
      break;
 8003e56:	e015      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00e      	beq.n	8003e82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
      break;
 8003e68:	e00b      	b.n	8003e82 <DMA_CheckFifoParam+0xe6>
      break;
 8003e6a:	bf00      	nop
 8003e6c:	e00a      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;
 8003e6e:	bf00      	nop
 8003e70:	e008      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;
 8003e72:	bf00      	nop
 8003e74:	e006      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;
 8003e76:	bf00      	nop
 8003e78:	e004      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e002      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e7e:	bf00      	nop
 8003e80:	e000      	b.n	8003e84 <DMA_CheckFifoParam+0xe8>
      break;
 8003e82:	bf00      	nop
    }
  } 
  
  return status; 
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop

08003e94 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e06c      	b.n	8003f80 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d106      	bne.n	8003ebe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2223      	movs	r2, #35	; 0x23
 8003eb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f7fe f981 	bl	80021c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	4b31      	ldr	r3, [pc, #196]	; (8003f88 <HAL_ETH_Init+0xf4>)
 8003ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec6:	4a30      	ldr	r2, [pc, #192]	; (8003f88 <HAL_ETH_Init+0xf4>)
 8003ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ece:	4b2e      	ldr	r3, [pc, #184]	; (8003f88 <HAL_ETH_Init+0xf4>)
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ed6:	60bb      	str	r3, [r7, #8]
 8003ed8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003eda:	4b2c      	ldr	r3, [pc, #176]	; (8003f8c <HAL_ETH_Init+0xf8>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	4a2b      	ldr	r2, [pc, #172]	; (8003f8c <HAL_ETH_Init+0xf8>)
 8003ee0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003ee4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003ee6:	4b29      	ldr	r3, [pc, #164]	; (8003f8c <HAL_ETH_Init+0xf8>)
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	4927      	ldr	r1, [pc, #156]	; (8003f8c <HAL_ETH_Init+0xf8>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003ef4:	4b25      	ldr	r3, [pc, #148]	; (8003f8c <HAL_ETH_Init+0xf8>)
 8003ef6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	6812      	ldr	r2, [r2, #0]
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f0e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f10:	f7fe fd36 	bl	8002980 <HAL_GetTick>
 8003f14:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003f16:	e011      	b.n	8003f3c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003f18:	f7fe fd32 	bl	8002980 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f26:	d909      	bls.n	8003f3c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2204      	movs	r2, #4
 8003f2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	22e0      	movs	r2, #224	; 0xe0
 8003f34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e021      	b.n	8003f80 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1e4      	bne.n	8003f18 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f958 	bl	8004204 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f9ff 	bl	8004358 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 fa55 	bl	800440a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	461a      	mov	r2, r3
 8003f66:	2100      	movs	r1, #0
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f9bd 	bl	80042e8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2210      	movs	r2, #16
 8003f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	40013800 	.word	0x40013800

08003f90 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	4b51      	ldr	r3, [pc, #324]	; (80040ec <ETH_SetMACConfig+0x15c>)
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	7c1b      	ldrb	r3, [r3, #16]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <ETH_SetMACConfig+0x28>
 8003fb2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003fb6:	e000      	b.n	8003fba <ETH_SetMACConfig+0x2a>
 8003fb8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	7c5b      	ldrb	r3, [r3, #17]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d102      	bne.n	8003fc8 <ETH_SetMACConfig+0x38>
 8003fc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fc6:	e000      	b.n	8003fca <ETH_SetMACConfig+0x3a>
 8003fc8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fca:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fd0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	7fdb      	ldrb	r3, [r3, #31]
 8003fd6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003fd8:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003fde:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	7f92      	ldrb	r2, [r2, #30]
 8003fe4:	2a00      	cmp	r2, #0
 8003fe6:	d102      	bne.n	8003fee <ETH_SetMACConfig+0x5e>
 8003fe8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003fec:	e000      	b.n	8003ff0 <ETH_SetMACConfig+0x60>
 8003fee:	2200      	movs	r2, #0
                        macconf->Speed |
 8003ff0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	7f1b      	ldrb	r3, [r3, #28]
 8003ff6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003ff8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003ffe:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	791b      	ldrb	r3, [r3, #4]
 8004004:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004006:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800400e:	2a00      	cmp	r2, #0
 8004010:	d102      	bne.n	8004018 <ETH_SetMACConfig+0x88>
 8004012:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004016:	e000      	b.n	800401a <ETH_SetMACConfig+0x8a>
 8004018:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800401a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	7bdb      	ldrb	r3, [r3, #15]
 8004020:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004022:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004028:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004030:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004032:	4313      	orrs	r3, r2
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	4313      	orrs	r3, r2
 8004038:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800404a:	2001      	movs	r0, #1
 800404c:	f7fe fca4 	bl	8002998 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004066:	4013      	ands	r3, r2
 8004068:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800406e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004076:	2a00      	cmp	r2, #0
 8004078:	d101      	bne.n	800407e <ETH_SetMACConfig+0xee>
 800407a:	2280      	movs	r2, #128	; 0x80
 800407c:	e000      	b.n	8004080 <ETH_SetMACConfig+0xf0>
 800407e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004080:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004086:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800408e:	2a01      	cmp	r2, #1
 8004090:	d101      	bne.n	8004096 <ETH_SetMACConfig+0x106>
 8004092:	2208      	movs	r2, #8
 8004094:	e000      	b.n	8004098 <ETH_SetMACConfig+0x108>
 8004096:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004098:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80040a0:	2a01      	cmp	r2, #1
 80040a2:	d101      	bne.n	80040a8 <ETH_SetMACConfig+0x118>
 80040a4:	2204      	movs	r2, #4
 80040a6:	e000      	b.n	80040aa <ETH_SetMACConfig+0x11a>
 80040a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80040aa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80040b2:	2a01      	cmp	r2, #1
 80040b4:	d101      	bne.n	80040ba <ETH_SetMACConfig+0x12a>
 80040b6:	2202      	movs	r2, #2
 80040b8:	e000      	b.n	80040bc <ETH_SetMACConfig+0x12c>
 80040ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80040bc:	4313      	orrs	r3, r2
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040d4:	2001      	movs	r0, #1
 80040d6:	f7fe fc5f 	bl	8002998 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	619a      	str	r2, [r3, #24]
}
 80040e2:	bf00      	nop
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	ff20810f 	.word	0xff20810f

080040f0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	4b3d      	ldr	r3, [pc, #244]	; (8004200 <ETH_SetDMAConfig+0x110>)
 800410a:	4013      	ands	r3, r2
 800410c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	7b1b      	ldrb	r3, [r3, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d102      	bne.n	800411c <ETH_SetDMAConfig+0x2c>
 8004116:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800411a:	e000      	b.n	800411e <ETH_SetDMAConfig+0x2e>
 800411c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	7b5b      	ldrb	r3, [r3, #13]
 8004122:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004124:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	7f52      	ldrb	r2, [r2, #29]
 800412a:	2a00      	cmp	r2, #0
 800412c:	d102      	bne.n	8004134 <ETH_SetDMAConfig+0x44>
 800412e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004132:	e000      	b.n	8004136 <ETH_SetDMAConfig+0x46>
 8004134:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004136:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	7b9b      	ldrb	r3, [r3, #14]
 800413c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800413e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004144:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	7f1b      	ldrb	r3, [r3, #28]
 800414a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800414c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	7f9b      	ldrb	r3, [r3, #30]
 8004152:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004154:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800415a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004162:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004164:	4313      	orrs	r3, r2
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004174:	461a      	mov	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004186:	2001      	movs	r0, #1
 8004188:	f7fe fc06 	bl	8002998 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004194:	461a      	mov	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	791b      	ldrb	r3, [r3, #4]
 800419e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041a4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80041aa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041b0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041b8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80041ba:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041c2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041c8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	6812      	ldr	r2, [r2, #0]
 80041ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80041d6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80041e4:	2001      	movs	r0, #1
 80041e6:	f7fe fbd7 	bl	8002998 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6013      	str	r3, [r2, #0]
}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	f8de3f23 	.word	0xf8de3f23

08004204 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b0a6      	sub	sp, #152	; 0x98
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800420c:	2301      	movs	r3, #1
 800420e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8004212:	2301      	movs	r3, #1
 8004214:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004218:	2300      	movs	r3, #0
 800421a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800421c:	2300      	movs	r3, #0
 800421e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004222:	2301      	movs	r3, #1
 8004224:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004228:	2300      	movs	r3, #0
 800422a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004234:	2300      	movs	r3, #0
 8004236:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800423a:	2300      	movs	r3, #0
 800423c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004240:	2300      	movs	r3, #0
 8004242:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004244:	2300      	movs	r3, #0
 8004246:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800424a:	2300      	movs	r3, #0
 800424c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800424e:	2300      	movs	r3, #0
 8004250:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004254:	2300      	movs	r3, #0
 8004256:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800425a:	2300      	movs	r3, #0
 800425c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004260:	2300      	movs	r3, #0
 8004262:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004266:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800426a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800426c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004270:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004272:	2300      	movs	r3, #0
 8004274:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004278:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800427c:	4619      	mov	r1, r3
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7ff fe86 	bl	8003f90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004284:	2301      	movs	r3, #1
 8004286:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004288:	2301      	movs	r3, #1
 800428a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004292:	2301      	movs	r3, #1
 8004294:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004296:	2300      	movs	r3, #0
 8004298:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800429a:	2300      	movs	r3, #0
 800429c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80042a0:	2300      	movs	r3, #0
 80042a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80042a6:	2300      	movs	r3, #0
 80042a8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80042aa:	2301      	movs	r3, #1
 80042ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80042b0:	2301      	movs	r3, #1
 80042b2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80042b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042b8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80042ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042be:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80042c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042c4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80042c6:	2301      	movs	r3, #1
 80042c8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80042d0:	2300      	movs	r3, #0
 80042d2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80042d4:	f107 0308 	add.w	r3, r7, #8
 80042d8:	4619      	mov	r1, r3
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f7ff ff08 	bl	80040f0 <ETH_SetDMAConfig>
}
 80042e0:	bf00      	nop
 80042e2:	3798      	adds	r7, #152	; 0x98
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3305      	adds	r3, #5
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	3204      	adds	r2, #4
 8004300:	7812      	ldrb	r2, [r2, #0]
 8004302:	4313      	orrs	r3, r2
 8004304:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <ETH_MACAddressConfig+0x68>)
 800430a:	4413      	add	r3, r2
 800430c:	461a      	mov	r2, r3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	3303      	adds	r3, #3
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	061a      	lsls	r2, r3, #24
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3302      	adds	r3, #2
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	041b      	lsls	r3, r3, #16
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3301      	adds	r3, #1
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	4313      	orrs	r3, r2
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	7812      	ldrb	r2, [r2, #0]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	4b06      	ldr	r3, [pc, #24]	; (8004354 <ETH_MACAddressConfig+0x6c>)
 800433a:	4413      	add	r3, r2
 800433c:	461a      	mov	r2, r3
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	6013      	str	r3, [r2, #0]
}
 8004342:	bf00      	nop
 8004344:	371c      	adds	r7, #28
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40028040 	.word	0x40028040
 8004354:	40028044 	.word	0x40028044

08004358 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	e03e      	b.n	80043e4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68d9      	ldr	r1, [r3, #12]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	440b      	add	r3, r1
 8004376:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2200      	movs	r2, #0
 8004382:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2200      	movs	r2, #0
 8004388:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2200      	movs	r2, #0
 800438e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	3206      	adds	r2, #6
 8004398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d80c      	bhi.n	80043c8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68d9      	ldr	r1, [r3, #12]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	4613      	mov	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	440b      	add	r3, r1
 80043c0:	461a      	mov	r2, r3
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	e004      	b.n	80043d2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	461a      	mov	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3301      	adds	r3, #1
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d9bd      	bls.n	8004366 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68da      	ldr	r2, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043fc:	611a      	str	r2, [r3, #16]
}
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800440a:	b480      	push	{r7}
 800440c:	b085      	sub	sp, #20
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004412:	2300      	movs	r3, #0
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	e046      	b.n	80044a6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6919      	ldr	r1, [r3, #16]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4613      	mov	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	440b      	add	r3, r1
 8004428:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	2200      	movs	r2, #0
 800442e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2200      	movs	r2, #0
 8004434:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2200      	movs	r2, #0
 800443a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2200      	movs	r2, #0
 8004440:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2200      	movs	r2, #0
 8004446:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	2200      	movs	r2, #0
 800444c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004454:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800445c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800446a:	68b9      	ldr	r1, [r7, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	3212      	adds	r2, #18
 8004472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b02      	cmp	r3, #2
 800447a:	d80c      	bhi.n	8004496 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6919      	ldr	r1, [r3, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	1c5a      	adds	r2, r3, #1
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	440b      	add	r3, r1
 800448e:	461a      	mov	r2, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	60da      	str	r2, [r3, #12]
 8004494:	e004      	b.n	80044a0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	461a      	mov	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3301      	adds	r3, #1
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2b03      	cmp	r3, #3
 80044aa:	d9b5      	bls.n	8004418 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691a      	ldr	r2, [r3, #16]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044d6:	60da      	str	r2, [r3, #12]
}
 80044d8:	bf00      	nop
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80044f6:	4b23      	ldr	r3, [pc, #140]	; (8004584 <HAL_FLASH_Program+0xa0>)
 80044f8:	7e1b      	ldrb	r3, [r3, #24]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_FLASH_Program+0x1e>
 80044fe:	2302      	movs	r3, #2
 8004500:	e03b      	b.n	800457a <HAL_FLASH_Program+0x96>
 8004502:	4b20      	ldr	r3, [pc, #128]	; (8004584 <HAL_FLASH_Program+0xa0>)
 8004504:	2201      	movs	r2, #1
 8004506:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004508:	f24c 3050 	movw	r0, #50000	; 0xc350
 800450c:	f000 f870 	bl	80045f0 <FLASH_WaitForLastOperation>
 8004510:	4603      	mov	r3, r0
 8004512:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004514:	7dfb      	ldrb	r3, [r7, #23]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d12b      	bne.n	8004572 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d105      	bne.n	800452c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004520:	783b      	ldrb	r3, [r7, #0]
 8004522:	4619      	mov	r1, r3
 8004524:	68b8      	ldr	r0, [r7, #8]
 8004526:	f000 f91b 	bl	8004760 <FLASH_Program_Byte>
 800452a:	e016      	b.n	800455a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d105      	bne.n	800453e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004532:	883b      	ldrh	r3, [r7, #0]
 8004534:	4619      	mov	r1, r3
 8004536:	68b8      	ldr	r0, [r7, #8]
 8004538:	f000 f8ee 	bl	8004718 <FLASH_Program_HalfWord>
 800453c:	e00d      	b.n	800455a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2b02      	cmp	r3, #2
 8004542:	d105      	bne.n	8004550 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	4619      	mov	r1, r3
 8004548:	68b8      	ldr	r0, [r7, #8]
 800454a:	f000 f8c3 	bl	80046d4 <FLASH_Program_Word>
 800454e:	e004      	b.n	800455a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004550:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004554:	68b8      	ldr	r0, [r7, #8]
 8004556:	f000 f88b 	bl	8004670 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800455a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800455e:	f000 f847 	bl	80045f0 <FLASH_WaitForLastOperation>
 8004562:	4603      	mov	r3, r0
 8004564:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004566:	4b08      	ldr	r3, [pc, #32]	; (8004588 <HAL_FLASH_Program+0xa4>)
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	4a07      	ldr	r2, [pc, #28]	; (8004588 <HAL_FLASH_Program+0xa4>)
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004572:	4b04      	ldr	r3, [pc, #16]	; (8004584 <HAL_FLASH_Program+0xa0>)
 8004574:	2200      	movs	r2, #0
 8004576:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004578:	7dfb      	ldrb	r3, [r7, #23]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000b98 	.word	0x20000b98
 8004588:	40023c00 	.word	0x40023c00

0800458c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004596:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <HAL_FLASH_Unlock+0x38>)
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	2b00      	cmp	r3, #0
 800459c:	da0b      	bge.n	80045b6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800459e:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <HAL_FLASH_Unlock+0x38>)
 80045a0:	4a09      	ldr	r2, [pc, #36]	; (80045c8 <HAL_FLASH_Unlock+0x3c>)
 80045a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80045a4:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <HAL_FLASH_Unlock+0x38>)
 80045a6:	4a09      	ldr	r2, [pc, #36]	; (80045cc <HAL_FLASH_Unlock+0x40>)
 80045a8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80045aa:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <HAL_FLASH_Unlock+0x38>)
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	da01      	bge.n	80045b6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80045b6:	79fb      	ldrb	r3, [r7, #7]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	40023c00 	.word	0x40023c00
 80045c8:	45670123 	.word	0x45670123
 80045cc:	cdef89ab 	.word	0xcdef89ab

080045d0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80045d4:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_FLASH_Lock+0x1c>)
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	4a04      	ldr	r2, [pc, #16]	; (80045ec <HAL_FLASH_Lock+0x1c>)
 80045da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045de:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	40023c00 	.word	0x40023c00

080045f0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80045fc:	4b1a      	ldr	r3, [pc, #104]	; (8004668 <FLASH_WaitForLastOperation+0x78>)
 80045fe:	2200      	movs	r2, #0
 8004600:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004602:	f7fe f9bd 	bl	8002980 <HAL_GetTick>
 8004606:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004608:	e010      	b.n	800462c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004610:	d00c      	beq.n	800462c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <FLASH_WaitForLastOperation+0x38>
 8004618:	f7fe f9b2 	bl	8002980 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	429a      	cmp	r2, r3
 8004626:	d201      	bcs.n	800462c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e019      	b.n	8004660 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800462c:	4b0f      	ldr	r3, [pc, #60]	; (800466c <FLASH_WaitForLastOperation+0x7c>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e8      	bne.n	800460a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <FLASH_WaitForLastOperation+0x7c>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004644:	4b09      	ldr	r3, [pc, #36]	; (800466c <FLASH_WaitForLastOperation+0x7c>)
 8004646:	2201      	movs	r2, #1
 8004648:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800464a:	4b08      	ldr	r3, [pc, #32]	; (800466c <FLASH_WaitForLastOperation+0x7c>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004656:	f000 f8a5 	bl	80047a4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e000      	b.n	8004660 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800465e:	2300      	movs	r3, #0
  
}  
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	20000b98 	.word	0x20000b98
 800466c:	40023c00 	.word	0x40023c00

08004670 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800467c:	4b14      	ldr	r3, [pc, #80]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	4a13      	ldr	r2, [pc, #76]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 8004682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004686:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004688:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	4a10      	ldr	r2, [pc, #64]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 800468e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004692:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004694:	4b0e      	ldr	r3, [pc, #56]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	4a0d      	ldr	r2, [pc, #52]	; (80046d0 <FLASH_Program_DoubleWord+0x60>)
 800469a:	f043 0301 	orr.w	r3, r3, #1
 800469e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80046a6:	f3bf 8f6f 	isb	sy
}
 80046aa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80046ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	f04f 0300 	mov.w	r3, #0
 80046b8:	000a      	movs	r2, r1
 80046ba:	2300      	movs	r3, #0
 80046bc:	68f9      	ldr	r1, [r7, #12]
 80046be:	3104      	adds	r1, #4
 80046c0:	4613      	mov	r3, r2
 80046c2:	600b      	str	r3, [r1, #0]
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	40023c00 	.word	0x40023c00

080046d4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80046de:	4b0d      	ldr	r3, [pc, #52]	; (8004714 <FLASH_Program_Word+0x40>)
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	4a0c      	ldr	r2, [pc, #48]	; (8004714 <FLASH_Program_Word+0x40>)
 80046e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80046ea:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <FLASH_Program_Word+0x40>)
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	4a09      	ldr	r2, [pc, #36]	; (8004714 <FLASH_Program_Word+0x40>)
 80046f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80046f6:	4b07      	ldr	r3, [pc, #28]	; (8004714 <FLASH_Program_Word+0x40>)
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	4a06      	ldr	r2, [pc, #24]	; (8004714 <FLASH_Program_Word+0x40>)
 80046fc:	f043 0301 	orr.w	r3, r3, #1
 8004700:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	601a      	str	r2, [r3, #0]
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	40023c00 	.word	0x40023c00

08004718 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	460b      	mov	r3, r1
 8004722:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004724:	4b0d      	ldr	r3, [pc, #52]	; (800475c <FLASH_Program_HalfWord+0x44>)
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	4a0c      	ldr	r2, [pc, #48]	; (800475c <FLASH_Program_HalfWord+0x44>)
 800472a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800472e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <FLASH_Program_HalfWord+0x44>)
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	4a09      	ldr	r2, [pc, #36]	; (800475c <FLASH_Program_HalfWord+0x44>)
 8004736:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800473a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800473c:	4b07      	ldr	r3, [pc, #28]	; (800475c <FLASH_Program_HalfWord+0x44>)
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	4a06      	ldr	r2, [pc, #24]	; (800475c <FLASH_Program_HalfWord+0x44>)
 8004742:	f043 0301 	orr.w	r3, r3, #1
 8004746:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	887a      	ldrh	r2, [r7, #2]
 800474c:	801a      	strh	r2, [r3, #0]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40023c00 	.word	0x40023c00

08004760 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800476c:	4b0c      	ldr	r3, [pc, #48]	; (80047a0 <FLASH_Program_Byte+0x40>)
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	4a0b      	ldr	r2, [pc, #44]	; (80047a0 <FLASH_Program_Byte+0x40>)
 8004772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004776:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004778:	4b09      	ldr	r3, [pc, #36]	; (80047a0 <FLASH_Program_Byte+0x40>)
 800477a:	4a09      	ldr	r2, [pc, #36]	; (80047a0 <FLASH_Program_Byte+0x40>)
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004780:	4b07      	ldr	r3, [pc, #28]	; (80047a0 <FLASH_Program_Byte+0x40>)
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	4a06      	ldr	r2, [pc, #24]	; (80047a0 <FLASH_Program_Byte+0x40>)
 8004786:	f043 0301 	orr.w	r3, r3, #1
 800478a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	701a      	strb	r2, [r3, #0]
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40023c00 	.word	0x40023c00

080047a4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80047a8:	4b2f      	ldr	r3, [pc, #188]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80047b4:	4b2d      	ldr	r3, [pc, #180]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f043 0310 	orr.w	r3, r3, #16
 80047bc:	4a2b      	ldr	r2, [pc, #172]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047be:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80047c0:	4b29      	ldr	r3, [pc, #164]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047c2:	2210      	movs	r2, #16
 80047c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80047c6:	4b28      	ldr	r3, [pc, #160]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d008      	beq.n	80047e4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80047d2:	4b26      	ldr	r3, [pc, #152]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	f043 0308 	orr.w	r3, r3, #8
 80047da:	4a24      	ldr	r2, [pc, #144]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047dc:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80047de:	4b22      	ldr	r3, [pc, #136]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047e0:	2220      	movs	r2, #32
 80047e2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80047e4:	4b20      	ldr	r3, [pc, #128]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d008      	beq.n	8004802 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80047f0:	4b1e      	ldr	r3, [pc, #120]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047f2:	69db      	ldr	r3, [r3, #28]
 80047f4:	f043 0304 	orr.w	r3, r3, #4
 80047f8:	4a1c      	ldr	r2, [pc, #112]	; (800486c <FLASH_SetErrorCode+0xc8>)
 80047fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80047fc:	4b1a      	ldr	r3, [pc, #104]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 80047fe:	2240      	movs	r2, #64	; 0x40
 8004800:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004802:	4b19      	ldr	r3, [pc, #100]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800480a:	2b00      	cmp	r3, #0
 800480c:	d008      	beq.n	8004820 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800480e:	4b17      	ldr	r3, [pc, #92]	; (800486c <FLASH_SetErrorCode+0xc8>)
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	f043 0302 	orr.w	r3, r3, #2
 8004816:	4a15      	ldr	r2, [pc, #84]	; (800486c <FLASH_SetErrorCode+0xc8>)
 8004818:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800481a:	4b13      	ldr	r3, [pc, #76]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 800481c:	2280      	movs	r2, #128	; 0x80
 800481e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004820:	4b11      	ldr	r3, [pc, #68]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d009      	beq.n	8004840 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800482c:	4b0f      	ldr	r3, [pc, #60]	; (800486c <FLASH_SetErrorCode+0xc8>)
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f043 0301 	orr.w	r3, r3, #1
 8004834:	4a0d      	ldr	r2, [pc, #52]	; (800486c <FLASH_SetErrorCode+0xc8>)
 8004836:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004838:	4b0b      	ldr	r3, [pc, #44]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 800483a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800483e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004840:	4b09      	ldr	r3, [pc, #36]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800484c:	4b07      	ldr	r3, [pc, #28]	; (800486c <FLASH_SetErrorCode+0xc8>)
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	f043 0320 	orr.w	r3, r3, #32
 8004854:	4a05      	ldr	r2, [pc, #20]	; (800486c <FLASH_SetErrorCode+0xc8>)
 8004856:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004858:	4b03      	ldr	r3, [pc, #12]	; (8004868 <FLASH_SetErrorCode+0xc4>)
 800485a:	2202      	movs	r2, #2
 800485c:	60da      	str	r2, [r3, #12]
  }
}
 800485e:	bf00      	nop
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr
 8004868:	40023c00 	.word	0x40023c00
 800486c:	20000b98 	.word	0x20000b98

08004870 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004882:	4b32      	ldr	r3, [pc, #200]	; (800494c <HAL_FLASHEx_Erase+0xdc>)
 8004884:	7e1b      	ldrb	r3, [r3, #24]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d101      	bne.n	800488e <HAL_FLASHEx_Erase+0x1e>
 800488a:	2302      	movs	r3, #2
 800488c:	e05a      	b.n	8004944 <HAL_FLASHEx_Erase+0xd4>
 800488e:	4b2f      	ldr	r3, [pc, #188]	; (800494c <HAL_FLASHEx_Erase+0xdc>)
 8004890:	2201      	movs	r2, #1
 8004892:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004894:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004898:	f7ff feaa 	bl	80045f0 <FLASH_WaitForLastOperation>
 800489c:	4603      	mov	r3, r0
 800489e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d14a      	bne.n	800493c <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ac:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d117      	bne.n	80048e6 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 f846 	bl	8004954 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048cc:	f7ff fe90 	bl	80045f0 <FLASH_WaitForLastOperation>
 80048d0:	4603      	mov	r3, r0
 80048d2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80048d4:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <HAL_FLASHEx_Erase+0xe0>)
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	4a1d      	ldr	r2, [pc, #116]	; (8004950 <HAL_FLASHEx_Erase+0xe0>)
 80048da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048de:	f023 0304 	bic.w	r3, r3, #4
 80048e2:	6113      	str	r3, [r2, #16]
 80048e4:	e028      	b.n	8004938 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	60bb      	str	r3, [r7, #8]
 80048ec:	e01c      	b.n	8004928 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	4619      	mov	r1, r3
 80048f6:	68b8      	ldr	r0, [r7, #8]
 80048f8:	f000 f866 	bl	80049c8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004900:	f7ff fe76 	bl	80045f0 <FLASH_WaitForLastOperation>
 8004904:	4603      	mov	r3, r0
 8004906:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004908:	4b11      	ldr	r3, [pc, #68]	; (8004950 <HAL_FLASHEx_Erase+0xe0>)
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	4a10      	ldr	r2, [pc, #64]	; (8004950 <HAL_FLASHEx_Erase+0xe0>)
 800490e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004912:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004914:	7bfb      	ldrb	r3, [r7, #15]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	601a      	str	r2, [r3, #0]
          break;
 8004920:	e00a      	b.n	8004938 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	3301      	adds	r3, #1
 8004926:	60bb      	str	r3, [r7, #8]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	4413      	add	r3, r2
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	429a      	cmp	r2, r3
 8004936:	d3da      	bcc.n	80048ee <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004938:	f000 f894 	bl	8004a64 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800493c:	4b03      	ldr	r3, [pc, #12]	; (800494c <HAL_FLASHEx_Erase+0xdc>)
 800493e:	2200      	movs	r2, #0
 8004940:	761a      	strb	r2, [r3, #24]

  return status;
 8004942:	7bfb      	ldrb	r3, [r7, #15]
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	20000b98 	.word	0x20000b98
 8004950:	40023c00 	.word	0x40023c00

08004954 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	4603      	mov	r3, r0
 800495c:	6039      	str	r1, [r7, #0]
 800495e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004960:	4b18      	ldr	r3, [pc, #96]	; (80049c4 <FLASH_MassErase+0x70>)
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	4a17      	ldr	r2, [pc, #92]	; (80049c4 <FLASH_MassErase+0x70>)
 8004966:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800496a:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	2b03      	cmp	r3, #3
 8004970:	d108      	bne.n	8004984 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8004972:	4b14      	ldr	r3, [pc, #80]	; (80049c4 <FLASH_MassErase+0x70>)
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	4a13      	ldr	r2, [pc, #76]	; (80049c4 <FLASH_MassErase+0x70>)
 8004978:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800497c:	f043 0304 	orr.w	r3, r3, #4
 8004980:	6113      	str	r3, [r2, #16]
 8004982:	e00f      	b.n	80049a4 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d106      	bne.n	8004998 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 800498a:	4b0e      	ldr	r3, [pc, #56]	; (80049c4 <FLASH_MassErase+0x70>)
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	4a0d      	ldr	r2, [pc, #52]	; (80049c4 <FLASH_MassErase+0x70>)
 8004990:	f043 0304 	orr.w	r3, r3, #4
 8004994:	6113      	str	r3, [r2, #16]
 8004996:	e005      	b.n	80049a4 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004998:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <FLASH_MassErase+0x70>)
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	4a09      	ldr	r2, [pc, #36]	; (80049c4 <FLASH_MassErase+0x70>)
 800499e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049a2:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80049a4:	4b07      	ldr	r3, [pc, #28]	; (80049c4 <FLASH_MassErase+0x70>)
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	79fb      	ldrb	r3, [r7, #7]
 80049aa:	021b      	lsls	r3, r3, #8
 80049ac:	4313      	orrs	r3, r2
 80049ae:	4a05      	ldr	r2, [pc, #20]	; (80049c4 <FLASH_MassErase+0x70>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b4:	6113      	str	r3, [r2, #16]
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	40023c00 	.word	0x40023c00

080049c8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80049d8:	78fb      	ldrb	r3, [r7, #3]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d102      	bne.n	80049e4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80049de:	2300      	movs	r3, #0
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	e010      	b.n	8004a06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d103      	bne.n	80049f2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80049ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	e009      	b.n	8004a06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80049f2:	78fb      	ldrb	r3, [r7, #3]
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d103      	bne.n	8004a00 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80049f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	e002      	b.n	8004a06 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004a00:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a04:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b0b      	cmp	r3, #11
 8004a0a:	d902      	bls.n	8004a12 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a12:	4b13      	ldr	r3, [pc, #76]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	4a12      	ldr	r2, [pc, #72]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a1c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004a1e:	4b10      	ldr	r3, [pc, #64]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	490f      	ldr	r1, [pc, #60]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	4a0c      	ldr	r2, [pc, #48]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a30:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004a34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004a36:	4b0a      	ldr	r3, [pc, #40]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a38:	691a      	ldr	r2, [r3, #16]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	4a07      	ldr	r2, [pc, #28]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a42:	f043 0302 	orr.w	r3, r3, #2
 8004a46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004a48:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	4a04      	ldr	r2, [pc, #16]	; (8004a60 <FLASH_Erase_Sector+0x98>)
 8004a4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a52:	6113      	str	r3, [r2, #16]
}
 8004a54:	bf00      	nop
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	40023c00 	.word	0x40023c00

08004a64 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004a68:	4b20      	ldr	r3, [pc, #128]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d017      	beq.n	8004aa4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004a74:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a1c      	ldr	r2, [pc, #112]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a7a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a7e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004a80:	4b1a      	ldr	r3, [pc, #104]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a19      	ldr	r2, [pc, #100]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a8a:	6013      	str	r3, [r2, #0]
 8004a8c:	4b17      	ldr	r3, [pc, #92]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a16      	ldr	r2, [pc, #88]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a96:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a98:	4b14      	ldr	r3, [pc, #80]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a13      	ldr	r2, [pc, #76]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004a9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004aa2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004aa4:	4b11      	ldr	r3, [pc, #68]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d017      	beq.n	8004ae0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004ab0:	4b0e      	ldr	r3, [pc, #56]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a0d      	ldr	r2, [pc, #52]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ab6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004aba:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004abc:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a0a      	ldr	r2, [pc, #40]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ac2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ac6:	6013      	str	r3, [r2, #0]
 8004ac8:	4b08      	ldr	r3, [pc, #32]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a07      	ldr	r2, [pc, #28]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ace:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ad2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ad4:	4b05      	ldr	r3, [pc, #20]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a04      	ldr	r2, [pc, #16]	; (8004aec <FLASH_FlushCaches+0x88>)
 8004ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ade:	6013      	str	r3, [r2, #0]
  }
}
 8004ae0:	bf00      	nop
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40023c00 	.word	0x40023c00

08004af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b089      	sub	sp, #36	; 0x24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004afa:	2300      	movs	r3, #0
 8004afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b06:	2300      	movs	r3, #0
 8004b08:	61fb      	str	r3, [r7, #28]
 8004b0a:	e177      	b.n	8004dfc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	f040 8166 	bne.w	8004df6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d005      	beq.n	8004b42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d130      	bne.n	8004ba4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b52:	43db      	mvns	r3, r3
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	4013      	ands	r3, r2
 8004b58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b78:	2201      	movs	r2, #1
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b80:	43db      	mvns	r3, r3
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	4013      	ands	r3, r2
 8004b86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	091b      	lsrs	r3, r3, #4
 8004b8e:	f003 0201 	and.w	r2, r3, #1
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69ba      	ldr	r2, [r7, #24]
 8004ba2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	2b03      	cmp	r3, #3
 8004bae:	d017      	beq.n	8004be0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	2203      	movs	r2, #3
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f003 0303 	and.w	r3, r3, #3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d123      	bne.n	8004c34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	08da      	lsrs	r2, r3, #3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3208      	adds	r2, #8
 8004bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	220f      	movs	r2, #15
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	691a      	ldr	r2, [r3, #16]
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	f003 0307 	and.w	r3, r3, #7
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	08da      	lsrs	r2, r3, #3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3208      	adds	r2, #8
 8004c2e:	69b9      	ldr	r1, [r7, #24]
 8004c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	2203      	movs	r2, #3
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	43db      	mvns	r3, r3
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	4013      	ands	r3, r2
 8004c4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f003 0203 	and.w	r2, r3, #3
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 80c0 	beq.w	8004df6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	4b66      	ldr	r3, [pc, #408]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7e:	4a65      	ldr	r2, [pc, #404]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c84:	6453      	str	r3, [r2, #68]	; 0x44
 8004c86:	4b63      	ldr	r3, [pc, #396]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c92:	4a61      	ldr	r2, [pc, #388]	; (8004e18 <HAL_GPIO_Init+0x328>)
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	089b      	lsrs	r3, r3, #2
 8004c98:	3302      	adds	r3, #2
 8004c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	220f      	movs	r2, #15
 8004caa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a58      	ldr	r2, [pc, #352]	; (8004e1c <HAL_GPIO_Init+0x32c>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d037      	beq.n	8004d2e <HAL_GPIO_Init+0x23e>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a57      	ldr	r2, [pc, #348]	; (8004e20 <HAL_GPIO_Init+0x330>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d031      	beq.n	8004d2a <HAL_GPIO_Init+0x23a>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a56      	ldr	r2, [pc, #344]	; (8004e24 <HAL_GPIO_Init+0x334>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d02b      	beq.n	8004d26 <HAL_GPIO_Init+0x236>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a55      	ldr	r2, [pc, #340]	; (8004e28 <HAL_GPIO_Init+0x338>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d025      	beq.n	8004d22 <HAL_GPIO_Init+0x232>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a54      	ldr	r2, [pc, #336]	; (8004e2c <HAL_GPIO_Init+0x33c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d01f      	beq.n	8004d1e <HAL_GPIO_Init+0x22e>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a53      	ldr	r2, [pc, #332]	; (8004e30 <HAL_GPIO_Init+0x340>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d019      	beq.n	8004d1a <HAL_GPIO_Init+0x22a>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a52      	ldr	r2, [pc, #328]	; (8004e34 <HAL_GPIO_Init+0x344>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d013      	beq.n	8004d16 <HAL_GPIO_Init+0x226>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a51      	ldr	r2, [pc, #324]	; (8004e38 <HAL_GPIO_Init+0x348>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00d      	beq.n	8004d12 <HAL_GPIO_Init+0x222>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a50      	ldr	r2, [pc, #320]	; (8004e3c <HAL_GPIO_Init+0x34c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d007      	beq.n	8004d0e <HAL_GPIO_Init+0x21e>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a4f      	ldr	r2, [pc, #316]	; (8004e40 <HAL_GPIO_Init+0x350>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d101      	bne.n	8004d0a <HAL_GPIO_Init+0x21a>
 8004d06:	2309      	movs	r3, #9
 8004d08:	e012      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d0a:	230a      	movs	r3, #10
 8004d0c:	e010      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d0e:	2308      	movs	r3, #8
 8004d10:	e00e      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d12:	2307      	movs	r3, #7
 8004d14:	e00c      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d16:	2306      	movs	r3, #6
 8004d18:	e00a      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d1a:	2305      	movs	r3, #5
 8004d1c:	e008      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d1e:	2304      	movs	r3, #4
 8004d20:	e006      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d22:	2303      	movs	r3, #3
 8004d24:	e004      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e002      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <HAL_GPIO_Init+0x240>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	69fa      	ldr	r2, [r7, #28]
 8004d32:	f002 0203 	and.w	r2, r2, #3
 8004d36:	0092      	lsls	r2, r2, #2
 8004d38:	4093      	lsls	r3, r2
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d40:	4935      	ldr	r1, [pc, #212]	; (8004e18 <HAL_GPIO_Init+0x328>)
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	089b      	lsrs	r3, r3, #2
 8004d46:	3302      	adds	r3, #2
 8004d48:	69ba      	ldr	r2, [r7, #24]
 8004d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d4e:	4b3d      	ldr	r3, [pc, #244]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	43db      	mvns	r3, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d6a:	69ba      	ldr	r2, [r7, #24]
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d72:	4a34      	ldr	r2, [pc, #208]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d78:	4b32      	ldr	r3, [pc, #200]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d003      	beq.n	8004d9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d9c:	4a29      	ldr	r2, [pc, #164]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004da2:	4b28      	ldr	r3, [pc, #160]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	43db      	mvns	r3, r3
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	4013      	ands	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004dbe:	69ba      	ldr	r2, [r7, #24]
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dc6:	4a1f      	ldr	r2, [pc, #124]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dcc:	4b1d      	ldr	r3, [pc, #116]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	43db      	mvns	r3, r3
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004df0:	4a14      	ldr	r2, [pc, #80]	; (8004e44 <HAL_GPIO_Init+0x354>)
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	3301      	adds	r3, #1
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	2b0f      	cmp	r3, #15
 8004e00:	f67f ae84 	bls.w	8004b0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e04:	bf00      	nop
 8004e06:	bf00      	nop
 8004e08:	3724      	adds	r7, #36	; 0x24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40023800 	.word	0x40023800
 8004e18:	40013800 	.word	0x40013800
 8004e1c:	40020000 	.word	0x40020000
 8004e20:	40020400 	.word	0x40020400
 8004e24:	40020800 	.word	0x40020800
 8004e28:	40020c00 	.word	0x40020c00
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	40021400 	.word	0x40021400
 8004e34:	40021800 	.word	0x40021800
 8004e38:	40021c00 	.word	0x40021c00
 8004e3c:	40022000 	.word	0x40022000
 8004e40:	40022400 	.word	0x40022400
 8004e44:	40013c00 	.word	0x40013c00

08004e48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	460b      	mov	r3, r1
 8004e52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691a      	ldr	r2, [r3, #16]
 8004e58:	887b      	ldrh	r3, [r7, #2]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d002      	beq.n	8004e66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e60:	2301      	movs	r3, #1
 8004e62:	73fb      	strb	r3, [r7, #15]
 8004e64:	e001      	b.n	8004e6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e66:	2300      	movs	r3, #0
 8004e68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	460b      	mov	r3, r1
 8004e82:	807b      	strh	r3, [r7, #2]
 8004e84:	4613      	mov	r3, r2
 8004e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e88:	787b      	ldrb	r3, [r7, #1]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e8e:	887a      	ldrh	r2, [r7, #2]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e94:	e003      	b.n	8004e9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e96:	887b      	ldrh	r3, [r7, #2]
 8004e98:	041a      	lsls	r2, r3, #16
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	619a      	str	r2, [r3, #24]
}
 8004e9e:	bf00      	nop
 8004ea0:	370c      	adds	r7, #12
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b085      	sub	sp, #20
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ebc:	887a      	ldrh	r2, [r7, #2]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	041a      	lsls	r2, r3, #16
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	43d9      	mvns	r1, r3
 8004ec8:	887b      	ldrh	r3, [r7, #2]
 8004eca:	400b      	ands	r3, r1
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	619a      	str	r2, [r3, #24]
}
 8004ed2:	bf00      	nop
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004eea:	4b08      	ldr	r3, [pc, #32]	; (8004f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	88fb      	ldrh	r3, [r7, #6]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d006      	beq.n	8004f04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ef6:	4a05      	ldr	r2, [pc, #20]	; (8004f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004efc:	88fb      	ldrh	r3, [r7, #6]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fc f8ea 	bl	80010d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f04:	bf00      	nop
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40013c00 	.word	0x40013c00

08004f10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e12b      	b.n	800517a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d106      	bne.n	8004f3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7fd fa08 	bl	800234c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2224      	movs	r2, #36	; 0x24
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0201 	bic.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f74:	f001 fb4e 	bl	8006614 <HAL_RCC_GetPCLK1Freq>
 8004f78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	4a81      	ldr	r2, [pc, #516]	; (8005184 <HAL_I2C_Init+0x274>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d807      	bhi.n	8004f94 <HAL_I2C_Init+0x84>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4a80      	ldr	r2, [pc, #512]	; (8005188 <HAL_I2C_Init+0x278>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	bf94      	ite	ls
 8004f8c:	2301      	movls	r3, #1
 8004f8e:	2300      	movhi	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	e006      	b.n	8004fa2 <HAL_I2C_Init+0x92>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4a7d      	ldr	r2, [pc, #500]	; (800518c <HAL_I2C_Init+0x27c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	bf94      	ite	ls
 8004f9c:	2301      	movls	r3, #1
 8004f9e:	2300      	movhi	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e0e7      	b.n	800517a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4a78      	ldr	r2, [pc, #480]	; (8005190 <HAL_I2C_Init+0x280>)
 8004fae:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb2:	0c9b      	lsrs	r3, r3, #18
 8004fb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	4a6a      	ldr	r2, [pc, #424]	; (8005184 <HAL_I2C_Init+0x274>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d802      	bhi.n	8004fe4 <HAL_I2C_Init+0xd4>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	e009      	b.n	8004ff8 <HAL_I2C_Init+0xe8>
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	4a69      	ldr	r2, [pc, #420]	; (8005194 <HAL_I2C_Init+0x284>)
 8004ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff4:	099b      	lsrs	r3, r3, #6
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6812      	ldr	r2, [r2, #0]
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800500a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	495c      	ldr	r1, [pc, #368]	; (8005184 <HAL_I2C_Init+0x274>)
 8005014:	428b      	cmp	r3, r1
 8005016:	d819      	bhi.n	800504c <HAL_I2C_Init+0x13c>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	1e59      	subs	r1, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	fbb1 f3f3 	udiv	r3, r1, r3
 8005026:	1c59      	adds	r1, r3, #1
 8005028:	f640 73fc 	movw	r3, #4092	; 0xffc
 800502c:	400b      	ands	r3, r1
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <HAL_I2C_Init+0x138>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	1e59      	subs	r1, r3, #1
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005040:	3301      	adds	r3, #1
 8005042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005046:	e051      	b.n	80050ec <HAL_I2C_Init+0x1dc>
 8005048:	2304      	movs	r3, #4
 800504a:	e04f      	b.n	80050ec <HAL_I2C_Init+0x1dc>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d111      	bne.n	8005078 <HAL_I2C_Init+0x168>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	1e58      	subs	r0, r3, #1
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6859      	ldr	r1, [r3, #4]
 800505c:	460b      	mov	r3, r1
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	440b      	add	r3, r1
 8005062:	fbb0 f3f3 	udiv	r3, r0, r3
 8005066:	3301      	adds	r3, #1
 8005068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800506c:	2b00      	cmp	r3, #0
 800506e:	bf0c      	ite	eq
 8005070:	2301      	moveq	r3, #1
 8005072:	2300      	movne	r3, #0
 8005074:	b2db      	uxtb	r3, r3
 8005076:	e012      	b.n	800509e <HAL_I2C_Init+0x18e>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	1e58      	subs	r0, r3, #1
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6859      	ldr	r1, [r3, #4]
 8005080:	460b      	mov	r3, r1
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	0099      	lsls	r1, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	fbb0 f3f3 	udiv	r3, r0, r3
 800508e:	3301      	adds	r3, #1
 8005090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005094:	2b00      	cmp	r3, #0
 8005096:	bf0c      	ite	eq
 8005098:	2301      	moveq	r3, #1
 800509a:	2300      	movne	r3, #0
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <HAL_I2C_Init+0x196>
 80050a2:	2301      	movs	r3, #1
 80050a4:	e022      	b.n	80050ec <HAL_I2C_Init+0x1dc>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10e      	bne.n	80050cc <HAL_I2C_Init+0x1bc>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	1e58      	subs	r0, r3, #1
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6859      	ldr	r1, [r3, #4]
 80050b6:	460b      	mov	r3, r1
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	440b      	add	r3, r1
 80050bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80050c0:	3301      	adds	r3, #1
 80050c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050ca:	e00f      	b.n	80050ec <HAL_I2C_Init+0x1dc>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	1e58      	subs	r0, r3, #1
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6859      	ldr	r1, [r3, #4]
 80050d4:	460b      	mov	r3, r1
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	440b      	add	r3, r1
 80050da:	0099      	lsls	r1, r3, #2
 80050dc:	440b      	add	r3, r1
 80050de:	fbb0 f3f3 	udiv	r3, r0, r3
 80050e2:	3301      	adds	r3, #1
 80050e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	6809      	ldr	r1, [r1, #0]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69da      	ldr	r2, [r3, #28]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	431a      	orrs	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	430a      	orrs	r2, r1
 800510e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800511a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6911      	ldr	r1, [r2, #16]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	68d2      	ldr	r2, [r2, #12]
 8005126:	4311      	orrs	r1, r2
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6812      	ldr	r2, [r2, #0]
 800512c:	430b      	orrs	r3, r1
 800512e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695a      	ldr	r2, [r3, #20]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	431a      	orrs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f042 0201 	orr.w	r2, r2, #1
 800515a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	000186a0 	.word	0x000186a0
 8005188:	001e847f 	.word	0x001e847f
 800518c:	003d08ff 	.word	0x003d08ff
 8005190:	431bde83 	.word	0x431bde83
 8005194:	10624dd3 	.word	0x10624dd3

08005198 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	607a      	str	r2, [r7, #4]
 80051a2:	461a      	mov	r2, r3
 80051a4:	460b      	mov	r3, r1
 80051a6:	817b      	strh	r3, [r7, #10]
 80051a8:	4613      	mov	r3, r2
 80051aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051ac:	f7fd fbe8 	bl	8002980 <HAL_GetTick>
 80051b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	f040 80e0 	bne.w	8005380 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	2319      	movs	r3, #25
 80051c6:	2201      	movs	r2, #1
 80051c8:	4970      	ldr	r1, [pc, #448]	; (800538c <HAL_I2C_Master_Transmit+0x1f4>)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 fa92 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051d6:	2302      	movs	r3, #2
 80051d8:	e0d3      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_I2C_Master_Transmit+0x50>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e0cc      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d007      	beq.n	800520e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f042 0201 	orr.w	r2, r2, #1
 800520c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800521c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2221      	movs	r2, #33	; 0x21
 8005222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2210      	movs	r2, #16
 800522a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	893a      	ldrh	r2, [r7, #8]
 800523e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005244:	b29a      	uxth	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4a50      	ldr	r2, [pc, #320]	; (8005390 <HAL_I2C_Master_Transmit+0x1f8>)
 800524e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005250:	8979      	ldrh	r1, [r7, #10]
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	6a3a      	ldr	r2, [r7, #32]
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f000 f9ca 	bl	80055f0 <I2C_MasterRequestWrite>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e08d      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005266:	2300      	movs	r3, #0
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800527c:	e066      	b.n	800534c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	6a39      	ldr	r1, [r7, #32]
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 fb0c 	bl	80058a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00d      	beq.n	80052aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	2b04      	cmp	r3, #4
 8005294:	d107      	bne.n	80052a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e06b      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	781a      	ldrb	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b04      	cmp	r3, #4
 80052e6:	d11b      	bne.n	8005320 <HAL_I2C_Master_Transmit+0x188>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d017      	beq.n	8005320 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	781a      	ldrb	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005300:	1c5a      	adds	r2, r3, #1
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	6a39      	ldr	r1, [r7, #32]
 8005324:	68f8      	ldr	r0, [r7, #12]
 8005326:	f000 fafc 	bl	8005922 <I2C_WaitOnBTFFlagUntilTimeout>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00d      	beq.n	800534c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	2b04      	cmp	r3, #4
 8005336:	d107      	bne.n	8005348 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005346:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e01a      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005350:	2b00      	cmp	r3, #0
 8005352:	d194      	bne.n	800527e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005362:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800537c:	2300      	movs	r3, #0
 800537e:	e000      	b.n	8005382 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005380:	2302      	movs	r3, #2
  }
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	00100002 	.word	0x00100002
 8005390:	ffff0000 	.word	0xffff0000

08005394 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08a      	sub	sp, #40	; 0x28
 8005398:	af02      	add	r7, sp, #8
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	607a      	str	r2, [r7, #4]
 800539e:	603b      	str	r3, [r7, #0]
 80053a0:	460b      	mov	r3, r1
 80053a2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80053a4:	f7fd faec 	bl	8002980 <HAL_GetTick>
 80053a8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b20      	cmp	r3, #32
 80053b8:	f040 8111 	bne.w	80055de <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	9300      	str	r3, [sp, #0]
 80053c0:	2319      	movs	r3, #25
 80053c2:	2201      	movs	r2, #1
 80053c4:	4988      	ldr	r1, [pc, #544]	; (80055e8 <HAL_I2C_IsDeviceReady+0x254>)
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f000 f994 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80053d2:	2302      	movs	r3, #2
 80053d4:	e104      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d101      	bne.n	80053e4 <HAL_I2C_IsDeviceReady+0x50>
 80053e0:	2302      	movs	r3, #2
 80053e2:	e0fd      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d007      	beq.n	800540a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0201 	orr.w	r2, r2, #1
 8005408:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005418:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2224      	movs	r2, #36	; 0x24
 800541e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4a70      	ldr	r2, [pc, #448]	; (80055ec <HAL_I2C_IsDeviceReady+0x258>)
 800542c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800543c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2200      	movs	r2, #0
 8005446:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 f952 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00d      	beq.n	8005472 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005464:	d103      	bne.n	800546e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f44f 7200 	mov.w	r2, #512	; 0x200
 800546c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e0b6      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005472:	897b      	ldrh	r3, [r7, #10]
 8005474:	b2db      	uxtb	r3, r3
 8005476:	461a      	mov	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005480:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005482:	f7fd fa7d 	bl	8002980 <HAL_GetTick>
 8005486:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b02      	cmp	r3, #2
 8005494:	bf0c      	ite	eq
 8005496:	2301      	moveq	r3, #1
 8005498:	2300      	movne	r3, #0
 800549a:	b2db      	uxtb	r3, r3
 800549c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054ac:	bf0c      	ite	eq
 80054ae:	2301      	moveq	r3, #1
 80054b0:	2300      	movne	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80054b6:	e025      	b.n	8005504 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054b8:	f7fd fa62 	bl	8002980 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d302      	bcc.n	80054ce <HAL_I2C_IsDeviceReady+0x13a>
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d103      	bne.n	80054d6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	22a0      	movs	r2, #160	; 0xa0
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	f003 0302 	and.w	r3, r3, #2
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054fa:	bf0c      	ite	eq
 80054fc:	2301      	moveq	r3, #1
 80054fe:	2300      	movne	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2ba0      	cmp	r3, #160	; 0xa0
 800550e:	d005      	beq.n	800551c <HAL_I2C_IsDeviceReady+0x188>
 8005510:	7dfb      	ldrb	r3, [r7, #23]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HAL_I2C_IsDeviceReady+0x188>
 8005516:	7dbb      	ldrb	r3, [r7, #22]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0cd      	beq.n	80054b8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b02      	cmp	r3, #2
 8005530:	d129      	bne.n	8005586 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005540:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005542:	2300      	movs	r3, #0
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	2319      	movs	r3, #25
 800555e:	2201      	movs	r2, #1
 8005560:	4921      	ldr	r1, [pc, #132]	; (80055e8 <HAL_I2C_IsDeviceReady+0x254>)
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 f8c6 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e036      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2220      	movs	r2, #32
 8005576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e02c      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005594:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800559e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	9300      	str	r3, [sp, #0]
 80055a4:	2319      	movs	r3, #25
 80055a6:	2201      	movs	r2, #1
 80055a8:	490f      	ldr	r1, [pc, #60]	; (80055e8 <HAL_I2C_IsDeviceReady+0x254>)
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 f8a2 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e012      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	3301      	adds	r3, #1
 80055be:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	f4ff af32 	bcc.w	800542e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2220      	movs	r2, #32
 80055ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e000      	b.n	80055e0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80055de:	2302      	movs	r3, #2
  }
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3720      	adds	r7, #32
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	00100002 	.word	0x00100002
 80055ec:	ffff0000 	.word	0xffff0000

080055f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b088      	sub	sp, #32
 80055f4:	af02      	add	r7, sp, #8
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	607a      	str	r2, [r7, #4]
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	460b      	mov	r3, r1
 80055fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005604:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b08      	cmp	r3, #8
 800560a:	d006      	beq.n	800561a <I2C_MasterRequestWrite+0x2a>
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d003      	beq.n	800561a <I2C_MasterRequestWrite+0x2a>
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005618:	d108      	bne.n	800562c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	e00b      	b.n	8005644 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005630:	2b12      	cmp	r3, #18
 8005632:	d107      	bne.n	8005644 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005642:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 f84f 	bl	80056f4 <I2C_WaitOnFlagUntilTimeout>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00d      	beq.n	8005678 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005666:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800566a:	d103      	bne.n	8005674 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005672:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e035      	b.n	80056e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005680:	d108      	bne.n	8005694 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005682:	897b      	ldrh	r3, [r7, #10]
 8005684:	b2db      	uxtb	r3, r3
 8005686:	461a      	mov	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005690:	611a      	str	r2, [r3, #16]
 8005692:	e01b      	b.n	80056cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005694:	897b      	ldrh	r3, [r7, #10]
 8005696:	11db      	asrs	r3, r3, #7
 8005698:	b2db      	uxtb	r3, r3
 800569a:	f003 0306 	and.w	r3, r3, #6
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	f063 030f 	orn	r3, r3, #15
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	490e      	ldr	r1, [pc, #56]	; (80056ec <I2C_MasterRequestWrite+0xfc>)
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f875 	bl	80057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e010      	b.n	80056e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056c2:	897b      	ldrh	r3, [r7, #10]
 80056c4:	b2da      	uxtb	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	4907      	ldr	r1, [pc, #28]	; (80056f0 <I2C_MasterRequestWrite+0x100>)
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f000 f865 	bl	80057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e000      	b.n	80056e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	00010008 	.word	0x00010008
 80056f0:	00010002 	.word	0x00010002

080056f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	603b      	str	r3, [r7, #0]
 8005700:	4613      	mov	r3, r2
 8005702:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005704:	e025      	b.n	8005752 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d021      	beq.n	8005752 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800570e:	f7fd f937 	bl	8002980 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d302      	bcc.n	8005724 <I2C_WaitOnFlagUntilTimeout+0x30>
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d116      	bne.n	8005752 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2220      	movs	r2, #32
 800572e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	f043 0220 	orr.w	r2, r3, #32
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e023      	b.n	800579a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	0c1b      	lsrs	r3, r3, #16
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b01      	cmp	r3, #1
 800575a:	d10d      	bne.n	8005778 <I2C_WaitOnFlagUntilTimeout+0x84>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	43da      	mvns	r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4013      	ands	r3, r2
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	bf0c      	ite	eq
 800576e:	2301      	moveq	r3, #1
 8005770:	2300      	movne	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	461a      	mov	r2, r3
 8005776:	e00c      	b.n	8005792 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	43da      	mvns	r2, r3
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	4013      	ands	r3, r2
 8005784:	b29b      	uxth	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	bf0c      	ite	eq
 800578a:	2301      	moveq	r3, #1
 800578c:	2300      	movne	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	461a      	mov	r2, r3
 8005792:	79fb      	ldrb	r3, [r7, #7]
 8005794:	429a      	cmp	r2, r3
 8005796:	d0b6      	beq.n	8005706 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057b0:	e051      	b.n	8005856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c0:	d123      	bne.n	800580a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80057da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	f043 0204 	orr.w	r2, r3, #4
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e046      	b.n	8005898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d021      	beq.n	8005856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005812:	f7fd f8b5 	bl	8002980 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	429a      	cmp	r2, r3
 8005820:	d302      	bcc.n	8005828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d116      	bne.n	8005856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005842:	f043 0220 	orr.w	r2, r3, #32
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e020      	b.n	8005898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	0c1b      	lsrs	r3, r3, #16
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b01      	cmp	r3, #1
 800585e:	d10c      	bne.n	800587a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	43da      	mvns	r2, r3
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	4013      	ands	r3, r2
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	bf14      	ite	ne
 8005872:	2301      	movne	r3, #1
 8005874:	2300      	moveq	r3, #0
 8005876:	b2db      	uxtb	r3, r3
 8005878:	e00b      	b.n	8005892 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	43da      	mvns	r2, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	4013      	ands	r3, r2
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	bf14      	ite	ne
 800588c:	2301      	movne	r3, #1
 800588e:	2300      	moveq	r3, #0
 8005890:	b2db      	uxtb	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d18d      	bne.n	80057b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058ac:	e02d      	b.n	800590a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 f878 	bl	80059a4 <I2C_IsAcknowledgeFailed>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d001      	beq.n	80058be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e02d      	b.n	800591a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c4:	d021      	beq.n	800590a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058c6:	f7fd f85b 	bl	8002980 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d302      	bcc.n	80058dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d116      	bne.n	800590a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	f043 0220 	orr.w	r2, r3, #32
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e007      	b.n	800591a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005914:	2b80      	cmp	r3, #128	; 0x80
 8005916:	d1ca      	bne.n	80058ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b084      	sub	sp, #16
 8005926:	af00      	add	r7, sp, #0
 8005928:	60f8      	str	r0, [r7, #12]
 800592a:	60b9      	str	r1, [r7, #8]
 800592c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800592e:	e02d      	b.n	800598c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 f837 	bl	80059a4 <I2C_IsAcknowledgeFailed>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e02d      	b.n	800599c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005946:	d021      	beq.n	800598c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005948:	f7fd f81a 	bl	8002980 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	429a      	cmp	r2, r3
 8005956:	d302      	bcc.n	800595e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d116      	bne.n	800598c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2220      	movs	r2, #32
 8005968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005978:	f043 0220 	orr.w	r2, r3, #32
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e007      	b.n	800599c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	f003 0304 	and.w	r3, r3, #4
 8005996:	2b04      	cmp	r3, #4
 8005998:	d1ca      	bne.n	8005930 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059ba:	d11b      	bne.n	80059f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e0:	f043 0204 	orr.w	r2, r3, #4
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e000      	b.n	80059f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
 8005a0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b20      	cmp	r3, #32
 8005a16:	d129      	bne.n	8005a6c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2224      	movs	r2, #36	; 0x24
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0201 	bic.w	r2, r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0210 	bic.w	r2, r2, #16
 8005a3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0201 	orr.w	r2, r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	e000      	b.n	8005a6e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	370c      	adds	r7, #12
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr

08005a7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b085      	sub	sp, #20
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
 8005a82:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005a84:	2300      	movs	r3, #0
 8005a86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	d12a      	bne.n	8005aea <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2224      	movs	r2, #36	; 0x24
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 0201 	bic.w	r2, r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005ab4:	89fb      	ldrh	r3, [r7, #14]
 8005ab6:	f023 030f 	bic.w	r3, r3, #15
 8005aba:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	89fb      	ldrh	r3, [r7, #14]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	89fa      	ldrh	r2, [r7, #14]
 8005acc:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f042 0201 	orr.w	r2, r2, #1
 8005adc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e000      	b.n	8005aec <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005aea:	2302      	movs	r3, #2
  }
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005afa:	b08f      	sub	sp, #60	; 0x3c
 8005afc:	af0a      	add	r7, sp, #40	; 0x28
 8005afe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e10f      	b.n	8005d2a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d106      	bne.n	8005b2a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7fc fd3b 	bl	80025a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2203      	movs	r2, #3
 8005b2e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d102      	bne.n	8005b44 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f003 fd2a 	bl	80095a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	687e      	ldr	r6, [r7, #4]
 8005b56:	466d      	mov	r5, sp
 8005b58:	f106 0410 	add.w	r4, r6, #16
 8005b5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b64:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005b68:	e885 0003 	stmia.w	r5, {r0, r1}
 8005b6c:	1d33      	adds	r3, r6, #4
 8005b6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b70:	6838      	ldr	r0, [r7, #0]
 8005b72:	f003 fcb5 	bl	80094e0 <USB_CoreInit>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d005      	beq.n	8005b88 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e0d0      	b.n	8005d2a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f003 fd18 	bl	80095c4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b94:	2300      	movs	r3, #0
 8005b96:	73fb      	strb	r3, [r7, #15]
 8005b98:	e04a      	b.n	8005c30 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005b9a:	7bfa      	ldrb	r2, [r7, #15]
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	4413      	add	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	440b      	add	r3, r1
 8005ba8:	333d      	adds	r3, #61	; 0x3d
 8005baa:	2201      	movs	r2, #1
 8005bac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005bae:	7bfa      	ldrb	r2, [r7, #15]
 8005bb0:	6879      	ldr	r1, [r7, #4]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	00db      	lsls	r3, r3, #3
 8005bb6:	4413      	add	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	440b      	add	r3, r1
 8005bbc:	333c      	adds	r3, #60	; 0x3c
 8005bbe:	7bfa      	ldrb	r2, [r7, #15]
 8005bc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005bc2:	7bfa      	ldrb	r2, [r7, #15]
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
 8005bc6:	b298      	uxth	r0, r3
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	00db      	lsls	r3, r3, #3
 8005bce:	4413      	add	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	440b      	add	r3, r1
 8005bd4:	3344      	adds	r3, #68	; 0x44
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005bda:	7bfa      	ldrb	r2, [r7, #15]
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	4613      	mov	r3, r2
 8005be0:	00db      	lsls	r3, r3, #3
 8005be2:	4413      	add	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	440b      	add	r3, r1
 8005be8:	3340      	adds	r3, #64	; 0x40
 8005bea:	2200      	movs	r2, #0
 8005bec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005bee:	7bfa      	ldrb	r2, [r7, #15]
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	4413      	add	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	440b      	add	r3, r1
 8005bfc:	3348      	adds	r3, #72	; 0x48
 8005bfe:	2200      	movs	r2, #0
 8005c00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005c02:	7bfa      	ldrb	r2, [r7, #15]
 8005c04:	6879      	ldr	r1, [r7, #4]
 8005c06:	4613      	mov	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	440b      	add	r3, r1
 8005c10:	334c      	adds	r3, #76	; 0x4c
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005c16:	7bfa      	ldrb	r2, [r7, #15]
 8005c18:	6879      	ldr	r1, [r7, #4]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	00db      	lsls	r3, r3, #3
 8005c1e:	4413      	add	r3, r2
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	440b      	add	r3, r1
 8005c24:	3354      	adds	r3, #84	; 0x54
 8005c26:	2200      	movs	r2, #0
 8005c28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	73fb      	strb	r3, [r7, #15]
 8005c30:	7bfa      	ldrb	r2, [r7, #15]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d3af      	bcc.n	8005b9a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	73fb      	strb	r3, [r7, #15]
 8005c3e:	e044      	b.n	8005cca <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005c40:	7bfa      	ldrb	r2, [r7, #15]
 8005c42:	6879      	ldr	r1, [r7, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	4413      	add	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005c52:	2200      	movs	r2, #0
 8005c54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005c56:	7bfa      	ldrb	r2, [r7, #15]
 8005c58:	6879      	ldr	r1, [r7, #4]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	00db      	lsls	r3, r3, #3
 8005c5e:	4413      	add	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	440b      	add	r3, r1
 8005c64:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005c68:	7bfa      	ldrb	r2, [r7, #15]
 8005c6a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005c6c:	7bfa      	ldrb	r2, [r7, #15]
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	4613      	mov	r3, r2
 8005c72:	00db      	lsls	r3, r3, #3
 8005c74:	4413      	add	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	440b      	add	r3, r1
 8005c7a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005c7e:	2200      	movs	r2, #0
 8005c80:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005c82:	7bfa      	ldrb	r2, [r7, #15]
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	4613      	mov	r3, r2
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	4413      	add	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	440b      	add	r3, r1
 8005c90:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005c98:	7bfa      	ldrb	r2, [r7, #15]
 8005c9a:	6879      	ldr	r1, [r7, #4]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	4413      	add	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	440b      	add	r3, r1
 8005ca6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005caa:	2200      	movs	r2, #0
 8005cac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005cae:	7bfa      	ldrb	r2, [r7, #15]
 8005cb0:	6879      	ldr	r1, [r7, #4]
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	4413      	add	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	440b      	add	r3, r1
 8005cbc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	73fb      	strb	r3, [r7, #15]
 8005cca:	7bfa      	ldrb	r2, [r7, #15]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d3b5      	bcc.n	8005c40 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	603b      	str	r3, [r7, #0]
 8005cda:	687e      	ldr	r6, [r7, #4]
 8005cdc:	466d      	mov	r5, sp
 8005cde:	f106 0410 	add.w	r4, r6, #16
 8005ce2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005cee:	e885 0003 	stmia.w	r5, {r0, r1}
 8005cf2:	1d33      	adds	r3, r6, #4
 8005cf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005cf6:	6838      	ldr	r0, [r7, #0]
 8005cf8:	f003 fcb0 	bl	800965c <USB_DevInit>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d005      	beq.n	8005d0e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2202      	movs	r2, #2
 8005d06:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e00d      	b.n	8005d2a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f003 fe7b 	bl	8009a1e <USB_DevDisconnect>

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3714      	adds	r7, #20
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005d34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e267      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d075      	beq.n	8005e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d52:	4b88      	ldr	r3, [pc, #544]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f003 030c 	and.w	r3, r3, #12
 8005d5a:	2b04      	cmp	r3, #4
 8005d5c:	d00c      	beq.n	8005d78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d5e:	4b85      	ldr	r3, [pc, #532]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d66:	2b08      	cmp	r3, #8
 8005d68:	d112      	bne.n	8005d90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d6a:	4b82      	ldr	r3, [pc, #520]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d76:	d10b      	bne.n	8005d90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d78:	4b7e      	ldr	r3, [pc, #504]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d05b      	beq.n	8005e3c <HAL_RCC_OscConfig+0x108>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d157      	bne.n	8005e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e242      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d98:	d106      	bne.n	8005da8 <HAL_RCC_OscConfig+0x74>
 8005d9a:	4b76      	ldr	r3, [pc, #472]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a75      	ldr	r2, [pc, #468]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	e01d      	b.n	8005de4 <HAL_RCC_OscConfig+0xb0>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005db0:	d10c      	bne.n	8005dcc <HAL_RCC_OscConfig+0x98>
 8005db2:	4b70      	ldr	r3, [pc, #448]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a6f      	ldr	r2, [pc, #444]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4b6d      	ldr	r3, [pc, #436]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a6c      	ldr	r2, [pc, #432]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dc8:	6013      	str	r3, [r2, #0]
 8005dca:	e00b      	b.n	8005de4 <HAL_RCC_OscConfig+0xb0>
 8005dcc:	4b69      	ldr	r3, [pc, #420]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a68      	ldr	r2, [pc, #416]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dd6:	6013      	str	r3, [r2, #0]
 8005dd8:	4b66      	ldr	r3, [pc, #408]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a65      	ldr	r2, [pc, #404]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d013      	beq.n	8005e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dec:	f7fc fdc8 	bl	8002980 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005df4:	f7fc fdc4 	bl	8002980 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b64      	cmp	r3, #100	; 0x64
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e207      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e06:	4b5b      	ldr	r3, [pc, #364]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d0f0      	beq.n	8005df4 <HAL_RCC_OscConfig+0xc0>
 8005e12:	e014      	b.n	8005e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e14:	f7fc fdb4 	bl	8002980 <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e1a:	e008      	b.n	8005e2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e1c:	f7fc fdb0 	bl	8002980 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b64      	cmp	r3, #100	; 0x64
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e1f3      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2e:	4b51      	ldr	r3, [pc, #324]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1f0      	bne.n	8005e1c <HAL_RCC_OscConfig+0xe8>
 8005e3a:	e000      	b.n	8005e3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d063      	beq.n	8005f12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e4a:	4b4a      	ldr	r3, [pc, #296]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f003 030c 	and.w	r3, r3, #12
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00b      	beq.n	8005e6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e56:	4b47      	ldr	r3, [pc, #284]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d11c      	bne.n	8005e9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e62:	4b44      	ldr	r3, [pc, #272]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d116      	bne.n	8005e9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e6e:	4b41      	ldr	r3, [pc, #260]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d005      	beq.n	8005e86 <HAL_RCC_OscConfig+0x152>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d001      	beq.n	8005e86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e1c7      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e86:	4b3b      	ldr	r3, [pc, #236]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	00db      	lsls	r3, r3, #3
 8005e94:	4937      	ldr	r1, [pc, #220]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e9a:	e03a      	b.n	8005f12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d020      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ea4:	4b34      	ldr	r3, [pc, #208]	; (8005f78 <HAL_RCC_OscConfig+0x244>)
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eaa:	f7fc fd69 	bl	8002980 <HAL_GetTick>
 8005eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eb0:	e008      	b.n	8005ec4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eb2:	f7fc fd65 	bl	8002980 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d901      	bls.n	8005ec4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e1a8      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec4:	4b2b      	ldr	r3, [pc, #172]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0f0      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ed0:	4b28      	ldr	r3, [pc, #160]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	4925      	ldr	r1, [pc, #148]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	600b      	str	r3, [r1, #0]
 8005ee4:	e015      	b.n	8005f12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ee6:	4b24      	ldr	r3, [pc, #144]	; (8005f78 <HAL_RCC_OscConfig+0x244>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eec:	f7fc fd48 	bl	8002980 <HAL_GetTick>
 8005ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ef2:	e008      	b.n	8005f06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ef4:	f7fc fd44 	bl	8002980 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e187      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f06:	4b1b      	ldr	r3, [pc, #108]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1f0      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0308 	and.w	r3, r3, #8
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d036      	beq.n	8005f8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d016      	beq.n	8005f54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f26:	4b15      	ldr	r3, [pc, #84]	; (8005f7c <HAL_RCC_OscConfig+0x248>)
 8005f28:	2201      	movs	r2, #1
 8005f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f2c:	f7fc fd28 	bl	8002980 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f34:	f7fc fd24 	bl	8002980 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e167      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f46:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <HAL_RCC_OscConfig+0x240>)
 8005f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d0f0      	beq.n	8005f34 <HAL_RCC_OscConfig+0x200>
 8005f52:	e01b      	b.n	8005f8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f54:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <HAL_RCC_OscConfig+0x248>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f5a:	f7fc fd11 	bl	8002980 <HAL_GetTick>
 8005f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f60:	e00e      	b.n	8005f80 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f62:	f7fc fd0d 	bl	8002980 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d907      	bls.n	8005f80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e150      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
 8005f74:	40023800 	.word	0x40023800
 8005f78:	42470000 	.word	0x42470000
 8005f7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f80:	4b88      	ldr	r3, [pc, #544]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8005f82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1ea      	bne.n	8005f62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0304 	and.w	r3, r3, #4
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 8097 	beq.w	80060c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f9e:	4b81      	ldr	r3, [pc, #516]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10f      	bne.n	8005fca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005faa:	2300      	movs	r3, #0
 8005fac:	60bb      	str	r3, [r7, #8]
 8005fae:	4b7d      	ldr	r3, [pc, #500]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8005fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb2:	4a7c      	ldr	r2, [pc, #496]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8005fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8005fba:	4b7a      	ldr	r3, [pc, #488]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fc2:	60bb      	str	r3, [r7, #8]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fca:	4b77      	ldr	r3, [pc, #476]	; (80061a8 <HAL_RCC_OscConfig+0x474>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d118      	bne.n	8006008 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fd6:	4b74      	ldr	r3, [pc, #464]	; (80061a8 <HAL_RCC_OscConfig+0x474>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a73      	ldr	r2, [pc, #460]	; (80061a8 <HAL_RCC_OscConfig+0x474>)
 8005fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fe2:	f7fc fccd 	bl	8002980 <HAL_GetTick>
 8005fe6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe8:	e008      	b.n	8005ffc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fea:	f7fc fcc9 	bl	8002980 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e10c      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffc:	4b6a      	ldr	r3, [pc, #424]	; (80061a8 <HAL_RCC_OscConfig+0x474>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006004:	2b00      	cmp	r3, #0
 8006006:	d0f0      	beq.n	8005fea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d106      	bne.n	800601e <HAL_RCC_OscConfig+0x2ea>
 8006010:	4b64      	ldr	r3, [pc, #400]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006014:	4a63      	ldr	r2, [pc, #396]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006016:	f043 0301 	orr.w	r3, r3, #1
 800601a:	6713      	str	r3, [r2, #112]	; 0x70
 800601c:	e01c      	b.n	8006058 <HAL_RCC_OscConfig+0x324>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b05      	cmp	r3, #5
 8006024:	d10c      	bne.n	8006040 <HAL_RCC_OscConfig+0x30c>
 8006026:	4b5f      	ldr	r3, [pc, #380]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800602a:	4a5e      	ldr	r2, [pc, #376]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 800602c:	f043 0304 	orr.w	r3, r3, #4
 8006030:	6713      	str	r3, [r2, #112]	; 0x70
 8006032:	4b5c      	ldr	r3, [pc, #368]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006036:	4a5b      	ldr	r2, [pc, #364]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006038:	f043 0301 	orr.w	r3, r3, #1
 800603c:	6713      	str	r3, [r2, #112]	; 0x70
 800603e:	e00b      	b.n	8006058 <HAL_RCC_OscConfig+0x324>
 8006040:	4b58      	ldr	r3, [pc, #352]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006044:	4a57      	ldr	r2, [pc, #348]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006046:	f023 0301 	bic.w	r3, r3, #1
 800604a:	6713      	str	r3, [r2, #112]	; 0x70
 800604c:	4b55      	ldr	r3, [pc, #340]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 800604e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006050:	4a54      	ldr	r2, [pc, #336]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006052:	f023 0304 	bic.w	r3, r3, #4
 8006056:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d015      	beq.n	800608c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006060:	f7fc fc8e 	bl	8002980 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006066:	e00a      	b.n	800607e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006068:	f7fc fc8a 	bl	8002980 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	f241 3288 	movw	r2, #5000	; 0x1388
 8006076:	4293      	cmp	r3, r2
 8006078:	d901      	bls.n	800607e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800607a:	2303      	movs	r3, #3
 800607c:	e0cb      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800607e:	4b49      	ldr	r3, [pc, #292]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0ee      	beq.n	8006068 <HAL_RCC_OscConfig+0x334>
 800608a:	e014      	b.n	80060b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800608c:	f7fc fc78 	bl	8002980 <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006092:	e00a      	b.n	80060aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006094:	f7fc fc74 	bl	8002980 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	f241 3288 	movw	r2, #5000	; 0x1388
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d901      	bls.n	80060aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e0b5      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060aa:	4b3e      	ldr	r3, [pc, #248]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 80060ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1ee      	bne.n	8006094 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060b6:	7dfb      	ldrb	r3, [r7, #23]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d105      	bne.n	80060c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060bc:	4b39      	ldr	r3, [pc, #228]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 80060be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c0:	4a38      	ldr	r2, [pc, #224]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 80060c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 80a1 	beq.w	8006214 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060d2:	4b34      	ldr	r3, [pc, #208]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 030c 	and.w	r3, r3, #12
 80060da:	2b08      	cmp	r3, #8
 80060dc:	d05c      	beq.n	8006198 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d141      	bne.n	800616a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e6:	4b31      	ldr	r3, [pc, #196]	; (80061ac <HAL_RCC_OscConfig+0x478>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ec:	f7fc fc48 	bl	8002980 <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060f4:	f7fc fc44 	bl	8002980 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e087      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006106:	4b27      	ldr	r3, [pc, #156]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f0      	bne.n	80060f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69da      	ldr	r2, [r3, #28]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	019b      	lsls	r3, r3, #6
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006128:	085b      	lsrs	r3, r3, #1
 800612a:	3b01      	subs	r3, #1
 800612c:	041b      	lsls	r3, r3, #16
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006134:	061b      	lsls	r3, r3, #24
 8006136:	491b      	ldr	r1, [pc, #108]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 8006138:	4313      	orrs	r3, r2
 800613a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800613c:	4b1b      	ldr	r3, [pc, #108]	; (80061ac <HAL_RCC_OscConfig+0x478>)
 800613e:	2201      	movs	r2, #1
 8006140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006142:	f7fc fc1d 	bl	8002980 <HAL_GetTick>
 8006146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800614a:	f7fc fc19 	bl	8002980 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e05c      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800615c:	4b11      	ldr	r3, [pc, #68]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d0f0      	beq.n	800614a <HAL_RCC_OscConfig+0x416>
 8006168:	e054      	b.n	8006214 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800616a:	4b10      	ldr	r3, [pc, #64]	; (80061ac <HAL_RCC_OscConfig+0x478>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006170:	f7fc fc06 	bl	8002980 <HAL_GetTick>
 8006174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006176:	e008      	b.n	800618a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006178:	f7fc fc02 	bl	8002980 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b02      	cmp	r3, #2
 8006184:	d901      	bls.n	800618a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e045      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800618a:	4b06      	ldr	r3, [pc, #24]	; (80061a4 <HAL_RCC_OscConfig+0x470>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1f0      	bne.n	8006178 <HAL_RCC_OscConfig+0x444>
 8006196:	e03d      	b.n	8006214 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d107      	bne.n	80061b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e038      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
 80061a4:	40023800 	.word	0x40023800
 80061a8:	40007000 	.word	0x40007000
 80061ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061b0:	4b1b      	ldr	r3, [pc, #108]	; (8006220 <HAL_RCC_OscConfig+0x4ec>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d028      	beq.n	8006210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d121      	bne.n	8006210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d11a      	bne.n	8006210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061e0:	4013      	ands	r3, r2
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d111      	bne.n	8006210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f6:	085b      	lsrs	r3, r3, #1
 80061f8:	3b01      	subs	r3, #1
 80061fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d107      	bne.n	8006210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800620c:	429a      	cmp	r2, r3
 800620e:	d001      	beq.n	8006214 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3718      	adds	r7, #24
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	40023800 	.word	0x40023800

08006224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e0cc      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006238:	4b68      	ldr	r3, [pc, #416]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d90c      	bls.n	8006260 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006246:	4b65      	ldr	r3, [pc, #404]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800624e:	4b63      	ldr	r3, [pc, #396]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	429a      	cmp	r2, r3
 800625a:	d001      	beq.n	8006260 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e0b8      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0302 	and.w	r3, r3, #2
 8006268:	2b00      	cmp	r3, #0
 800626a:	d020      	beq.n	80062ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006278:	4b59      	ldr	r3, [pc, #356]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	4a58      	ldr	r2, [pc, #352]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006282:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	d005      	beq.n	800629c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006290:	4b53      	ldr	r3, [pc, #332]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	4a52      	ldr	r2, [pc, #328]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800629a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800629c:	4b50      	ldr	r3, [pc, #320]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	494d      	ldr	r1, [pc, #308]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d044      	beq.n	8006344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d107      	bne.n	80062d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c2:	4b47      	ldr	r3, [pc, #284]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d119      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e07f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d003      	beq.n	80062e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062de:	2b03      	cmp	r3, #3
 80062e0:	d107      	bne.n	80062f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062e2:	4b3f      	ldr	r3, [pc, #252]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e06f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f2:	4b3b      	ldr	r3, [pc, #236]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e067      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006302:	4b37      	ldr	r3, [pc, #220]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f023 0203 	bic.w	r2, r3, #3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	4934      	ldr	r1, [pc, #208]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006310:	4313      	orrs	r3, r2
 8006312:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006314:	f7fc fb34 	bl	8002980 <HAL_GetTick>
 8006318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800631a:	e00a      	b.n	8006332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800631c:	f7fc fb30 	bl	8002980 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	f241 3288 	movw	r2, #5000	; 0x1388
 800632a:	4293      	cmp	r3, r2
 800632c:	d901      	bls.n	8006332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e04f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006332:	4b2b      	ldr	r3, [pc, #172]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 020c 	and.w	r2, r3, #12
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	429a      	cmp	r2, r3
 8006342:	d1eb      	bne.n	800631c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006344:	4b25      	ldr	r3, [pc, #148]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 030f 	and.w	r3, r3, #15
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d20c      	bcs.n	800636c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006352:	4b22      	ldr	r3, [pc, #136]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006354:	683a      	ldr	r2, [r7, #0]
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800635a:	4b20      	ldr	r3, [pc, #128]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	429a      	cmp	r2, r3
 8006366:	d001      	beq.n	800636c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e032      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d008      	beq.n	800638a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006378:	4b19      	ldr	r3, [pc, #100]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	4916      	ldr	r1, [pc, #88]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006386:	4313      	orrs	r3, r2
 8006388:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0308 	and.w	r3, r3, #8
 8006392:	2b00      	cmp	r3, #0
 8006394:	d009      	beq.n	80063aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006396:	4b12      	ldr	r3, [pc, #72]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	490e      	ldr	r1, [pc, #56]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063aa:	f000 f821 	bl	80063f0 <HAL_RCC_GetSysClockFreq>
 80063ae:	4602      	mov	r2, r0
 80063b0:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	091b      	lsrs	r3, r3, #4
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	490a      	ldr	r1, [pc, #40]	; (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 80063bc:	5ccb      	ldrb	r3, [r1, r3]
 80063be:	fa22 f303 	lsr.w	r3, r2, r3
 80063c2:	4a09      	ldr	r2, [pc, #36]	; (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80063c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <HAL_RCC_ClockConfig+0x1c8>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fc fa94 	bl	80028f8 <HAL_InitTick>

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	40023c00 	.word	0x40023c00
 80063e0:	40023800 	.word	0x40023800
 80063e4:	0800b128 	.word	0x0800b128
 80063e8:	20000124 	.word	0x20000124
 80063ec:	20000128 	.word	0x20000128

080063f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063f4:	b094      	sub	sp, #80	; 0x50
 80063f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	647b      	str	r3, [r7, #68]	; 0x44
 80063fc:	2300      	movs	r3, #0
 80063fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006400:	2300      	movs	r3, #0
 8006402:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006408:	4b79      	ldr	r3, [pc, #484]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f003 030c 	and.w	r3, r3, #12
 8006410:	2b08      	cmp	r3, #8
 8006412:	d00d      	beq.n	8006430 <HAL_RCC_GetSysClockFreq+0x40>
 8006414:	2b08      	cmp	r3, #8
 8006416:	f200 80e1 	bhi.w	80065dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800641a:	2b00      	cmp	r3, #0
 800641c:	d002      	beq.n	8006424 <HAL_RCC_GetSysClockFreq+0x34>
 800641e:	2b04      	cmp	r3, #4
 8006420:	d003      	beq.n	800642a <HAL_RCC_GetSysClockFreq+0x3a>
 8006422:	e0db      	b.n	80065dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006424:	4b73      	ldr	r3, [pc, #460]	; (80065f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006426:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006428:	e0db      	b.n	80065e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800642a:	4b73      	ldr	r3, [pc, #460]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800642c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800642e:	e0d8      	b.n	80065e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006430:	4b6f      	ldr	r3, [pc, #444]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006438:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800643a:	4b6d      	ldr	r3, [pc, #436]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d063      	beq.n	800650e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006446:	4b6a      	ldr	r3, [pc, #424]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	099b      	lsrs	r3, r3, #6
 800644c:	2200      	movs	r2, #0
 800644e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006450:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006458:	633b      	str	r3, [r7, #48]	; 0x30
 800645a:	2300      	movs	r3, #0
 800645c:	637b      	str	r3, [r7, #52]	; 0x34
 800645e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006462:	4622      	mov	r2, r4
 8006464:	462b      	mov	r3, r5
 8006466:	f04f 0000 	mov.w	r0, #0
 800646a:	f04f 0100 	mov.w	r1, #0
 800646e:	0159      	lsls	r1, r3, #5
 8006470:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006474:	0150      	lsls	r0, r2, #5
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4621      	mov	r1, r4
 800647c:	1a51      	subs	r1, r2, r1
 800647e:	6139      	str	r1, [r7, #16]
 8006480:	4629      	mov	r1, r5
 8006482:	eb63 0301 	sbc.w	r3, r3, r1
 8006486:	617b      	str	r3, [r7, #20]
 8006488:	f04f 0200 	mov.w	r2, #0
 800648c:	f04f 0300 	mov.w	r3, #0
 8006490:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006494:	4659      	mov	r1, fp
 8006496:	018b      	lsls	r3, r1, #6
 8006498:	4651      	mov	r1, sl
 800649a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800649e:	4651      	mov	r1, sl
 80064a0:	018a      	lsls	r2, r1, #6
 80064a2:	4651      	mov	r1, sl
 80064a4:	ebb2 0801 	subs.w	r8, r2, r1
 80064a8:	4659      	mov	r1, fp
 80064aa:	eb63 0901 	sbc.w	r9, r3, r1
 80064ae:	f04f 0200 	mov.w	r2, #0
 80064b2:	f04f 0300 	mov.w	r3, #0
 80064b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064c2:	4690      	mov	r8, r2
 80064c4:	4699      	mov	r9, r3
 80064c6:	4623      	mov	r3, r4
 80064c8:	eb18 0303 	adds.w	r3, r8, r3
 80064cc:	60bb      	str	r3, [r7, #8]
 80064ce:	462b      	mov	r3, r5
 80064d0:	eb49 0303 	adc.w	r3, r9, r3
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	f04f 0200 	mov.w	r2, #0
 80064da:	f04f 0300 	mov.w	r3, #0
 80064de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064e2:	4629      	mov	r1, r5
 80064e4:	024b      	lsls	r3, r1, #9
 80064e6:	4621      	mov	r1, r4
 80064e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80064ec:	4621      	mov	r1, r4
 80064ee:	024a      	lsls	r2, r1, #9
 80064f0:	4610      	mov	r0, r2
 80064f2:	4619      	mov	r1, r3
 80064f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064f6:	2200      	movs	r2, #0
 80064f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80064fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006500:	f7f9 fece 	bl	80002a0 <__aeabi_uldivmod>
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	4613      	mov	r3, r2
 800650a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800650c:	e058      	b.n	80065c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800650e:	4b38      	ldr	r3, [pc, #224]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	099b      	lsrs	r3, r3, #6
 8006514:	2200      	movs	r2, #0
 8006516:	4618      	mov	r0, r3
 8006518:	4611      	mov	r1, r2
 800651a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800651e:	623b      	str	r3, [r7, #32]
 8006520:	2300      	movs	r3, #0
 8006522:	627b      	str	r3, [r7, #36]	; 0x24
 8006524:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	f04f 0000 	mov.w	r0, #0
 8006530:	f04f 0100 	mov.w	r1, #0
 8006534:	0159      	lsls	r1, r3, #5
 8006536:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800653a:	0150      	lsls	r0, r2, #5
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4641      	mov	r1, r8
 8006542:	ebb2 0a01 	subs.w	sl, r2, r1
 8006546:	4649      	mov	r1, r9
 8006548:	eb63 0b01 	sbc.w	fp, r3, r1
 800654c:	f04f 0200 	mov.w	r2, #0
 8006550:	f04f 0300 	mov.w	r3, #0
 8006554:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006558:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800655c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006560:	ebb2 040a 	subs.w	r4, r2, sl
 8006564:	eb63 050b 	sbc.w	r5, r3, fp
 8006568:	f04f 0200 	mov.w	r2, #0
 800656c:	f04f 0300 	mov.w	r3, #0
 8006570:	00eb      	lsls	r3, r5, #3
 8006572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006576:	00e2      	lsls	r2, r4, #3
 8006578:	4614      	mov	r4, r2
 800657a:	461d      	mov	r5, r3
 800657c:	4643      	mov	r3, r8
 800657e:	18e3      	adds	r3, r4, r3
 8006580:	603b      	str	r3, [r7, #0]
 8006582:	464b      	mov	r3, r9
 8006584:	eb45 0303 	adc.w	r3, r5, r3
 8006588:	607b      	str	r3, [r7, #4]
 800658a:	f04f 0200 	mov.w	r2, #0
 800658e:	f04f 0300 	mov.w	r3, #0
 8006592:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006596:	4629      	mov	r1, r5
 8006598:	028b      	lsls	r3, r1, #10
 800659a:	4621      	mov	r1, r4
 800659c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065a0:	4621      	mov	r1, r4
 80065a2:	028a      	lsls	r2, r1, #10
 80065a4:	4610      	mov	r0, r2
 80065a6:	4619      	mov	r1, r3
 80065a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065aa:	2200      	movs	r2, #0
 80065ac:	61bb      	str	r3, [r7, #24]
 80065ae:	61fa      	str	r2, [r7, #28]
 80065b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065b4:	f7f9 fe74 	bl	80002a0 <__aeabi_uldivmod>
 80065b8:	4602      	mov	r2, r0
 80065ba:	460b      	mov	r3, r1
 80065bc:	4613      	mov	r3, r2
 80065be:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065c0:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	0c1b      	lsrs	r3, r3, #16
 80065c6:	f003 0303 	and.w	r3, r3, #3
 80065ca:	3301      	adds	r3, #1
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80065d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065da:	e002      	b.n	80065e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065dc:	4b05      	ldr	r3, [pc, #20]	; (80065f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80065de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3750      	adds	r7, #80	; 0x50
 80065e8:	46bd      	mov	sp, r7
 80065ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065ee:	bf00      	nop
 80065f0:	40023800 	.word	0x40023800
 80065f4:	00f42400 	.word	0x00f42400
 80065f8:	007a1200 	.word	0x007a1200

080065fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006600:	4b03      	ldr	r3, [pc, #12]	; (8006610 <HAL_RCC_GetHCLKFreq+0x14>)
 8006602:	681b      	ldr	r3, [r3, #0]
}
 8006604:	4618      	mov	r0, r3
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	20000124 	.word	0x20000124

08006614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006618:	f7ff fff0 	bl	80065fc <HAL_RCC_GetHCLKFreq>
 800661c:	4602      	mov	r2, r0
 800661e:	4b05      	ldr	r3, [pc, #20]	; (8006634 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	0a9b      	lsrs	r3, r3, #10
 8006624:	f003 0307 	and.w	r3, r3, #7
 8006628:	4903      	ldr	r1, [pc, #12]	; (8006638 <HAL_RCC_GetPCLK1Freq+0x24>)
 800662a:	5ccb      	ldrb	r3, [r1, r3]
 800662c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006630:	4618      	mov	r0, r3
 8006632:	bd80      	pop	{r7, pc}
 8006634:	40023800 	.word	0x40023800
 8006638:	0800b138 	.word	0x0800b138

0800663c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006640:	f7ff ffdc 	bl	80065fc <HAL_RCC_GetHCLKFreq>
 8006644:	4602      	mov	r2, r0
 8006646:	4b05      	ldr	r3, [pc, #20]	; (800665c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	0b5b      	lsrs	r3, r3, #13
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	4903      	ldr	r1, [pc, #12]	; (8006660 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006652:	5ccb      	ldrb	r3, [r1, r3]
 8006654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006658:	4618      	mov	r0, r3
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40023800 	.word	0x40023800
 8006660:	0800b138 	.word	0x0800b138

08006664 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10b      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006688:	2b00      	cmp	r3, #0
 800668a:	d105      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006694:	2b00      	cmp	r3, #0
 8006696:	d075      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006698:	4b91      	ldr	r3, [pc, #580]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800669a:	2200      	movs	r2, #0
 800669c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800669e:	f7fc f96f 	bl	8002980 <HAL_GetTick>
 80066a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066a4:	e008      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066a6:	f7fc f96b 	bl	8002980 <HAL_GetTick>
 80066aa:	4602      	mov	r2, r0
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d901      	bls.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e189      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066b8:	4b8a      	ldr	r3, [pc, #552]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1f0      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d009      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	019a      	lsls	r2, r3, #6
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	071b      	lsls	r3, r3, #28
 80066dc:	4981      	ldr	r1, [pc, #516]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d01f      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066f0:	4b7c      	ldr	r3, [pc, #496]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066f6:	0f1b      	lsrs	r3, r3, #28
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	019a      	lsls	r2, r3, #6
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	061b      	lsls	r3, r3, #24
 800670a:	431a      	orrs	r2, r3
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	071b      	lsls	r3, r3, #28
 8006710:	4974      	ldr	r1, [pc, #464]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006712:	4313      	orrs	r3, r2
 8006714:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006718:	4b72      	ldr	r3, [pc, #456]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800671a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800671e:	f023 021f 	bic.w	r2, r3, #31
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	3b01      	subs	r3, #1
 8006728:	496e      	ldr	r1, [pc, #440]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800672a:	4313      	orrs	r3, r2
 800672c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00d      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	019a      	lsls	r2, r3, #6
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	061b      	lsls	r3, r3, #24
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	071b      	lsls	r3, r3, #28
 8006750:	4964      	ldr	r1, [pc, #400]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006752:	4313      	orrs	r3, r2
 8006754:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006758:	4b61      	ldr	r3, [pc, #388]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800675a:	2201      	movs	r2, #1
 800675c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800675e:	f7fc f90f 	bl	8002980 <HAL_GetTick>
 8006762:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006764:	e008      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006766:	f7fc f90b 	bl	8002980 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b02      	cmp	r3, #2
 8006772:	d901      	bls.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e129      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006778:	4b5a      	ldr	r3, [pc, #360]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d0f0      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0304 	and.w	r3, r3, #4
 800678c:	2b00      	cmp	r3, #0
 800678e:	d105      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006798:	2b00      	cmp	r3, #0
 800679a:	d079      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800679c:	4b52      	ldr	r3, [pc, #328]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067a2:	f7fc f8ed 	bl	8002980 <HAL_GetTick>
 80067a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067a8:	e008      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80067aa:	f7fc f8e9 	bl	8002980 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e107      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067bc:	4b49      	ldr	r3, [pc, #292]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067c8:	d0ef      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0304 	and.w	r3, r3, #4
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d020      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80067d6:	4b43      	ldr	r3, [pc, #268]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067dc:	0f1b      	lsrs	r3, r3, #28
 80067de:	f003 0307 	and.w	r3, r3, #7
 80067e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	019a      	lsls	r2, r3, #6
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	061b      	lsls	r3, r3, #24
 80067f0:	431a      	orrs	r2, r3
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	071b      	lsls	r3, r3, #28
 80067f6:	493b      	ldr	r1, [pc, #236]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80067fe:	4b39      	ldr	r3, [pc, #228]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006804:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a1b      	ldr	r3, [r3, #32]
 800680c:	3b01      	subs	r3, #1
 800680e:	021b      	lsls	r3, r3, #8
 8006810:	4934      	ldr	r1, [pc, #208]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006812:	4313      	orrs	r3, r2
 8006814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0308 	and.w	r3, r3, #8
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01e      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006824:	4b2f      	ldr	r3, [pc, #188]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800682a:	0e1b      	lsrs	r3, r3, #24
 800682c:	f003 030f 	and.w	r3, r3, #15
 8006830:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	019a      	lsls	r2, r3, #6
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	061b      	lsls	r3, r3, #24
 800683c:	431a      	orrs	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	071b      	lsls	r3, r3, #28
 8006844:	4927      	ldr	r1, [pc, #156]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006846:	4313      	orrs	r3, r2
 8006848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800684c:	4b25      	ldr	r3, [pc, #148]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800684e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006852:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685a:	4922      	ldr	r1, [pc, #136]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800685c:	4313      	orrs	r3, r2
 800685e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006862:	4b21      	ldr	r3, [pc, #132]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006864:	2201      	movs	r2, #1
 8006866:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006868:	f7fc f88a 	bl	8002980 <HAL_GetTick>
 800686c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800686e:	e008      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006870:	f7fc f886 	bl	8002980 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d901      	bls.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e0a4      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006882:	4b18      	ldr	r3, [pc, #96]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800688a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800688e:	d1ef      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0320 	and.w	r3, r3, #32
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 808b 	beq.w	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a6:	4a0f      	ldr	r2, [pc, #60]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ac:	6413      	str	r3, [r2, #64]	; 0x40
 80068ae:	4b0d      	ldr	r3, [pc, #52]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068b6:	60fb      	str	r3, [r7, #12]
 80068b8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068ba:	4b0c      	ldr	r3, [pc, #48]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a0b      	ldr	r2, [pc, #44]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068c4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068c6:	f7fc f85b 	bl	8002980 <HAL_GetTick>
 80068ca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068cc:	e010      	b.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80068ce:	f7fc f857 	bl	8002980 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d909      	bls.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e075      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80068e0:	42470068 	.word	0x42470068
 80068e4:	40023800 	.word	0x40023800
 80068e8:	42470070 	.word	0x42470070
 80068ec:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068f0:	4b38      	ldr	r3, [pc, #224]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0e8      	beq.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80068fc:	4b36      	ldr	r3, [pc, #216]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006904:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d02f      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	429a      	cmp	r2, r3
 8006918:	d028      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800691a:	4b2f      	ldr	r3, [pc, #188]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800691c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800691e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006922:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006924:	4b2d      	ldr	r3, [pc, #180]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006926:	2201      	movs	r2, #1
 8006928:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800692a:	4b2c      	ldr	r3, [pc, #176]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800692c:	2200      	movs	r2, #0
 800692e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006930:	4a29      	ldr	r2, [pc, #164]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006936:	4b28      	ldr	r3, [pc, #160]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b01      	cmp	r3, #1
 8006940:	d114      	bne.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006942:	f7fc f81d 	bl	8002980 <HAL_GetTick>
 8006946:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006948:	e00a      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800694a:	f7fc f819 	bl	8002980 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	f241 3288 	movw	r2, #5000	; 0x1388
 8006958:	4293      	cmp	r3, r2
 800695a:	d901      	bls.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e035      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006960:	4b1d      	ldr	r3, [pc, #116]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d0ee      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006974:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006978:	d10d      	bne.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800697a:	4b17      	ldr	r3, [pc, #92]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006986:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800698a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800698e:	4912      	ldr	r1, [pc, #72]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006990:	4313      	orrs	r3, r2
 8006992:	608b      	str	r3, [r1, #8]
 8006994:	e005      	b.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006996:	4b10      	ldr	r3, [pc, #64]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	4a0f      	ldr	r2, [pc, #60]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800699c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80069a0:	6093      	str	r3, [r2, #8]
 80069a2:	4b0d      	ldr	r3, [pc, #52]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ae:	490a      	ldr	r1, [pc, #40]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0310 	and.w	r3, r3, #16
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d004      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80069c6:	4b06      	ldr	r3, [pc, #24]	; (80069e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80069c8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40007000 	.word	0x40007000
 80069d8:	40023800 	.word	0x40023800
 80069dc:	42470e40 	.word	0x42470e40
 80069e0:	424711e0 	.word	0x424711e0

080069e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d101      	bne.n	80069fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e066      	b.n	8006ac8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	7f5b      	ldrb	r3, [r3, #29]
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7fb fce6 	bl	80023dc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	22ca      	movs	r2, #202	; 0xca
 8006a1c:	625a      	str	r2, [r3, #36]	; 0x24
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2253      	movs	r2, #83	; 0x53
 8006a24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fbce 	bl	80071c8 <RTC_EnterInitMode>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d12c      	bne.n	8006a90 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a48:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6899      	ldr	r1, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	68d2      	ldr	r2, [r2, #12]
 8006a70:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	6919      	ldr	r1, [r3, #16]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	041a      	lsls	r2, r3, #16
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 fbd5 	bl	8007236 <RTC_ExitInitMode>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d113      	bne.n	8006abe <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006aa4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	699a      	ldr	r2, [r3, #24]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	430a      	orrs	r2, r1
 8006ab6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	22ff      	movs	r2, #255	; 0xff
 8006ac4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006ad0:	b590      	push	{r4, r7, lr}
 8006ad2:	b087      	sub	sp, #28
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	7f1b      	ldrb	r3, [r3, #28]
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d101      	bne.n	8006aec <HAL_RTC_SetTime+0x1c>
 8006ae8:	2302      	movs	r3, #2
 8006aea:	e087      	b.n	8006bfc <HAL_RTC_SetTime+0x12c>
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2201      	movs	r2, #1
 8006af0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2202      	movs	r2, #2
 8006af6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d126      	bne.n	8006b4c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d102      	bne.n	8006b12 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 fbb2 	bl	8007280 <RTC_ByteToBcd2>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	785b      	ldrb	r3, [r3, #1]
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 fbab 	bl	8007280 <RTC_ByteToBcd2>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b2e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	789b      	ldrb	r3, [r3, #2]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f000 fba3 	bl	8007280 <RTC_ByteToBcd2>
 8006b3a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b3c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	78db      	ldrb	r3, [r3, #3]
 8006b44:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b46:	4313      	orrs	r3, r2
 8006b48:	617b      	str	r3, [r7, #20]
 8006b4a:	e018      	b.n	8006b7e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d102      	bne.n	8006b60 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	785b      	ldrb	r3, [r3, #1]
 8006b6a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b6c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b72:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	78db      	ldrb	r3, [r3, #3]
 8006b78:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	22ca      	movs	r2, #202	; 0xca
 8006b84:	625a      	str	r2, [r3, #36]	; 0x24
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2253      	movs	r2, #83	; 0x53
 8006b8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 fb1a 	bl	80071c8 <RTC_EnterInitMode>
 8006b94:	4603      	mov	r3, r0
 8006b96:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b98:	7cfb      	ldrb	r3, [r7, #19]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d120      	bne.n	8006be0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006ba8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006bac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006bbc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6899      	ldr	r1, [r3, #8]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	68da      	ldr	r2, [r3, #12]
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 fb2d 	bl	8007236 <RTC_ExitInitMode>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006be0:	7cfb      	ldrb	r3, [r7, #19]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d102      	bne.n	8006bec <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	22ff      	movs	r2, #255	; 0xff
 8006bf2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	771a      	strb	r2, [r3, #28]

  return status;
 8006bfa:	7cfb      	ldrb	r3, [r7, #19]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	371c      	adds	r7, #28
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd90      	pop	{r4, r7, pc}

08006c04 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	691b      	ldr	r3, [r3, #16]
 8006c24:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006c36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c3a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	0c1b      	lsrs	r3, r3, #16
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	0a1b      	lsrs	r3, r3, #8
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c56:	b2da      	uxtb	r2, r3
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	0d9b      	lsrs	r3, r3, #22
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	f003 0301 	and.w	r3, r3, #1
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d11a      	bne.n	8006cb6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	4618      	mov	r0, r3
 8006c86:	f000 fb18 	bl	80072ba <RTC_Bcd2ToByte>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	785b      	ldrb	r3, [r3, #1]
 8006c96:	4618      	mov	r0, r3
 8006c98:	f000 fb0f 	bl	80072ba <RTC_Bcd2ToByte>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	789b      	ldrb	r3, [r3, #2]
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f000 fb06 	bl	80072ba <RTC_Bcd2ToByte>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3718      	adds	r7, #24
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006cc0:	b590      	push	{r4, r7, lr}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	7f1b      	ldrb	r3, [r3, #28]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_RTC_SetDate+0x1c>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e071      	b.n	8006dc0 <HAL_RTC_SetDate+0x100>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2202      	movs	r2, #2
 8006ce6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10e      	bne.n	8006d0c <HAL_RTC_SetDate+0x4c>
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	785b      	ldrb	r3, [r3, #1]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d008      	beq.n	8006d0c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	785b      	ldrb	r3, [r3, #1]
 8006cfe:	f023 0310 	bic.w	r3, r3, #16
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	330a      	adds	r3, #10
 8006d06:	b2da      	uxtb	r2, r3
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d11c      	bne.n	8006d4c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	78db      	ldrb	r3, [r3, #3]
 8006d16:	4618      	mov	r0, r3
 8006d18:	f000 fab2 	bl	8007280 <RTC_ByteToBcd2>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	785b      	ldrb	r3, [r3, #1]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 faab 	bl	8007280 <RTC_ByteToBcd2>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d2e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	789b      	ldrb	r3, [r3, #2]
 8006d34:	4618      	mov	r0, r3
 8006d36:	f000 faa3 	bl	8007280 <RTC_ByteToBcd2>
 8006d3a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d3c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d46:	4313      	orrs	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]
 8006d4a:	e00e      	b.n	8006d6a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	78db      	ldrb	r3, [r3, #3]
 8006d50:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	785b      	ldrb	r3, [r3, #1]
 8006d56:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d58:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d5e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d66:	4313      	orrs	r3, r2
 8006d68:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	22ca      	movs	r2, #202	; 0xca
 8006d70:	625a      	str	r2, [r3, #36]	; 0x24
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2253      	movs	r2, #83	; 0x53
 8006d78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f000 fa24 	bl	80071c8 <RTC_EnterInitMode>
 8006d80:	4603      	mov	r3, r0
 8006d82:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006d84:	7cfb      	ldrb	r3, [r7, #19]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10c      	bne.n	8006da4 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006d94:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d98:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f000 fa4b 	bl	8007236 <RTC_ExitInitMode>
 8006da0:	4603      	mov	r3, r0
 8006da2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006da4:	7cfb      	ldrb	r3, [r7, #19]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d102      	bne.n	8006db0 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2201      	movs	r2, #1
 8006dae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	22ff      	movs	r2, #255	; 0xff
 8006db6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	771a      	strb	r2, [r3, #28]

  return status;
 8006dbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd90      	pop	{r4, r7, pc}

08006dc8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b086      	sub	sp, #24
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006de2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006de6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	0c1b      	lsrs	r3, r3, #16
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	0a1b      	lsrs	r3, r3, #8
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	f003 031f 	and.w	r3, r3, #31
 8006dfc:	b2da      	uxtb	r2, r3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e0a:	b2da      	uxtb	r2, r3
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	0b5b      	lsrs	r3, r3, #13
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	f003 0307 	and.w	r3, r3, #7
 8006e1a:	b2da      	uxtb	r2, r3
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d11a      	bne.n	8006e5c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	78db      	ldrb	r3, [r3, #3]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 fa45 	bl	80072ba <RTC_Bcd2ToByte>
 8006e30:	4603      	mov	r3, r0
 8006e32:	461a      	mov	r2, r3
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	785b      	ldrb	r3, [r3, #1]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f000 fa3c 	bl	80072ba <RTC_Bcd2ToByte>
 8006e42:	4603      	mov	r3, r0
 8006e44:	461a      	mov	r2, r3
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	789b      	ldrb	r3, [r3, #2]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fa33 	bl	80072ba <RTC_Bcd2ToByte>
 8006e54:	4603      	mov	r3, r0
 8006e56:	461a      	mov	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006e68:	b590      	push	{r4, r7, lr}
 8006e6a:	b089      	sub	sp, #36	; 0x24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006e74:	4b9a      	ldr	r3, [pc, #616]	; (80070e0 <HAL_RTC_SetAlarm_IT+0x278>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a9a      	ldr	r2, [pc, #616]	; (80070e4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e7e:	0adb      	lsrs	r3, r3, #11
 8006e80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e84:	fb02 f303 	mul.w	r3, r2, r3
 8006e88:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	7f1b      	ldrb	r3, [r3, #28]
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d101      	bne.n	8006e9e <HAL_RTC_SetAlarm_IT+0x36>
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	e11c      	b.n	80070d8 <HAL_RTC_SetAlarm_IT+0x270>
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d137      	bne.n	8006f20 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d102      	bne.n	8006ec4 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f000 f9d9 	bl	8007280 <RTC_ByteToBcd2>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	785b      	ldrb	r3, [r3, #1]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 f9d2 	bl	8007280 <RTC_ByteToBcd2>
 8006edc:	4603      	mov	r3, r0
 8006ede:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006ee0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	789b      	ldrb	r3, [r3, #2]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 f9ca 	bl	8007280 <RTC_ByteToBcd2>
 8006eec:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006eee:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	78db      	ldrb	r3, [r3, #3]
 8006ef6:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006ef8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f02:	4618      	mov	r0, r3
 8006f04:	f000 f9bc 	bl	8007280 <RTC_ByteToBcd2>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006f0c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006f14:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	61fb      	str	r3, [r7, #28]
 8006f1e:	e023      	b.n	8006f68 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d102      	bne.n	8006f34 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	2200      	movs	r2, #0
 8006f32:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	785b      	ldrb	r3, [r3, #1]
 8006f3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f40:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006f46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	78db      	ldrb	r3, [r3, #3]
 8006f4c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006f4e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f56:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006f58:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006f5e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f64:	4313      	orrs	r3, r2
 8006f66:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f70:	4313      	orrs	r3, r2
 8006f72:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	22ca      	movs	r2, #202	; 0xca
 8006f7a:	625a      	str	r2, [r3, #36]	; 0x24
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2253      	movs	r2, #83	; 0x53
 8006f82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f8c:	d141      	bne.n	8007012 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689a      	ldr	r2, [r3, #8]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f9c:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	b2da      	uxtb	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006fae:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	1e5a      	subs	r2, r3, #1
 8006fb4:	617a      	str	r2, [r7, #20]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	22ff      	movs	r2, #255	; 0xff
 8006fc0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2203      	movs	r2, #3
 8006fc6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e082      	b.n	80070d8 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	f003 0301 	and.w	r3, r3, #1
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d0e7      	beq.n	8006fb0 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	69fa      	ldr	r2, [r7, #28]
 8006fe6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	69ba      	ldr	r2, [r7, #24]
 8006fee:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689a      	ldr	r2, [r3, #8]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ffe:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689a      	ldr	r2, [r3, #8]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800700e:	609a      	str	r2, [r3, #8]
 8007010:	e04b      	b.n	80070aa <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689a      	ldr	r2, [r3, #8]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007020:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	b2da      	uxtb	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007032:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007034:	4b2a      	ldr	r3, [pc, #168]	; (80070e0 <HAL_RTC_SetAlarm_IT+0x278>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a2a      	ldr	r2, [pc, #168]	; (80070e4 <HAL_RTC_SetAlarm_IT+0x27c>)
 800703a:	fba2 2303 	umull	r2, r3, r2, r3
 800703e:	0adb      	lsrs	r3, r3, #11
 8007040:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007044:	fb02 f303 	mul.w	r3, r2, r3
 8007048:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	1e5a      	subs	r2, r3, #1
 800704e:	617a      	str	r2, [r7, #20]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10b      	bne.n	800706c <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	22ff      	movs	r2, #255	; 0xff
 800705a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2203      	movs	r2, #3
 8007060:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e035      	b.n	80070d8 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d0e7      	beq.n	800704a <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	69fa      	ldr	r2, [r7, #28]
 8007080:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	69ba      	ldr	r2, [r7, #24]
 8007088:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007098:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070a8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80070aa:	4b0f      	ldr	r3, [pc, #60]	; (80070e8 <HAL_RTC_SetAlarm_IT+0x280>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a0e      	ldr	r2, [pc, #56]	; (80070e8 <HAL_RTC_SetAlarm_IT+0x280>)
 80070b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070b4:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80070b6:	4b0c      	ldr	r3, [pc, #48]	; (80070e8 <HAL_RTC_SetAlarm_IT+0x280>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	4a0b      	ldr	r2, [pc, #44]	; (80070e8 <HAL_RTC_SetAlarm_IT+0x280>)
 80070bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070c0:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	22ff      	movs	r2, #255	; 0xff
 80070c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2201      	movs	r2, #1
 80070ce:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3724      	adds	r7, #36	; 0x24
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd90      	pop	{r4, r7, pc}
 80070e0:	20000124 	.word	0x20000124
 80070e4:	10624dd3 	.word	0x10624dd3
 80070e8:	40013c00 	.word	0x40013c00

080070ec <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d012      	beq.n	8007128 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00b      	beq.n	8007128 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f7fa f86d 	bl	80011f0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	b2da      	uxtb	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007126:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d012      	beq.n	800715c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00b      	beq.n	800715c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 f8d4 	bl	80072f2 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	b2da      	uxtb	r2, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f462 7220 	orn	r2, r2, #640	; 0x280
 800715a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800715c:	4b05      	ldr	r3, [pc, #20]	; (8007174 <HAL_RTC_AlarmIRQHandler+0x88>)
 800715e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007162:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	775a      	strb	r2, [r3, #29]
}
 800716a:	bf00      	nop
 800716c:	3708      	adds	r7, #8
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	40013c00 	.word	0x40013c00

08007178 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68da      	ldr	r2, [r3, #12]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007192:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007194:	f7fb fbf4 	bl	8002980 <HAL_GetTick>
 8007198:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800719a:	e009      	b.n	80071b0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800719c:	f7fb fbf0 	bl	8002980 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071aa:	d901      	bls.n	80071b0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e007      	b.n	80071c0 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	f003 0320 	and.w	r3, r3, #32
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d0ee      	beq.n	800719c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80071d4:	2300      	movs	r3, #0
 80071d6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d122      	bne.n	800722c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68da      	ldr	r2, [r3, #12]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80071f4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071f6:	f7fb fbc3 	bl	8002980 <HAL_GetTick>
 80071fa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071fc:	e00c      	b.n	8007218 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071fe:	f7fb fbbf 	bl	8002980 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800720c:	d904      	bls.n	8007218 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2204      	movs	r2, #4
 8007212:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007222:	2b00      	cmp	r3, #0
 8007224:	d102      	bne.n	800722c <RTC_EnterInitMode+0x64>
 8007226:	7bfb      	ldrb	r3, [r7, #15]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d1e8      	bne.n	80071fe <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800722c:	7bfb      	ldrb	r3, [r7, #15]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b084      	sub	sp, #16
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800723e:	2300      	movs	r3, #0
 8007240:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68da      	ldr	r2, [r3, #12]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007250:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f003 0320 	and.w	r3, r3, #32
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10a      	bne.n	8007276 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f7ff ff89 	bl	8007178 <HAL_RTC_WaitForSynchro>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2204      	movs	r2, #4
 8007270:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007276:	7bfb      	ldrb	r3, [r7, #15]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007280:	b480      	push	{r7}
 8007282:	b085      	sub	sp, #20
 8007284:	af00      	add	r7, sp, #0
 8007286:	4603      	mov	r3, r0
 8007288:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800728a:	2300      	movs	r3, #0
 800728c:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800728e:	e005      	b.n	800729c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	3301      	adds	r3, #1
 8007294:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007296:	79fb      	ldrb	r3, [r7, #7]
 8007298:	3b0a      	subs	r3, #10
 800729a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800729c:	79fb      	ldrb	r3, [r7, #7]
 800729e:	2b09      	cmp	r3, #9
 80072a0:	d8f6      	bhi.n	8007290 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80072a2:	7bfb      	ldrb	r3, [r7, #15]
 80072a4:	011b      	lsls	r3, r3, #4
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	b2db      	uxtb	r3, r3
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b085      	sub	sp, #20
 80072be:	af00      	add	r7, sp, #0
 80072c0:	4603      	mov	r3, r0
 80072c2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	091b      	lsrs	r3, r3, #4
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	461a      	mov	r2, r3
 80072d0:	0092      	lsls	r2, r2, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	005b      	lsls	r3, r3, #1
 80072d6:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80072d8:	79fb      	ldrb	r3, [r7, #7]
 80072da:	f003 030f 	and.w	r3, r3, #15
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
 80072e2:	4413      	add	r3, r2
 80072e4:	b2db      	uxtb	r3, r3
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3714      	adds	r7, #20
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80072fa:	bf00      	nop
 80072fc:	370c      	adds	r7, #12
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b082      	sub	sp, #8
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d101      	bne.n	8007318 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e041      	b.n	800739c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d106      	bne.n	8007332 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f7fb f87f 	bl	8002430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2202      	movs	r2, #2
 8007336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	3304      	adds	r3, #4
 8007342:	4619      	mov	r1, r3
 8007344:	4610      	mov	r0, r2
 8007346:	f000 fd17 	bl	8007d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3708      	adds	r7, #8
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d001      	beq.n	80073bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e04e      	b.n	800745a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2202      	movs	r2, #2
 80073c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68da      	ldr	r2, [r3, #12]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f042 0201 	orr.w	r2, r2, #1
 80073d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a23      	ldr	r2, [pc, #140]	; (8007468 <HAL_TIM_Base_Start_IT+0xc4>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d022      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073e6:	d01d      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a1f      	ldr	r2, [pc, #124]	; (800746c <HAL_TIM_Base_Start_IT+0xc8>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d018      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a1e      	ldr	r2, [pc, #120]	; (8007470 <HAL_TIM_Base_Start_IT+0xcc>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d013      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a1c      	ldr	r2, [pc, #112]	; (8007474 <HAL_TIM_Base_Start_IT+0xd0>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d00e      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a1b      	ldr	r2, [pc, #108]	; (8007478 <HAL_TIM_Base_Start_IT+0xd4>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d009      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a19      	ldr	r2, [pc, #100]	; (800747c <HAL_TIM_Base_Start_IT+0xd8>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d004      	beq.n	8007424 <HAL_TIM_Base_Start_IT+0x80>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a18      	ldr	r2, [pc, #96]	; (8007480 <HAL_TIM_Base_Start_IT+0xdc>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d111      	bne.n	8007448 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f003 0307 	and.w	r3, r3, #7
 800742e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2b06      	cmp	r3, #6
 8007434:	d010      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f042 0201 	orr.w	r2, r2, #1
 8007444:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007446:	e007      	b.n	8007458 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f042 0201 	orr.w	r2, r2, #1
 8007456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3714      	adds	r7, #20
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	40010000 	.word	0x40010000
 800746c:	40000400 	.word	0x40000400
 8007470:	40000800 	.word	0x40000800
 8007474:	40000c00 	.word	0x40000c00
 8007478:	40010400 	.word	0x40010400
 800747c:	40014000 	.word	0x40014000
 8007480:	40001800 	.word	0x40001800

08007484 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68da      	ldr	r2, [r3, #12]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0201 	bic.w	r2, r2, #1
 800749a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6a1a      	ldr	r2, [r3, #32]
 80074a2:	f241 1311 	movw	r3, #4369	; 0x1111
 80074a6:	4013      	ands	r3, r2
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d10f      	bne.n	80074cc <HAL_TIM_Base_Stop_IT+0x48>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6a1a      	ldr	r2, [r3, #32]
 80074b2:	f240 4344 	movw	r3, #1092	; 0x444
 80074b6:	4013      	ands	r3, r2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d107      	bne.n	80074cc <HAL_TIM_Base_Stop_IT+0x48>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f022 0201 	bic.w	r2, r2, #1
 80074ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	370c      	adds	r7, #12
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b082      	sub	sp, #8
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d101      	bne.n	80074f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e041      	b.n	8007578 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d106      	bne.n	800750e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f839 	bl	8007580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2202      	movs	r2, #2
 8007512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	3304      	adds	r3, #4
 800751e:	4619      	mov	r1, r3
 8007520:	4610      	mov	r0, r2
 8007522:	f000 fc29 	bl	8007d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d109      	bne.n	80075b8 <HAL_TIM_PWM_Start+0x24>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	bf14      	ite	ne
 80075b0:	2301      	movne	r3, #1
 80075b2:	2300      	moveq	r3, #0
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	e022      	b.n	80075fe <HAL_TIM_PWM_Start+0x6a>
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d109      	bne.n	80075d2 <HAL_TIM_PWM_Start+0x3e>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	bf14      	ite	ne
 80075ca:	2301      	movne	r3, #1
 80075cc:	2300      	moveq	r3, #0
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	e015      	b.n	80075fe <HAL_TIM_PWM_Start+0x6a>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	2b08      	cmp	r3, #8
 80075d6:	d109      	bne.n	80075ec <HAL_TIM_PWM_Start+0x58>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	bf14      	ite	ne
 80075e4:	2301      	movne	r3, #1
 80075e6:	2300      	moveq	r3, #0
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	e008      	b.n	80075fe <HAL_TIM_PWM_Start+0x6a>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	bf14      	ite	ne
 80075f8:	2301      	movne	r3, #1
 80075fa:	2300      	moveq	r3, #0
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d001      	beq.n	8007606 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e07c      	b.n	8007700 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d104      	bne.n	8007616 <HAL_TIM_PWM_Start+0x82>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2202      	movs	r2, #2
 8007610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007614:	e013      	b.n	800763e <HAL_TIM_PWM_Start+0xaa>
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b04      	cmp	r3, #4
 800761a:	d104      	bne.n	8007626 <HAL_TIM_PWM_Start+0x92>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007624:	e00b      	b.n	800763e <HAL_TIM_PWM_Start+0xaa>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b08      	cmp	r3, #8
 800762a:	d104      	bne.n	8007636 <HAL_TIM_PWM_Start+0xa2>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2202      	movs	r2, #2
 8007630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007634:	e003      	b.n	800763e <HAL_TIM_PWM_Start+0xaa>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2202      	movs	r2, #2
 800763a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2201      	movs	r2, #1
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	4618      	mov	r0, r3
 8007648:	f000 fe80 	bl	800834c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a2d      	ldr	r2, [pc, #180]	; (8007708 <HAL_TIM_PWM_Start+0x174>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d004      	beq.n	8007660 <HAL_TIM_PWM_Start+0xcc>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a2c      	ldr	r2, [pc, #176]	; (800770c <HAL_TIM_PWM_Start+0x178>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d101      	bne.n	8007664 <HAL_TIM_PWM_Start+0xd0>
 8007660:	2301      	movs	r3, #1
 8007662:	e000      	b.n	8007666 <HAL_TIM_PWM_Start+0xd2>
 8007664:	2300      	movs	r3, #0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d007      	beq.n	800767a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007678:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a22      	ldr	r2, [pc, #136]	; (8007708 <HAL_TIM_PWM_Start+0x174>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d022      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800768c:	d01d      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a1f      	ldr	r2, [pc, #124]	; (8007710 <HAL_TIM_PWM_Start+0x17c>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d018      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a1d      	ldr	r2, [pc, #116]	; (8007714 <HAL_TIM_PWM_Start+0x180>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d013      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a1c      	ldr	r2, [pc, #112]	; (8007718 <HAL_TIM_PWM_Start+0x184>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d00e      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a16      	ldr	r2, [pc, #88]	; (800770c <HAL_TIM_PWM_Start+0x178>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d009      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a18      	ldr	r2, [pc, #96]	; (800771c <HAL_TIM_PWM_Start+0x188>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d004      	beq.n	80076ca <HAL_TIM_PWM_Start+0x136>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a16      	ldr	r2, [pc, #88]	; (8007720 <HAL_TIM_PWM_Start+0x18c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d111      	bne.n	80076ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f003 0307 	and.w	r3, r3, #7
 80076d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b06      	cmp	r3, #6
 80076da:	d010      	beq.n	80076fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f042 0201 	orr.w	r2, r2, #1
 80076ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ec:	e007      	b.n	80076fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0201 	orr.w	r2, r2, #1
 80076fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	40010000 	.word	0x40010000
 800770c:	40010400 	.word	0x40010400
 8007710:	40000400 	.word	0x40000400
 8007714:	40000800 	.word	0x40000800
 8007718:	40000c00 	.word	0x40000c00
 800771c:	40014000 	.word	0x40014000
 8007720:	40001800 	.word	0x40001800

08007724 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2200      	movs	r2, #0
 8007734:	6839      	ldr	r1, [r7, #0]
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fe08 	bl	800834c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a2e      	ldr	r2, [pc, #184]	; (80077fc <HAL_TIM_PWM_Stop+0xd8>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d004      	beq.n	8007750 <HAL_TIM_PWM_Stop+0x2c>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a2d      	ldr	r2, [pc, #180]	; (8007800 <HAL_TIM_PWM_Stop+0xdc>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d101      	bne.n	8007754 <HAL_TIM_PWM_Stop+0x30>
 8007750:	2301      	movs	r3, #1
 8007752:	e000      	b.n	8007756 <HAL_TIM_PWM_Stop+0x32>
 8007754:	2300      	movs	r3, #0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d017      	beq.n	800778a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6a1a      	ldr	r2, [r3, #32]
 8007760:	f241 1311 	movw	r3, #4369	; 0x1111
 8007764:	4013      	ands	r3, r2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10f      	bne.n	800778a <HAL_TIM_PWM_Stop+0x66>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6a1a      	ldr	r2, [r3, #32]
 8007770:	f240 4344 	movw	r3, #1092	; 0x444
 8007774:	4013      	ands	r3, r2
 8007776:	2b00      	cmp	r3, #0
 8007778:	d107      	bne.n	800778a <HAL_TIM_PWM_Stop+0x66>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007788:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6a1a      	ldr	r2, [r3, #32]
 8007790:	f241 1311 	movw	r3, #4369	; 0x1111
 8007794:	4013      	ands	r3, r2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10f      	bne.n	80077ba <HAL_TIM_PWM_Stop+0x96>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6a1a      	ldr	r2, [r3, #32]
 80077a0:	f240 4344 	movw	r3, #1092	; 0x444
 80077a4:	4013      	ands	r3, r2
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d107      	bne.n	80077ba <HAL_TIM_PWM_Stop+0x96>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f022 0201 	bic.w	r2, r2, #1
 80077b8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d104      	bne.n	80077ca <HAL_TIM_PWM_Stop+0xa6>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077c8:	e013      	b.n	80077f2 <HAL_TIM_PWM_Stop+0xce>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b04      	cmp	r3, #4
 80077ce:	d104      	bne.n	80077da <HAL_TIM_PWM_Stop+0xb6>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077d8:	e00b      	b.n	80077f2 <HAL_TIM_PWM_Stop+0xce>
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b08      	cmp	r3, #8
 80077de:	d104      	bne.n	80077ea <HAL_TIM_PWM_Stop+0xc6>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077e8:	e003      	b.n	80077f2 <HAL_TIM_PWM_Stop+0xce>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3708      	adds	r7, #8
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	40010000 	.word	0x40010000
 8007800:	40010400 	.word	0x40010400

08007804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	f003 0302 	and.w	r3, r3, #2
 8007816:	2b02      	cmp	r3, #2
 8007818:	d122      	bne.n	8007860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f003 0302 	and.w	r3, r3, #2
 8007824:	2b02      	cmp	r3, #2
 8007826:	d11b      	bne.n	8007860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f06f 0202 	mvn.w	r2, #2
 8007830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2201      	movs	r2, #1
 8007836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	f003 0303 	and.w	r3, r3, #3
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fa77 	bl	8007d3a <HAL_TIM_IC_CaptureCallback>
 800784c:	e005      	b.n	800785a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 fa69 	bl	8007d26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fa7a 	bl	8007d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	f003 0304 	and.w	r3, r3, #4
 800786a:	2b04      	cmp	r3, #4
 800786c:	d122      	bne.n	80078b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f003 0304 	and.w	r3, r3, #4
 8007878:	2b04      	cmp	r3, #4
 800787a:	d11b      	bne.n	80078b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f06f 0204 	mvn.w	r2, #4
 8007884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2202      	movs	r2, #2
 800788a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007896:	2b00      	cmp	r3, #0
 8007898:	d003      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 fa4d 	bl	8007d3a <HAL_TIM_IC_CaptureCallback>
 80078a0:	e005      	b.n	80078ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa3f 	bl	8007d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fa50 	bl	8007d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	f003 0308 	and.w	r3, r3, #8
 80078be:	2b08      	cmp	r3, #8
 80078c0:	d122      	bne.n	8007908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f003 0308 	and.w	r3, r3, #8
 80078cc:	2b08      	cmp	r3, #8
 80078ce:	d11b      	bne.n	8007908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f06f 0208 	mvn.w	r2, #8
 80078d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2204      	movs	r2, #4
 80078de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	69db      	ldr	r3, [r3, #28]
 80078e6:	f003 0303 	and.w	r3, r3, #3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d003      	beq.n	80078f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fa23 	bl	8007d3a <HAL_TIM_IC_CaptureCallback>
 80078f4:	e005      	b.n	8007902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 fa15 	bl	8007d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fa26 	bl	8007d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	f003 0310 	and.w	r3, r3, #16
 8007912:	2b10      	cmp	r3, #16
 8007914:	d122      	bne.n	800795c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b10      	cmp	r3, #16
 8007922:	d11b      	bne.n	800795c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f06f 0210 	mvn.w	r2, #16
 800792c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2208      	movs	r2, #8
 8007932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800793e:	2b00      	cmp	r3, #0
 8007940:	d003      	beq.n	800794a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f9f9 	bl	8007d3a <HAL_TIM_IC_CaptureCallback>
 8007948:	e005      	b.n	8007956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f9eb 	bl	8007d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f9fc 	bl	8007d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b01      	cmp	r3, #1
 8007968:	d10e      	bne.n	8007988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b01      	cmp	r3, #1
 8007976:	d107      	bne.n	8007988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f06f 0201 	mvn.w	r2, #1
 8007980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7f9 fc58 	bl	8001238 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007992:	2b80      	cmp	r3, #128	; 0x80
 8007994:	d10e      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a0:	2b80      	cmp	r3, #128	; 0x80
 80079a2:	d107      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fd78 	bl	80084a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079be:	2b40      	cmp	r3, #64	; 0x40
 80079c0:	d10e      	bne.n	80079e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079cc:	2b40      	cmp	r3, #64	; 0x40
 80079ce:	d107      	bne.n	80079e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f9c1 	bl	8007d62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	f003 0320 	and.w	r3, r3, #32
 80079ea:	2b20      	cmp	r3, #32
 80079ec:	d10e      	bne.n	8007a0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	f003 0320 	and.w	r3, r3, #32
 80079f8:	2b20      	cmp	r3, #32
 80079fa:	d107      	bne.n	8007a0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f06f 0220 	mvn.w	r2, #32
 8007a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fd42 	bl	8008490 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a0c:	bf00      	nop
 8007a0e:	3708      	adds	r7, #8
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	60b9      	str	r1, [r7, #8]
 8007a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d101      	bne.n	8007a32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a2e:	2302      	movs	r3, #2
 8007a30:	e0ae      	b.n	8007b90 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b0c      	cmp	r3, #12
 8007a3e:	f200 809f 	bhi.w	8007b80 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007a42:	a201      	add	r2, pc, #4	; (adr r2, 8007a48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a48:	08007a7d 	.word	0x08007a7d
 8007a4c:	08007b81 	.word	0x08007b81
 8007a50:	08007b81 	.word	0x08007b81
 8007a54:	08007b81 	.word	0x08007b81
 8007a58:	08007abd 	.word	0x08007abd
 8007a5c:	08007b81 	.word	0x08007b81
 8007a60:	08007b81 	.word	0x08007b81
 8007a64:	08007b81 	.word	0x08007b81
 8007a68:	08007aff 	.word	0x08007aff
 8007a6c:	08007b81 	.word	0x08007b81
 8007a70:	08007b81 	.word	0x08007b81
 8007a74:	08007b81 	.word	0x08007b81
 8007a78:	08007b3f 	.word	0x08007b3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	4618      	mov	r0, r3
 8007a84:	f000 fa18 	bl	8007eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	699a      	ldr	r2, [r3, #24]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f042 0208 	orr.w	r2, r2, #8
 8007a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	699a      	ldr	r2, [r3, #24]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f022 0204 	bic.w	r2, r2, #4
 8007aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	6999      	ldr	r1, [r3, #24]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	691a      	ldr	r2, [r3, #16]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	619a      	str	r2, [r3, #24]
      break;
 8007aba:	e064      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68b9      	ldr	r1, [r7, #8]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 fa68 	bl	8007f98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	699a      	ldr	r2, [r3, #24]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ad6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	699a      	ldr	r2, [r3, #24]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ae6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6999      	ldr	r1, [r3, #24]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	021a      	lsls	r2, r3, #8
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	619a      	str	r2, [r3, #24]
      break;
 8007afc:	e043      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68b9      	ldr	r1, [r7, #8]
 8007b04:	4618      	mov	r0, r3
 8007b06:	f000 fabd 	bl	8008084 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	69da      	ldr	r2, [r3, #28]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f042 0208 	orr.w	r2, r2, #8
 8007b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	69da      	ldr	r2, [r3, #28]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0204 	bic.w	r2, r2, #4
 8007b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	69d9      	ldr	r1, [r3, #28]
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	691a      	ldr	r2, [r3, #16]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	430a      	orrs	r2, r1
 8007b3a:	61da      	str	r2, [r3, #28]
      break;
 8007b3c:	e023      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	68b9      	ldr	r1, [r7, #8]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f000 fb11 	bl	800816c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69da      	ldr	r2, [r3, #28]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	69da      	ldr	r2, [r3, #28]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	69d9      	ldr	r1, [r3, #28]
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	021a      	lsls	r2, r3, #8
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	61da      	str	r2, [r3, #28]
      break;
 8007b7e:	e002      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	75fb      	strb	r3, [r7, #23]
      break;
 8007b84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d101      	bne.n	8007bb4 <HAL_TIM_ConfigClockSource+0x1c>
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	e0b4      	b.n	8007d1e <HAL_TIM_ConfigClockSource+0x186>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007bd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bec:	d03e      	beq.n	8007c6c <HAL_TIM_ConfigClockSource+0xd4>
 8007bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bf2:	f200 8087 	bhi.w	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bfa:	f000 8086 	beq.w	8007d0a <HAL_TIM_ConfigClockSource+0x172>
 8007bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c02:	d87f      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c04:	2b70      	cmp	r3, #112	; 0x70
 8007c06:	d01a      	beq.n	8007c3e <HAL_TIM_ConfigClockSource+0xa6>
 8007c08:	2b70      	cmp	r3, #112	; 0x70
 8007c0a:	d87b      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c0c:	2b60      	cmp	r3, #96	; 0x60
 8007c0e:	d050      	beq.n	8007cb2 <HAL_TIM_ConfigClockSource+0x11a>
 8007c10:	2b60      	cmp	r3, #96	; 0x60
 8007c12:	d877      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c14:	2b50      	cmp	r3, #80	; 0x50
 8007c16:	d03c      	beq.n	8007c92 <HAL_TIM_ConfigClockSource+0xfa>
 8007c18:	2b50      	cmp	r3, #80	; 0x50
 8007c1a:	d873      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c1c:	2b40      	cmp	r3, #64	; 0x40
 8007c1e:	d058      	beq.n	8007cd2 <HAL_TIM_ConfigClockSource+0x13a>
 8007c20:	2b40      	cmp	r3, #64	; 0x40
 8007c22:	d86f      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c24:	2b30      	cmp	r3, #48	; 0x30
 8007c26:	d064      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0x15a>
 8007c28:	2b30      	cmp	r3, #48	; 0x30
 8007c2a:	d86b      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c2c:	2b20      	cmp	r3, #32
 8007c2e:	d060      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0x15a>
 8007c30:	2b20      	cmp	r3, #32
 8007c32:	d867      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d05c      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0x15a>
 8007c38:	2b10      	cmp	r3, #16
 8007c3a:	d05a      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0x15a>
 8007c3c:	e062      	b.n	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6818      	ldr	r0, [r3, #0]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	6899      	ldr	r1, [r3, #8]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	685a      	ldr	r2, [r3, #4]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	f000 fb5d 	bl	800830c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	609a      	str	r2, [r3, #8]
      break;
 8007c6a:	e04f      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6818      	ldr	r0, [r3, #0]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	6899      	ldr	r1, [r3, #8]
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	685a      	ldr	r2, [r3, #4]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	f000 fb46 	bl	800830c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	689a      	ldr	r2, [r3, #8]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c8e:	609a      	str	r2, [r3, #8]
      break;
 8007c90:	e03c      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6818      	ldr	r0, [r3, #0]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	6859      	ldr	r1, [r3, #4]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	f000 faba 	bl	8008218 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2150      	movs	r1, #80	; 0x50
 8007caa:	4618      	mov	r0, r3
 8007cac:	f000 fb13 	bl	80082d6 <TIM_ITRx_SetConfig>
      break;
 8007cb0:	e02c      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6818      	ldr	r0, [r3, #0]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	6859      	ldr	r1, [r3, #4]
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	f000 fad9 	bl	8008276 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2160      	movs	r1, #96	; 0x60
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f000 fb03 	bl	80082d6 <TIM_ITRx_SetConfig>
      break;
 8007cd0:	e01c      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6818      	ldr	r0, [r3, #0]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	6859      	ldr	r1, [r3, #4]
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	f000 fa9a 	bl	8008218 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2140      	movs	r1, #64	; 0x40
 8007cea:	4618      	mov	r0, r3
 8007cec:	f000 faf3 	bl	80082d6 <TIM_ITRx_SetConfig>
      break;
 8007cf0:	e00c      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	4610      	mov	r0, r2
 8007cfe:	f000 faea 	bl	80082d6 <TIM_ITRx_SetConfig>
      break;
 8007d02:	e003      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	73fb      	strb	r3, [r7, #15]
      break;
 8007d08:	e000      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b083      	sub	sp, #12
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d2e:	bf00      	nop
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b083      	sub	sp, #12
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d42:	bf00      	nop
 8007d44:	370c      	adds	r7, #12
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr

08007d4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d4e:	b480      	push	{r7}
 8007d50:	b083      	sub	sp, #12
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d56:	bf00      	nop
 8007d58:	370c      	adds	r7, #12
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d6a:	bf00      	nop
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
	...

08007d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b085      	sub	sp, #20
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a40      	ldr	r2, [pc, #256]	; (8007e8c <TIM_Base_SetConfig+0x114>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d013      	beq.n	8007db8 <TIM_Base_SetConfig+0x40>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d96:	d00f      	beq.n	8007db8 <TIM_Base_SetConfig+0x40>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a3d      	ldr	r2, [pc, #244]	; (8007e90 <TIM_Base_SetConfig+0x118>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d00b      	beq.n	8007db8 <TIM_Base_SetConfig+0x40>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a3c      	ldr	r2, [pc, #240]	; (8007e94 <TIM_Base_SetConfig+0x11c>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d007      	beq.n	8007db8 <TIM_Base_SetConfig+0x40>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a3b      	ldr	r2, [pc, #236]	; (8007e98 <TIM_Base_SetConfig+0x120>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d003      	beq.n	8007db8 <TIM_Base_SetConfig+0x40>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a3a      	ldr	r2, [pc, #232]	; (8007e9c <TIM_Base_SetConfig+0x124>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d108      	bne.n	8007dca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a2f      	ldr	r2, [pc, #188]	; (8007e8c <TIM_Base_SetConfig+0x114>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d02b      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dd8:	d027      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a2c      	ldr	r2, [pc, #176]	; (8007e90 <TIM_Base_SetConfig+0x118>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d023      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a2b      	ldr	r2, [pc, #172]	; (8007e94 <TIM_Base_SetConfig+0x11c>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d01f      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a2a      	ldr	r2, [pc, #168]	; (8007e98 <TIM_Base_SetConfig+0x120>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d01b      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a29      	ldr	r2, [pc, #164]	; (8007e9c <TIM_Base_SetConfig+0x124>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d017      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a28      	ldr	r2, [pc, #160]	; (8007ea0 <TIM_Base_SetConfig+0x128>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d013      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a27      	ldr	r2, [pc, #156]	; (8007ea4 <TIM_Base_SetConfig+0x12c>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d00f      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a26      	ldr	r2, [pc, #152]	; (8007ea8 <TIM_Base_SetConfig+0x130>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d00b      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a25      	ldr	r2, [pc, #148]	; (8007eac <TIM_Base_SetConfig+0x134>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d007      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a24      	ldr	r2, [pc, #144]	; (8007eb0 <TIM_Base_SetConfig+0x138>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d003      	beq.n	8007e2a <TIM_Base_SetConfig+0xb2>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a23      	ldr	r2, [pc, #140]	; (8007eb4 <TIM_Base_SetConfig+0x13c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d108      	bne.n	8007e3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	4a0a      	ldr	r2, [pc, #40]	; (8007e8c <TIM_Base_SetConfig+0x114>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d003      	beq.n	8007e70 <TIM_Base_SetConfig+0xf8>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	4a0c      	ldr	r2, [pc, #48]	; (8007e9c <TIM_Base_SetConfig+0x124>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d103      	bne.n	8007e78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	691a      	ldr	r2, [r3, #16]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	615a      	str	r2, [r3, #20]
}
 8007e7e:	bf00      	nop
 8007e80:	3714      	adds	r7, #20
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop
 8007e8c:	40010000 	.word	0x40010000
 8007e90:	40000400 	.word	0x40000400
 8007e94:	40000800 	.word	0x40000800
 8007e98:	40000c00 	.word	0x40000c00
 8007e9c:	40010400 	.word	0x40010400
 8007ea0:	40014000 	.word	0x40014000
 8007ea4:	40014400 	.word	0x40014400
 8007ea8:	40014800 	.word	0x40014800
 8007eac:	40001800 	.word	0x40001800
 8007eb0:	40001c00 	.word	0x40001c00
 8007eb4:	40002000 	.word	0x40002000

08007eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b087      	sub	sp, #28
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	f023 0201 	bic.w	r2, r3, #1
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 0303 	bic.w	r3, r3, #3
 8007eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f023 0302 	bic.w	r3, r3, #2
 8007f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	697a      	ldr	r2, [r7, #20]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a20      	ldr	r2, [pc, #128]	; (8007f90 <TIM_OC1_SetConfig+0xd8>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d003      	beq.n	8007f1c <TIM_OC1_SetConfig+0x64>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a1f      	ldr	r2, [pc, #124]	; (8007f94 <TIM_OC1_SetConfig+0xdc>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d10c      	bne.n	8007f36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	f023 0308 	bic.w	r3, r3, #8
 8007f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f023 0304 	bic.w	r3, r3, #4
 8007f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a15      	ldr	r2, [pc, #84]	; (8007f90 <TIM_OC1_SetConfig+0xd8>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d003      	beq.n	8007f46 <TIM_OC1_SetConfig+0x8e>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a14      	ldr	r2, [pc, #80]	; (8007f94 <TIM_OC1_SetConfig+0xdc>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d111      	bne.n	8007f6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	693a      	ldr	r2, [r7, #16]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	621a      	str	r2, [r3, #32]
}
 8007f84:	bf00      	nop
 8007f86:	371c      	adds	r7, #28
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	40010000 	.word	0x40010000
 8007f94:	40010400 	.word	0x40010400

08007f98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b087      	sub	sp, #28
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1b      	ldr	r3, [r3, #32]
 8007fa6:	f023 0210 	bic.w	r2, r3, #16
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	021b      	lsls	r3, r3, #8
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f023 0320 	bic.w	r3, r3, #32
 8007fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	011b      	lsls	r3, r3, #4
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a22      	ldr	r2, [pc, #136]	; (800807c <TIM_OC2_SetConfig+0xe4>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d003      	beq.n	8008000 <TIM_OC2_SetConfig+0x68>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a21      	ldr	r2, [pc, #132]	; (8008080 <TIM_OC2_SetConfig+0xe8>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d10d      	bne.n	800801c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800801a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a17      	ldr	r2, [pc, #92]	; (800807c <TIM_OC2_SetConfig+0xe4>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d003      	beq.n	800802c <TIM_OC2_SetConfig+0x94>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a16      	ldr	r2, [pc, #88]	; (8008080 <TIM_OC2_SetConfig+0xe8>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d113      	bne.n	8008054 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008032:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800803a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	695b      	ldr	r3, [r3, #20]
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	699b      	ldr	r3, [r3, #24]
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4313      	orrs	r3, r2
 8008052:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	621a      	str	r2, [r3, #32]
}
 800806e:	bf00      	nop
 8008070:	371c      	adds	r7, #28
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	40010000 	.word	0x40010000
 8008080:	40010400 	.word	0x40010400

08008084 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008084:	b480      	push	{r7}
 8008086:	b087      	sub	sp, #28
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a1b      	ldr	r3, [r3, #32]
 8008092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0303 	bic.w	r3, r3, #3
 80080ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	021b      	lsls	r3, r3, #8
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a21      	ldr	r2, [pc, #132]	; (8008164 <TIM_OC3_SetConfig+0xe0>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d003      	beq.n	80080ea <TIM_OC3_SetConfig+0x66>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a20      	ldr	r2, [pc, #128]	; (8008168 <TIM_OC3_SetConfig+0xe4>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d10d      	bne.n	8008106 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	021b      	lsls	r3, r3, #8
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a16      	ldr	r2, [pc, #88]	; (8008164 <TIM_OC3_SetConfig+0xe0>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d003      	beq.n	8008116 <TIM_OC3_SetConfig+0x92>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a15      	ldr	r2, [pc, #84]	; (8008168 <TIM_OC3_SetConfig+0xe4>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d113      	bne.n	800813e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800811c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	011b      	lsls	r3, r3, #4
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	4313      	orrs	r3, r2
 8008130:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	011b      	lsls	r3, r3, #4
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4313      	orrs	r3, r2
 800813c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	697a      	ldr	r2, [r7, #20]
 8008156:	621a      	str	r2, [r3, #32]
}
 8008158:	bf00      	nop
 800815a:	371c      	adds	r7, #28
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	40010000 	.word	0x40010000
 8008168:	40010400 	.word	0x40010400

0800816c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800816c:	b480      	push	{r7}
 800816e:	b087      	sub	sp, #28
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a1b      	ldr	r3, [r3, #32]
 800817a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a1b      	ldr	r3, [r3, #32]
 8008186:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800819a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	021b      	lsls	r3, r3, #8
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	031b      	lsls	r3, r3, #12
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a12      	ldr	r2, [pc, #72]	; (8008210 <TIM_OC4_SetConfig+0xa4>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d003      	beq.n	80081d4 <TIM_OC4_SetConfig+0x68>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a11      	ldr	r2, [pc, #68]	; (8008214 <TIM_OC4_SetConfig+0xa8>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d109      	bne.n	80081e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	695b      	ldr	r3, [r3, #20]
 80081e0:	019b      	lsls	r3, r3, #6
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	685a      	ldr	r2, [r3, #4]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	621a      	str	r2, [r3, #32]
}
 8008202:	bf00      	nop
 8008204:	371c      	adds	r7, #28
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	40010000 	.word	0x40010000
 8008214:	40010400 	.word	0x40010400

08008218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1b      	ldr	r3, [r3, #32]
 8008228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6a1b      	ldr	r3, [r3, #32]
 800822e:	f023 0201 	bic.w	r2, r3, #1
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	011b      	lsls	r3, r3, #4
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	4313      	orrs	r3, r2
 800824c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f023 030a 	bic.w	r3, r3, #10
 8008254:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	621a      	str	r2, [r3, #32]
}
 800826a:	bf00      	nop
 800826c:	371c      	adds	r7, #28
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008276:	b480      	push	{r7}
 8008278:	b087      	sub	sp, #28
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	60b9      	str	r1, [r7, #8]
 8008280:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	6a1b      	ldr	r3, [r3, #32]
 8008286:	f023 0210 	bic.w	r2, r3, #16
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6a1b      	ldr	r3, [r3, #32]
 8008298:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	031b      	lsls	r3, r3, #12
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	011b      	lsls	r3, r3, #4
 80082b8:	693a      	ldr	r2, [r7, #16]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	693a      	ldr	r2, [r7, #16]
 80082c8:	621a      	str	r2, [r3, #32]
}
 80082ca:	bf00      	nop
 80082cc:	371c      	adds	r7, #28
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr

080082d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082d6:	b480      	push	{r7}
 80082d8:	b085      	sub	sp, #20
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	f043 0307 	orr.w	r3, r3, #7
 80082f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	609a      	str	r2, [r3, #8]
}
 8008300:	bf00      	nop
 8008302:	3714      	adds	r7, #20
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800830c:	b480      	push	{r7}
 800830e:	b087      	sub	sp, #28
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008326:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	021a      	lsls	r2, r3, #8
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	431a      	orrs	r2, r3
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	4313      	orrs	r3, r2
 8008334:	697a      	ldr	r2, [r7, #20]
 8008336:	4313      	orrs	r3, r2
 8008338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	697a      	ldr	r2, [r7, #20]
 800833e:	609a      	str	r2, [r3, #8]
}
 8008340:	bf00      	nop
 8008342:	371c      	adds	r7, #28
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800834c:	b480      	push	{r7}
 800834e:	b087      	sub	sp, #28
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f003 031f 	and.w	r3, r3, #31
 800835e:	2201      	movs	r2, #1
 8008360:	fa02 f303 	lsl.w	r3, r2, r3
 8008364:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6a1a      	ldr	r2, [r3, #32]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	43db      	mvns	r3, r3
 800836e:	401a      	ands	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6a1a      	ldr	r2, [r3, #32]
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	f003 031f 	and.w	r3, r3, #31
 800837e:	6879      	ldr	r1, [r7, #4]
 8008380:	fa01 f303 	lsl.w	r3, r1, r3
 8008384:	431a      	orrs	r2, r3
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	621a      	str	r2, [r3, #32]
}
 800838a:	bf00      	nop
 800838c:	371c      	adds	r7, #28
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
	...

08008398 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d101      	bne.n	80083b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083ac:	2302      	movs	r3, #2
 80083ae:	e05a      	b.n	8008466 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2202      	movs	r2, #2
 80083bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	4313      	orrs	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a21      	ldr	r2, [pc, #132]	; (8008474 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d022      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083fc:	d01d      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a1d      	ldr	r2, [pc, #116]	; (8008478 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d018      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a1b      	ldr	r2, [pc, #108]	; (800847c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d013      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a1a      	ldr	r2, [pc, #104]	; (8008480 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d00e      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a18      	ldr	r2, [pc, #96]	; (8008484 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d009      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a17      	ldr	r2, [pc, #92]	; (8008488 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d004      	beq.n	800843a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a15      	ldr	r2, [pc, #84]	; (800848c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d10c      	bne.n	8008454 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008440:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	4313      	orrs	r3, r2
 800844a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	68ba      	ldr	r2, [r7, #8]
 8008452:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3714      	adds	r7, #20
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	40010000 	.word	0x40010000
 8008478:	40000400 	.word	0x40000400
 800847c:	40000800 	.word	0x40000800
 8008480:	40000c00 	.word	0x40000c00
 8008484:	40010400 	.word	0x40010400
 8008488:	40014000 	.word	0x40014000
 800848c:	40001800 	.word	0x40001800

08008490 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008498:	bf00      	nop
 800849a:	370c      	adds	r7, #12
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084ac:	bf00      	nop
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e03f      	b.n	800854a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d106      	bne.n	80084e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fa f816 	bl	8002510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2224      	movs	r2, #36	; 0x24
 80084e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68da      	ldr	r2, [r3, #12]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fd7b 	bl	8008ff8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	691a      	ldr	r2, [r3, #16]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008510:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	695a      	ldr	r2, [r3, #20]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008520:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68da      	ldr	r2, [r3, #12]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008530:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2220      	movs	r2, #32
 800853c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2220      	movs	r2, #32
 8008544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3708      	adds	r7, #8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b08a      	sub	sp, #40	; 0x28
 8008556:	af02      	add	r7, sp, #8
 8008558:	60f8      	str	r0, [r7, #12]
 800855a:	60b9      	str	r1, [r7, #8]
 800855c:	603b      	str	r3, [r7, #0]
 800855e:	4613      	mov	r3, r2
 8008560:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800856c:	b2db      	uxtb	r3, r3
 800856e:	2b20      	cmp	r3, #32
 8008570:	d17c      	bne.n	800866c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d002      	beq.n	800857e <HAL_UART_Transmit+0x2c>
 8008578:	88fb      	ldrh	r3, [r7, #6]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e075      	b.n	800866e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008588:	2b01      	cmp	r3, #1
 800858a:	d101      	bne.n	8008590 <HAL_UART_Transmit+0x3e>
 800858c:	2302      	movs	r3, #2
 800858e:	e06e      	b.n	800866e <HAL_UART_Transmit+0x11c>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2221      	movs	r2, #33	; 0x21
 80085a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085a6:	f7fa f9eb 	bl	8002980 <HAL_GetTick>
 80085aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	88fa      	ldrh	r2, [r7, #6]
 80085b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	88fa      	ldrh	r2, [r7, #6]
 80085b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085c0:	d108      	bne.n	80085d4 <HAL_UART_Transmit+0x82>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d104      	bne.n	80085d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80085ca:	2300      	movs	r3, #0
 80085cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	61bb      	str	r3, [r7, #24]
 80085d2:	e003      	b.n	80085dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085d8:	2300      	movs	r3, #0
 80085da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80085e4:	e02a      	b.n	800863c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	2180      	movs	r1, #128	; 0x80
 80085f0:	68f8      	ldr	r0, [r7, #12]
 80085f2:	f000 faf9 	bl	8008be8 <UART_WaitOnFlagUntilTimeout>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d001      	beq.n	8008600 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e036      	b.n	800866e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10b      	bne.n	800861e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	881b      	ldrh	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008614:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	3302      	adds	r3, #2
 800861a:	61bb      	str	r3, [r7, #24]
 800861c:	e007      	b.n	800862e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	781a      	ldrb	r2, [r3, #0]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008628:	69fb      	ldr	r3, [r7, #28]
 800862a:	3301      	adds	r3, #1
 800862c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008632:	b29b      	uxth	r3, r3
 8008634:	3b01      	subs	r3, #1
 8008636:	b29a      	uxth	r2, r3
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008640:	b29b      	uxth	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1cf      	bne.n	80085e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	2200      	movs	r2, #0
 800864e:	2140      	movs	r1, #64	; 0x40
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f000 fac9 	bl	8008be8 <UART_WaitOnFlagUntilTimeout>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e006      	b.n	800866e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2220      	movs	r2, #32
 8008664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	e000      	b.n	800866e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800866c:	2302      	movs	r3, #2
  }
}
 800866e:	4618      	mov	r0, r3
 8008670:	3720      	adds	r7, #32
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b0ba      	sub	sp, #232	; 0xe8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800869e:	2300      	movs	r3, #0
 80086a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ae:	f003 030f 	and.w	r3, r3, #15
 80086b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80086b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10f      	bne.n	80086de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c2:	f003 0320 	and.w	r3, r3, #32
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d009      	beq.n	80086de <HAL_UART_IRQHandler+0x66>
 80086ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ce:	f003 0320 	and.w	r3, r3, #32
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d003      	beq.n	80086de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fbd3 	bl	8008e82 <UART_Receive_IT>
      return;
 80086dc:	e256      	b.n	8008b8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80086de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 80de 	beq.w	80088a4 <HAL_UART_IRQHandler+0x22c>
 80086e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d106      	bne.n	8008702 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 80d1 	beq.w	80088a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <HAL_UART_IRQHandler+0xae>
 800870e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871e:	f043 0201 	orr.w	r2, r3, #1
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800872a:	f003 0304 	and.w	r3, r3, #4
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00b      	beq.n	800874a <HAL_UART_IRQHandler+0xd2>
 8008732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008742:	f043 0202 	orr.w	r2, r3, #2
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800874a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800874e:	f003 0302 	and.w	r3, r3, #2
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00b      	beq.n	800876e <HAL_UART_IRQHandler+0xf6>
 8008756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	d005      	beq.n	800876e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008766:	f043 0204 	orr.w	r2, r3, #4
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800876e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008772:	f003 0308 	and.w	r3, r3, #8
 8008776:	2b00      	cmp	r3, #0
 8008778:	d011      	beq.n	800879e <HAL_UART_IRQHandler+0x126>
 800877a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800877e:	f003 0320 	and.w	r3, r3, #32
 8008782:	2b00      	cmp	r3, #0
 8008784:	d105      	bne.n	8008792 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800878a:	f003 0301 	and.w	r3, r3, #1
 800878e:	2b00      	cmp	r3, #0
 8008790:	d005      	beq.n	800879e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	f043 0208 	orr.w	r2, r3, #8
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 81ed 	beq.w	8008b82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d008      	beq.n	80087c6 <HAL_UART_IRQHandler+0x14e>
 80087b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087b8:	f003 0320 	and.w	r3, r3, #32
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d002      	beq.n	80087c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fb5e 	bl	8008e82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	695b      	ldr	r3, [r3, #20]
 80087cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d0:	2b40      	cmp	r3, #64	; 0x40
 80087d2:	bf0c      	ite	eq
 80087d4:	2301      	moveq	r3, #1
 80087d6:	2300      	movne	r3, #0
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e2:	f003 0308 	and.w	r3, r3, #8
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d103      	bne.n	80087f2 <HAL_UART_IRQHandler+0x17a>
 80087ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d04f      	beq.n	8008892 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 fa66 	bl	8008cc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	695b      	ldr	r3, [r3, #20]
 80087fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008802:	2b40      	cmp	r3, #64	; 0x40
 8008804:	d141      	bne.n	800888a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	3314      	adds	r3, #20
 800880c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008814:	e853 3f00 	ldrex	r3, [r3]
 8008818:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800881c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008820:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008824:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	3314      	adds	r3, #20
 800882e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008832:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800883e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008842:	e841 2300 	strex	r3, r2, [r1]
 8008846:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800884a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1d9      	bne.n	8008806 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008856:	2b00      	cmp	r3, #0
 8008858:	d013      	beq.n	8008882 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800885e:	4a7d      	ldr	r2, [pc, #500]	; (8008a54 <HAL_UART_IRQHandler+0x3dc>)
 8008860:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008866:	4618      	mov	r0, r3
 8008868:	f7fb f888 	bl	800397c <HAL_DMA_Abort_IT>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d016      	beq.n	80088a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800887c:	4610      	mov	r0, r2
 800887e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008880:	e00e      	b.n	80088a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f99a 	bl	8008bbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008888:	e00a      	b.n	80088a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f996 	bl	8008bbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008890:	e006      	b.n	80088a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f992 	bl	8008bbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800889e:	e170      	b.n	8008b82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088a0:	bf00      	nop
    return;
 80088a2:	e16e      	b.n	8008b82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	f040 814a 	bne.w	8008b42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80088ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088b2:	f003 0310 	and.w	r3, r3, #16
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f000 8143 	beq.w	8008b42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80088bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 813c 	beq.w	8008b42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088ca:	2300      	movs	r3, #0
 80088cc:	60bb      	str	r3, [r7, #8]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	60bb      	str	r3, [r7, #8]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	60bb      	str	r3, [r7, #8]
 80088de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	695b      	ldr	r3, [r3, #20]
 80088e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ea:	2b40      	cmp	r3, #64	; 0x40
 80088ec:	f040 80b4 	bne.w	8008a58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 8140 	beq.w	8008b86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800890a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800890e:	429a      	cmp	r2, r3
 8008910:	f080 8139 	bcs.w	8008b86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800891a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008920:	69db      	ldr	r3, [r3, #28]
 8008922:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008926:	f000 8088 	beq.w	8008a3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	330c      	adds	r3, #12
 8008930:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008948:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	330c      	adds	r3, #12
 8008952:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008956:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800895a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008962:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800896e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1d9      	bne.n	800892a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	3314      	adds	r3, #20
 800897c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008980:	e853 3f00 	ldrex	r3, [r3]
 8008984:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008986:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008988:	f023 0301 	bic.w	r3, r3, #1
 800898c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	3314      	adds	r3, #20
 8008996:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800899a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800899e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80089a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80089ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e1      	bne.n	8008976 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3314      	adds	r3, #20
 80089b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089bc:	e853 3f00 	ldrex	r3, [r3]
 80089c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80089c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3314      	adds	r3, #20
 80089d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80089d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80089d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80089dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80089de:	e841 2300 	strex	r3, r2, [r1]
 80089e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80089e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1e3      	bne.n	80089b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2220      	movs	r2, #32
 80089ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	330c      	adds	r3, #12
 80089fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a02:	e853 3f00 	ldrex	r3, [r3]
 8008a06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a0a:	f023 0310 	bic.w	r3, r3, #16
 8008a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	330c      	adds	r3, #12
 8008a18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008a1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8008a1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a24:	e841 2300 	strex	r3, r2, [r1]
 8008a28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d1e3      	bne.n	80089f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a34:	4618      	mov	r0, r3
 8008a36:	f7fa ff31 	bl	800389c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	4619      	mov	r1, r3
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f8c0 	bl	8008bd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a50:	e099      	b.n	8008b86 <HAL_UART_IRQHandler+0x50e>
 8008a52:	bf00      	nop
 8008a54:	08008d8b 	.word	0x08008d8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 808b 	beq.w	8008b8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 8086 	beq.w	8008b8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	330c      	adds	r3, #12
 8008a84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a88:	e853 3f00 	ldrex	r3, [r3]
 8008a8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	330c      	adds	r3, #12
 8008a9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008aa2:	647a      	str	r2, [r7, #68]	; 0x44
 8008aa4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008aaa:	e841 2300 	strex	r3, r2, [r1]
 8008aae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1e3      	bne.n	8008a7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3314      	adds	r3, #20
 8008abc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	e853 3f00 	ldrex	r3, [r3]
 8008ac4:	623b      	str	r3, [r7, #32]
   return(result);
 8008ac6:	6a3b      	ldr	r3, [r7, #32]
 8008ac8:	f023 0301 	bic.w	r3, r3, #1
 8008acc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	3314      	adds	r3, #20
 8008ad6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ada:	633a      	str	r2, [r7, #48]	; 0x30
 8008adc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ade:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ae2:	e841 2300 	strex	r3, r2, [r1]
 8008ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1e3      	bne.n	8008ab6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2220      	movs	r2, #32
 8008af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	330c      	adds	r3, #12
 8008b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f023 0310 	bic.w	r3, r3, #16
 8008b12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	330c      	adds	r3, #12
 8008b1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008b20:	61fa      	str	r2, [r7, #28]
 8008b22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b24:	69b9      	ldr	r1, [r7, #24]
 8008b26:	69fa      	ldr	r2, [r7, #28]
 8008b28:	e841 2300 	strex	r3, r2, [r1]
 8008b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d1e3      	bne.n	8008afc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b38:	4619      	mov	r1, r3
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f848 	bl	8008bd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b40:	e023      	b.n	8008b8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d009      	beq.n	8008b62 <HAL_UART_IRQHandler+0x4ea>
 8008b4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d003      	beq.n	8008b62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f929 	bl	8008db2 <UART_Transmit_IT>
    return;
 8008b60:	e014      	b.n	8008b8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00e      	beq.n	8008b8c <HAL_UART_IRQHandler+0x514>
 8008b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d008      	beq.n	8008b8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f969 	bl	8008e52 <UART_EndTransmit_IT>
    return;
 8008b80:	e004      	b.n	8008b8c <HAL_UART_IRQHandler+0x514>
    return;
 8008b82:	bf00      	nop
 8008b84:	e002      	b.n	8008b8c <HAL_UART_IRQHandler+0x514>
      return;
 8008b86:	bf00      	nop
 8008b88:	e000      	b.n	8008b8c <HAL_UART_IRQHandler+0x514>
      return;
 8008b8a:	bf00      	nop
  }
}
 8008b8c:	37e8      	adds	r7, #232	; 0xe8
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop

08008b94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	460b      	mov	r3, r1
 8008bda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b090      	sub	sp, #64	; 0x40
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	603b      	str	r3, [r7, #0]
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bf8:	e050      	b.n	8008c9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c00:	d04c      	beq.n	8008c9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d007      	beq.n	8008c18 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c08:	f7f9 feba 	bl	8002980 <HAL_GetTick>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	1ad3      	subs	r3, r2, r3
 8008c12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d241      	bcs.n	8008c9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	330c      	adds	r3, #12
 8008c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	330c      	adds	r3, #12
 8008c36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008c38:	637a      	str	r2, [r7, #52]	; 0x34
 8008c3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c40:	e841 2300 	strex	r3, r2, [r1]
 8008c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1e5      	bne.n	8008c18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3314      	adds	r3, #20
 8008c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	f023 0301 	bic.w	r3, r3, #1
 8008c62:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3314      	adds	r3, #20
 8008c6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c6c:	623a      	str	r2, [r7, #32]
 8008c6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	69f9      	ldr	r1, [r7, #28]
 8008c72:	6a3a      	ldr	r2, [r7, #32]
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2220      	movs	r2, #32
 8008c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008c98:	2303      	movs	r3, #3
 8008c9a:	e00f      	b.n	8008cbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	4013      	ands	r3, r2
 8008ca6:	68ba      	ldr	r2, [r7, #8]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	bf0c      	ite	eq
 8008cac:	2301      	moveq	r3, #1
 8008cae:	2300      	movne	r3, #0
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	79fb      	ldrb	r3, [r7, #7]
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d09f      	beq.n	8008bfa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3740      	adds	r7, #64	; 0x40
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b095      	sub	sp, #84	; 0x54
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	330c      	adds	r3, #12
 8008cd2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd6:	e853 3f00 	ldrex	r3, [r3]
 8008cda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	330c      	adds	r3, #12
 8008cea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008cec:	643a      	str	r2, [r7, #64]	; 0x40
 8008cee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008cf2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008cf4:	e841 2300 	strex	r3, r2, [r1]
 8008cf8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1e5      	bne.n	8008ccc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	3314      	adds	r3, #20
 8008d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d08:	6a3b      	ldr	r3, [r7, #32]
 8008d0a:	e853 3f00 	ldrex	r3, [r3]
 8008d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	f023 0301 	bic.w	r3, r3, #1
 8008d16:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3314      	adds	r3, #20
 8008d1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e5      	bne.n	8008d00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d119      	bne.n	8008d70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	330c      	adds	r3, #12
 8008d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	e853 3f00 	ldrex	r3, [r3]
 8008d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f023 0310 	bic.w	r3, r3, #16
 8008d52:	647b      	str	r3, [r7, #68]	; 0x44
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d5c:	61ba      	str	r2, [r7, #24]
 8008d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	6979      	ldr	r1, [r7, #20]
 8008d62:	69ba      	ldr	r2, [r7, #24]
 8008d64:	e841 2300 	strex	r3, r2, [r1]
 8008d68:	613b      	str	r3, [r7, #16]
   return(result);
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1e5      	bne.n	8008d3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2220      	movs	r2, #32
 8008d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d7e:	bf00      	nop
 8008d80:	3754      	adds	r7, #84	; 0x54
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f7ff ff09 	bl	8008bbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008daa:	bf00      	nop
 8008dac:	3710      	adds	r7, #16
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b085      	sub	sp, #20
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b21      	cmp	r3, #33	; 0x21
 8008dc4:	d13e      	bne.n	8008e44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dce:	d114      	bne.n	8008dfa <UART_Transmit_IT+0x48>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d110      	bne.n	8008dfa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	881b      	ldrh	r3, [r3, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	1c9a      	adds	r2, r3, #2
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	621a      	str	r2, [r3, #32]
 8008df8:	e008      	b.n	8008e0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a1b      	ldr	r3, [r3, #32]
 8008dfe:	1c59      	adds	r1, r3, #1
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	6211      	str	r1, [r2, #32]
 8008e04:	781a      	ldrb	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	4619      	mov	r1, r3
 8008e1a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10f      	bne.n	8008e40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68da      	ldr	r2, [r3, #12]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e40:	2300      	movs	r3, #0
 8008e42:	e000      	b.n	8008e46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e44:	2302      	movs	r3, #2
  }
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b082      	sub	sp, #8
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68da      	ldr	r2, [r3, #12]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2220      	movs	r2, #32
 8008e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f7ff fe8e 	bl	8008b94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3708      	adds	r7, #8
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b08c      	sub	sp, #48	; 0x30
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b22      	cmp	r3, #34	; 0x22
 8008e94:	f040 80ab 	bne.w	8008fee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ea0:	d117      	bne.n	8008ed2 <UART_Receive_IT+0x50>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d113      	bne.n	8008ed2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec0:	b29a      	uxth	r2, r3
 8008ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eca:	1c9a      	adds	r2, r3, #2
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	629a      	str	r2, [r3, #40]	; 0x28
 8008ed0:	e026      	b.n	8008f20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee4:	d007      	beq.n	8008ef6 <UART_Receive_IT+0x74>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d10a      	bne.n	8008f04 <UART_Receive_IT+0x82>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d106      	bne.n	8008f04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	b2da      	uxtb	r2, r3
 8008efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f00:	701a      	strb	r2, [r3, #0]
 8008f02:	e008      	b.n	8008f16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	3b01      	subs	r3, #1
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d15a      	bne.n	8008fea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68da      	ldr	r2, [r3, #12]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f022 0220 	bic.w	r2, r2, #32
 8008f42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68da      	ldr	r2, [r3, #12]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	695a      	ldr	r2, [r3, #20]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f022 0201 	bic.w	r2, r2, #1
 8008f62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2220      	movs	r2, #32
 8008f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d135      	bne.n	8008fe0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	330c      	adds	r3, #12
 8008f80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	e853 3f00 	ldrex	r3, [r3]
 8008f88:	613b      	str	r3, [r7, #16]
   return(result);
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	f023 0310 	bic.w	r3, r3, #16
 8008f90:	627b      	str	r3, [r7, #36]	; 0x24
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	330c      	adds	r3, #12
 8008f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f9a:	623a      	str	r2, [r7, #32]
 8008f9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9e:	69f9      	ldr	r1, [r7, #28]
 8008fa0:	6a3a      	ldr	r2, [r7, #32]
 8008fa2:	e841 2300 	strex	r3, r2, [r1]
 8008fa6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1e5      	bne.n	8008f7a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 0310 	and.w	r3, r3, #16
 8008fb8:	2b10      	cmp	r3, #16
 8008fba:	d10a      	bne.n	8008fd2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	60fb      	str	r3, [r7, #12]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	60fb      	str	r3, [r7, #12]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	60fb      	str	r3, [r7, #12]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f7ff fdf9 	bl	8008bd0 <HAL_UARTEx_RxEventCallback>
 8008fde:	e002      	b.n	8008fe6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f7ff fde1 	bl	8008ba8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	e002      	b.n	8008ff0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008fea:	2300      	movs	r3, #0
 8008fec:	e000      	b.n	8008ff0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008fee:	2302      	movs	r3, #2
  }
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3730      	adds	r7, #48	; 0x30
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ffc:	b0c0      	sub	sp, #256	; 0x100
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009014:	68d9      	ldr	r1, [r3, #12]
 8009016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	ea40 0301 	orr.w	r3, r0, r1
 8009020:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009026:	689a      	ldr	r2, [r3, #8]
 8009028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	431a      	orrs	r2, r3
 8009030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	431a      	orrs	r2, r3
 8009038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800903c:	69db      	ldr	r3, [r3, #28]
 800903e:	4313      	orrs	r3, r2
 8009040:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009050:	f021 010c 	bic.w	r1, r1, #12
 8009054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800905e:	430b      	orrs	r3, r1
 8009060:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	695b      	ldr	r3, [r3, #20]
 800906a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800906e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009072:	6999      	ldr	r1, [r3, #24]
 8009074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	ea40 0301 	orr.w	r3, r0, r1
 800907e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009084:	681a      	ldr	r2, [r3, #0]
 8009086:	4b8f      	ldr	r3, [pc, #572]	; (80092c4 <UART_SetConfig+0x2cc>)
 8009088:	429a      	cmp	r2, r3
 800908a:	d005      	beq.n	8009098 <UART_SetConfig+0xa0>
 800908c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	4b8d      	ldr	r3, [pc, #564]	; (80092c8 <UART_SetConfig+0x2d0>)
 8009094:	429a      	cmp	r2, r3
 8009096:	d104      	bne.n	80090a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009098:	f7fd fad0 	bl	800663c <HAL_RCC_GetPCLK2Freq>
 800909c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80090a0:	e003      	b.n	80090aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090a2:	f7fd fab7 	bl	8006614 <HAL_RCC_GetPCLK1Freq>
 80090a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ae:	69db      	ldr	r3, [r3, #28]
 80090b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090b4:	f040 810c 	bne.w	80092d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090bc:	2200      	movs	r2, #0
 80090be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80090c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80090ca:	4622      	mov	r2, r4
 80090cc:	462b      	mov	r3, r5
 80090ce:	1891      	adds	r1, r2, r2
 80090d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80090d2:	415b      	adcs	r3, r3
 80090d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80090da:	4621      	mov	r1, r4
 80090dc:	eb12 0801 	adds.w	r8, r2, r1
 80090e0:	4629      	mov	r1, r5
 80090e2:	eb43 0901 	adc.w	r9, r3, r1
 80090e6:	f04f 0200 	mov.w	r2, #0
 80090ea:	f04f 0300 	mov.w	r3, #0
 80090ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090fa:	4690      	mov	r8, r2
 80090fc:	4699      	mov	r9, r3
 80090fe:	4623      	mov	r3, r4
 8009100:	eb18 0303 	adds.w	r3, r8, r3
 8009104:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009108:	462b      	mov	r3, r5
 800910a:	eb49 0303 	adc.w	r3, r9, r3
 800910e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800911e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009122:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009126:	460b      	mov	r3, r1
 8009128:	18db      	adds	r3, r3, r3
 800912a:	653b      	str	r3, [r7, #80]	; 0x50
 800912c:	4613      	mov	r3, r2
 800912e:	eb42 0303 	adc.w	r3, r2, r3
 8009132:	657b      	str	r3, [r7, #84]	; 0x54
 8009134:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009138:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800913c:	f7f7 f8b0 	bl	80002a0 <__aeabi_uldivmod>
 8009140:	4602      	mov	r2, r0
 8009142:	460b      	mov	r3, r1
 8009144:	4b61      	ldr	r3, [pc, #388]	; (80092cc <UART_SetConfig+0x2d4>)
 8009146:	fba3 2302 	umull	r2, r3, r3, r2
 800914a:	095b      	lsrs	r3, r3, #5
 800914c:	011c      	lsls	r4, r3, #4
 800914e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009152:	2200      	movs	r2, #0
 8009154:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009158:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800915c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009160:	4642      	mov	r2, r8
 8009162:	464b      	mov	r3, r9
 8009164:	1891      	adds	r1, r2, r2
 8009166:	64b9      	str	r1, [r7, #72]	; 0x48
 8009168:	415b      	adcs	r3, r3
 800916a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800916c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009170:	4641      	mov	r1, r8
 8009172:	eb12 0a01 	adds.w	sl, r2, r1
 8009176:	4649      	mov	r1, r9
 8009178:	eb43 0b01 	adc.w	fp, r3, r1
 800917c:	f04f 0200 	mov.w	r2, #0
 8009180:	f04f 0300 	mov.w	r3, #0
 8009184:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009188:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800918c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009190:	4692      	mov	sl, r2
 8009192:	469b      	mov	fp, r3
 8009194:	4643      	mov	r3, r8
 8009196:	eb1a 0303 	adds.w	r3, sl, r3
 800919a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800919e:	464b      	mov	r3, r9
 80091a0:	eb4b 0303 	adc.w	r3, fp, r3
 80091a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80091a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80091b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80091bc:	460b      	mov	r3, r1
 80091be:	18db      	adds	r3, r3, r3
 80091c0:	643b      	str	r3, [r7, #64]	; 0x40
 80091c2:	4613      	mov	r3, r2
 80091c4:	eb42 0303 	adc.w	r3, r2, r3
 80091c8:	647b      	str	r3, [r7, #68]	; 0x44
 80091ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80091d2:	f7f7 f865 	bl	80002a0 <__aeabi_uldivmod>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4611      	mov	r1, r2
 80091dc:	4b3b      	ldr	r3, [pc, #236]	; (80092cc <UART_SetConfig+0x2d4>)
 80091de:	fba3 2301 	umull	r2, r3, r3, r1
 80091e2:	095b      	lsrs	r3, r3, #5
 80091e4:	2264      	movs	r2, #100	; 0x64
 80091e6:	fb02 f303 	mul.w	r3, r2, r3
 80091ea:	1acb      	subs	r3, r1, r3
 80091ec:	00db      	lsls	r3, r3, #3
 80091ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80091f2:	4b36      	ldr	r3, [pc, #216]	; (80092cc <UART_SetConfig+0x2d4>)
 80091f4:	fba3 2302 	umull	r2, r3, r3, r2
 80091f8:	095b      	lsrs	r3, r3, #5
 80091fa:	005b      	lsls	r3, r3, #1
 80091fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009200:	441c      	add	r4, r3
 8009202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009206:	2200      	movs	r2, #0
 8009208:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800920c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009210:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009214:	4642      	mov	r2, r8
 8009216:	464b      	mov	r3, r9
 8009218:	1891      	adds	r1, r2, r2
 800921a:	63b9      	str	r1, [r7, #56]	; 0x38
 800921c:	415b      	adcs	r3, r3
 800921e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009220:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009224:	4641      	mov	r1, r8
 8009226:	1851      	adds	r1, r2, r1
 8009228:	6339      	str	r1, [r7, #48]	; 0x30
 800922a:	4649      	mov	r1, r9
 800922c:	414b      	adcs	r3, r1
 800922e:	637b      	str	r3, [r7, #52]	; 0x34
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	f04f 0300 	mov.w	r3, #0
 8009238:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800923c:	4659      	mov	r1, fp
 800923e:	00cb      	lsls	r3, r1, #3
 8009240:	4651      	mov	r1, sl
 8009242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009246:	4651      	mov	r1, sl
 8009248:	00ca      	lsls	r2, r1, #3
 800924a:	4610      	mov	r0, r2
 800924c:	4619      	mov	r1, r3
 800924e:	4603      	mov	r3, r0
 8009250:	4642      	mov	r2, r8
 8009252:	189b      	adds	r3, r3, r2
 8009254:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009258:	464b      	mov	r3, r9
 800925a:	460a      	mov	r2, r1
 800925c:	eb42 0303 	adc.w	r3, r2, r3
 8009260:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009270:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009274:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009278:	460b      	mov	r3, r1
 800927a:	18db      	adds	r3, r3, r3
 800927c:	62bb      	str	r3, [r7, #40]	; 0x28
 800927e:	4613      	mov	r3, r2
 8009280:	eb42 0303 	adc.w	r3, r2, r3
 8009284:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009286:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800928a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800928e:	f7f7 f807 	bl	80002a0 <__aeabi_uldivmod>
 8009292:	4602      	mov	r2, r0
 8009294:	460b      	mov	r3, r1
 8009296:	4b0d      	ldr	r3, [pc, #52]	; (80092cc <UART_SetConfig+0x2d4>)
 8009298:	fba3 1302 	umull	r1, r3, r3, r2
 800929c:	095b      	lsrs	r3, r3, #5
 800929e:	2164      	movs	r1, #100	; 0x64
 80092a0:	fb01 f303 	mul.w	r3, r1, r3
 80092a4:	1ad3      	subs	r3, r2, r3
 80092a6:	00db      	lsls	r3, r3, #3
 80092a8:	3332      	adds	r3, #50	; 0x32
 80092aa:	4a08      	ldr	r2, [pc, #32]	; (80092cc <UART_SetConfig+0x2d4>)
 80092ac:	fba2 2303 	umull	r2, r3, r2, r3
 80092b0:	095b      	lsrs	r3, r3, #5
 80092b2:	f003 0207 	and.w	r2, r3, #7
 80092b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4422      	add	r2, r4
 80092be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092c0:	e106      	b.n	80094d0 <UART_SetConfig+0x4d8>
 80092c2:	bf00      	nop
 80092c4:	40011000 	.word	0x40011000
 80092c8:	40011400 	.word	0x40011400
 80092cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092d4:	2200      	movs	r2, #0
 80092d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80092da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80092de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80092e2:	4642      	mov	r2, r8
 80092e4:	464b      	mov	r3, r9
 80092e6:	1891      	adds	r1, r2, r2
 80092e8:	6239      	str	r1, [r7, #32]
 80092ea:	415b      	adcs	r3, r3
 80092ec:	627b      	str	r3, [r7, #36]	; 0x24
 80092ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092f2:	4641      	mov	r1, r8
 80092f4:	1854      	adds	r4, r2, r1
 80092f6:	4649      	mov	r1, r9
 80092f8:	eb43 0501 	adc.w	r5, r3, r1
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	00eb      	lsls	r3, r5, #3
 8009306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800930a:	00e2      	lsls	r2, r4, #3
 800930c:	4614      	mov	r4, r2
 800930e:	461d      	mov	r5, r3
 8009310:	4643      	mov	r3, r8
 8009312:	18e3      	adds	r3, r4, r3
 8009314:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009318:	464b      	mov	r3, r9
 800931a:	eb45 0303 	adc.w	r3, r5, r3
 800931e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800932e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009332:	f04f 0200 	mov.w	r2, #0
 8009336:	f04f 0300 	mov.w	r3, #0
 800933a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800933e:	4629      	mov	r1, r5
 8009340:	008b      	lsls	r3, r1, #2
 8009342:	4621      	mov	r1, r4
 8009344:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009348:	4621      	mov	r1, r4
 800934a:	008a      	lsls	r2, r1, #2
 800934c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009350:	f7f6 ffa6 	bl	80002a0 <__aeabi_uldivmod>
 8009354:	4602      	mov	r2, r0
 8009356:	460b      	mov	r3, r1
 8009358:	4b60      	ldr	r3, [pc, #384]	; (80094dc <UART_SetConfig+0x4e4>)
 800935a:	fba3 2302 	umull	r2, r3, r3, r2
 800935e:	095b      	lsrs	r3, r3, #5
 8009360:	011c      	lsls	r4, r3, #4
 8009362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009366:	2200      	movs	r2, #0
 8009368:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800936c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009370:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009374:	4642      	mov	r2, r8
 8009376:	464b      	mov	r3, r9
 8009378:	1891      	adds	r1, r2, r2
 800937a:	61b9      	str	r1, [r7, #24]
 800937c:	415b      	adcs	r3, r3
 800937e:	61fb      	str	r3, [r7, #28]
 8009380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009384:	4641      	mov	r1, r8
 8009386:	1851      	adds	r1, r2, r1
 8009388:	6139      	str	r1, [r7, #16]
 800938a:	4649      	mov	r1, r9
 800938c:	414b      	adcs	r3, r1
 800938e:	617b      	str	r3, [r7, #20]
 8009390:	f04f 0200 	mov.w	r2, #0
 8009394:	f04f 0300 	mov.w	r3, #0
 8009398:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800939c:	4659      	mov	r1, fp
 800939e:	00cb      	lsls	r3, r1, #3
 80093a0:	4651      	mov	r1, sl
 80093a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093a6:	4651      	mov	r1, sl
 80093a8:	00ca      	lsls	r2, r1, #3
 80093aa:	4610      	mov	r0, r2
 80093ac:	4619      	mov	r1, r3
 80093ae:	4603      	mov	r3, r0
 80093b0:	4642      	mov	r2, r8
 80093b2:	189b      	adds	r3, r3, r2
 80093b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093b8:	464b      	mov	r3, r9
 80093ba:	460a      	mov	r2, r1
 80093bc:	eb42 0303 	adc.w	r3, r2, r3
 80093c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80093ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80093d0:	f04f 0200 	mov.w	r2, #0
 80093d4:	f04f 0300 	mov.w	r3, #0
 80093d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80093dc:	4649      	mov	r1, r9
 80093de:	008b      	lsls	r3, r1, #2
 80093e0:	4641      	mov	r1, r8
 80093e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093e6:	4641      	mov	r1, r8
 80093e8:	008a      	lsls	r2, r1, #2
 80093ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80093ee:	f7f6 ff57 	bl	80002a0 <__aeabi_uldivmod>
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	4611      	mov	r1, r2
 80093f8:	4b38      	ldr	r3, [pc, #224]	; (80094dc <UART_SetConfig+0x4e4>)
 80093fa:	fba3 2301 	umull	r2, r3, r3, r1
 80093fe:	095b      	lsrs	r3, r3, #5
 8009400:	2264      	movs	r2, #100	; 0x64
 8009402:	fb02 f303 	mul.w	r3, r2, r3
 8009406:	1acb      	subs	r3, r1, r3
 8009408:	011b      	lsls	r3, r3, #4
 800940a:	3332      	adds	r3, #50	; 0x32
 800940c:	4a33      	ldr	r2, [pc, #204]	; (80094dc <UART_SetConfig+0x4e4>)
 800940e:	fba2 2303 	umull	r2, r3, r2, r3
 8009412:	095b      	lsrs	r3, r3, #5
 8009414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009418:	441c      	add	r4, r3
 800941a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800941e:	2200      	movs	r2, #0
 8009420:	673b      	str	r3, [r7, #112]	; 0x70
 8009422:	677a      	str	r2, [r7, #116]	; 0x74
 8009424:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009428:	4642      	mov	r2, r8
 800942a:	464b      	mov	r3, r9
 800942c:	1891      	adds	r1, r2, r2
 800942e:	60b9      	str	r1, [r7, #8]
 8009430:	415b      	adcs	r3, r3
 8009432:	60fb      	str	r3, [r7, #12]
 8009434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009438:	4641      	mov	r1, r8
 800943a:	1851      	adds	r1, r2, r1
 800943c:	6039      	str	r1, [r7, #0]
 800943e:	4649      	mov	r1, r9
 8009440:	414b      	adcs	r3, r1
 8009442:	607b      	str	r3, [r7, #4]
 8009444:	f04f 0200 	mov.w	r2, #0
 8009448:	f04f 0300 	mov.w	r3, #0
 800944c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009450:	4659      	mov	r1, fp
 8009452:	00cb      	lsls	r3, r1, #3
 8009454:	4651      	mov	r1, sl
 8009456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800945a:	4651      	mov	r1, sl
 800945c:	00ca      	lsls	r2, r1, #3
 800945e:	4610      	mov	r0, r2
 8009460:	4619      	mov	r1, r3
 8009462:	4603      	mov	r3, r0
 8009464:	4642      	mov	r2, r8
 8009466:	189b      	adds	r3, r3, r2
 8009468:	66bb      	str	r3, [r7, #104]	; 0x68
 800946a:	464b      	mov	r3, r9
 800946c:	460a      	mov	r2, r1
 800946e:	eb42 0303 	adc.w	r3, r2, r3
 8009472:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	663b      	str	r3, [r7, #96]	; 0x60
 800947e:	667a      	str	r2, [r7, #100]	; 0x64
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	f04f 0300 	mov.w	r3, #0
 8009488:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800948c:	4649      	mov	r1, r9
 800948e:	008b      	lsls	r3, r1, #2
 8009490:	4641      	mov	r1, r8
 8009492:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009496:	4641      	mov	r1, r8
 8009498:	008a      	lsls	r2, r1, #2
 800949a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800949e:	f7f6 feff 	bl	80002a0 <__aeabi_uldivmod>
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	4b0d      	ldr	r3, [pc, #52]	; (80094dc <UART_SetConfig+0x4e4>)
 80094a8:	fba3 1302 	umull	r1, r3, r3, r2
 80094ac:	095b      	lsrs	r3, r3, #5
 80094ae:	2164      	movs	r1, #100	; 0x64
 80094b0:	fb01 f303 	mul.w	r3, r1, r3
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	011b      	lsls	r3, r3, #4
 80094b8:	3332      	adds	r3, #50	; 0x32
 80094ba:	4a08      	ldr	r2, [pc, #32]	; (80094dc <UART_SetConfig+0x4e4>)
 80094bc:	fba2 2303 	umull	r2, r3, r2, r3
 80094c0:	095b      	lsrs	r3, r3, #5
 80094c2:	f003 020f 	and.w	r2, r3, #15
 80094c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4422      	add	r2, r4
 80094ce:	609a      	str	r2, [r3, #8]
}
 80094d0:	bf00      	nop
 80094d2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80094d6:	46bd      	mov	sp, r7
 80094d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094dc:	51eb851f 	.word	0x51eb851f

080094e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094e0:	b084      	sub	sp, #16
 80094e2:	b580      	push	{r7, lr}
 80094e4:	b084      	sub	sp, #16
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	f107 001c 	add.w	r0, r7, #28
 80094ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d122      	bne.n	800953e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800950c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009522:	2b01      	cmp	r3, #1
 8009524:	d105      	bne.n	8009532 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 faa2 	bl	8009a7c <USB_CoreReset>
 8009538:	4603      	mov	r3, r0
 800953a:	73fb      	strb	r3, [r7, #15]
 800953c:	e01a      	b.n	8009574 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fa96 	bl	8009a7c <USB_CoreReset>
 8009550:	4603      	mov	r3, r0
 8009552:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009556:	2b00      	cmp	r3, #0
 8009558:	d106      	bne.n	8009568 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800955e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	639a      	str	r2, [r3, #56]	; 0x38
 8009566:	e005      	b.n	8009574 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800956c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009576:	2b01      	cmp	r3, #1
 8009578:	d10b      	bne.n	8009592 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f043 0206 	orr.w	r2, r3, #6
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f043 0220 	orr.w	r2, r3, #32
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009592:	7bfb      	ldrb	r3, [r7, #15]
}
 8009594:	4618      	mov	r0, r3
 8009596:	3710      	adds	r7, #16
 8009598:	46bd      	mov	sp, r7
 800959a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800959e:	b004      	add	sp, #16
 80095a0:	4770      	bx	lr

080095a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095a2:	b480      	push	{r7}
 80095a4:	b083      	sub	sp, #12
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	f023 0201 	bic.w	r2, r3, #1
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	460b      	mov	r3, r1
 80095ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80095d0:	2300      	movs	r3, #0
 80095d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80095e0:	78fb      	ldrb	r3, [r7, #3]
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d115      	bne.n	8009612 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	68db      	ldr	r3, [r3, #12]
 80095ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80095f2:	2001      	movs	r0, #1
 80095f4:	f7f9 f9d0 	bl	8002998 <HAL_Delay>
      ms++;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	3301      	adds	r3, #1
 80095fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fa2e 	bl	8009a60 <USB_GetMode>
 8009604:	4603      	mov	r3, r0
 8009606:	2b01      	cmp	r3, #1
 8009608:	d01e      	beq.n	8009648 <USB_SetCurrentMode+0x84>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2b31      	cmp	r3, #49	; 0x31
 800960e:	d9f0      	bls.n	80095f2 <USB_SetCurrentMode+0x2e>
 8009610:	e01a      	b.n	8009648 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009612:	78fb      	ldrb	r3, [r7, #3]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d115      	bne.n	8009644 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009624:	2001      	movs	r0, #1
 8009626:	f7f9 f9b7 	bl	8002998 <HAL_Delay>
      ms++;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	3301      	adds	r3, #1
 800962e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fa15 	bl	8009a60 <USB_GetMode>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d005      	beq.n	8009648 <USB_SetCurrentMode+0x84>
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2b31      	cmp	r3, #49	; 0x31
 8009640:	d9f0      	bls.n	8009624 <USB_SetCurrentMode+0x60>
 8009642:	e001      	b.n	8009648 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	e005      	b.n	8009654 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2b32      	cmp	r3, #50	; 0x32
 800964c:	d101      	bne.n	8009652 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e000      	b.n	8009654 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800965c:	b084      	sub	sp, #16
 800965e:	b580      	push	{r7, lr}
 8009660:	b086      	sub	sp, #24
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
 8009666:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800966a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800966e:	2300      	movs	r3, #0
 8009670:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009676:	2300      	movs	r3, #0
 8009678:	613b      	str	r3, [r7, #16]
 800967a:	e009      	b.n	8009690 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	3340      	adds	r3, #64	; 0x40
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	4413      	add	r3, r2
 8009686:	2200      	movs	r2, #0
 8009688:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	3301      	adds	r3, #1
 800968e:	613b      	str	r3, [r7, #16]
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	2b0e      	cmp	r3, #14
 8009694:	d9f2      	bls.n	800967c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009698:	2b00      	cmp	r3, #0
 800969a:	d11c      	bne.n	80096d6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096aa:	f043 0302 	orr.w	r3, r3, #2
 80096ae:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096c0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096cc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	639a      	str	r2, [r3, #56]	; 0x38
 80096d4:	e00b      	b.n	80096ee <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096da:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80096f4:	461a      	mov	r2, r3
 80096f6:	2300      	movs	r3, #0
 80096f8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009700:	4619      	mov	r1, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009708:	461a      	mov	r2, r3
 800970a:	680b      	ldr	r3, [r1, #0]
 800970c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800970e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009710:	2b01      	cmp	r3, #1
 8009712:	d10c      	bne.n	800972e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009716:	2b00      	cmp	r3, #0
 8009718:	d104      	bne.n	8009724 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800971a:	2100      	movs	r1, #0
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 f965 	bl	80099ec <USB_SetDevSpeed>
 8009722:	e008      	b.n	8009736 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009724:	2101      	movs	r1, #1
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f960 	bl	80099ec <USB_SetDevSpeed>
 800972c:	e003      	b.n	8009736 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800972e:	2103      	movs	r1, #3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f95b 	bl	80099ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009736:	2110      	movs	r1, #16
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 f8f3 	bl	8009924 <USB_FlushTxFifo>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009744:	2301      	movs	r3, #1
 8009746:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 f91f 	bl	800998c <USB_FlushRxFifo>
 800974e:	4603      	mov	r3, r0
 8009750:	2b00      	cmp	r3, #0
 8009752:	d001      	beq.n	8009758 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009754:	2301      	movs	r3, #1
 8009756:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800975e:	461a      	mov	r2, r3
 8009760:	2300      	movs	r3, #0
 8009762:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800976a:	461a      	mov	r2, r3
 800976c:	2300      	movs	r3, #0
 800976e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009776:	461a      	mov	r2, r3
 8009778:	2300      	movs	r3, #0
 800977a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800977c:	2300      	movs	r3, #0
 800977e:	613b      	str	r3, [r7, #16]
 8009780:	e043      	b.n	800980a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	015a      	lsls	r2, r3, #5
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	4413      	add	r3, r2
 800978a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009794:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009798:	d118      	bne.n	80097cc <USB_DevInit+0x170>
    {
      if (i == 0U)
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d10a      	bne.n	80097b6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ac:	461a      	mov	r2, r3
 80097ae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80097b2:	6013      	str	r3, [r2, #0]
 80097b4:	e013      	b.n	80097de <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	015a      	lsls	r2, r3, #5
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	4413      	add	r3, r2
 80097be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097c2:	461a      	mov	r2, r3
 80097c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80097c8:	6013      	str	r3, [r2, #0]
 80097ca:	e008      	b.n	80097de <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	015a      	lsls	r2, r3, #5
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	4413      	add	r3, r2
 80097d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d8:	461a      	mov	r2, r3
 80097da:	2300      	movs	r3, #0
 80097dc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	015a      	lsls	r2, r3, #5
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	4413      	add	r3, r2
 80097e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ea:	461a      	mov	r2, r3
 80097ec:	2300      	movs	r3, #0
 80097ee:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	015a      	lsls	r2, r3, #5
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4413      	add	r3, r2
 80097f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097fc:	461a      	mov	r2, r3
 80097fe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009802:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	3301      	adds	r3, #1
 8009808:	613b      	str	r3, [r7, #16]
 800980a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	429a      	cmp	r2, r3
 8009810:	d3b7      	bcc.n	8009782 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009812:	2300      	movs	r3, #0
 8009814:	613b      	str	r3, [r7, #16]
 8009816:	e043      	b.n	80098a0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4413      	add	r3, r2
 8009820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800982a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800982e:	d118      	bne.n	8009862 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d10a      	bne.n	800984c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	015a      	lsls	r2, r3, #5
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4413      	add	r3, r2
 800983e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009842:	461a      	mov	r2, r3
 8009844:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009848:	6013      	str	r3, [r2, #0]
 800984a:	e013      	b.n	8009874 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	015a      	lsls	r2, r3, #5
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	4413      	add	r3, r2
 8009854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009858:	461a      	mov	r2, r3
 800985a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800985e:	6013      	str	r3, [r2, #0]
 8009860:	e008      	b.n	8009874 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	015a      	lsls	r2, r3, #5
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	4413      	add	r3, r2
 800986a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800986e:	461a      	mov	r2, r3
 8009870:	2300      	movs	r3, #0
 8009872:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	015a      	lsls	r2, r3, #5
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	4413      	add	r3, r2
 800987c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009880:	461a      	mov	r2, r3
 8009882:	2300      	movs	r3, #0
 8009884:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	015a      	lsls	r2, r3, #5
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	4413      	add	r3, r2
 800988e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009892:	461a      	mov	r2, r3
 8009894:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009898:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	3301      	adds	r3, #1
 800989e:	613b      	str	r3, [r7, #16]
 80098a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d3b7      	bcc.n	8009818 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ae:	691b      	ldr	r3, [r3, #16]
 80098b0:	68fa      	ldr	r2, [r7, #12]
 80098b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098ba:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2200      	movs	r2, #0
 80098c0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80098c8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80098ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d105      	bne.n	80098dc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	699b      	ldr	r3, [r3, #24]
 80098d4:	f043 0210 	orr.w	r2, r3, #16
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	699a      	ldr	r2, [r3, #24]
 80098e0:	4b0f      	ldr	r3, [pc, #60]	; (8009920 <USB_DevInit+0x2c4>)
 80098e2:	4313      	orrs	r3, r2
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80098e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d005      	beq.n	80098fa <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	699b      	ldr	r3, [r3, #24]
 80098f2:	f043 0208 	orr.w	r2, r3, #8
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80098fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d107      	bne.n	8009910 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	699b      	ldr	r3, [r3, #24]
 8009904:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009908:	f043 0304 	orr.w	r3, r3, #4
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009910:	7dfb      	ldrb	r3, [r7, #23]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3718      	adds	r7, #24
 8009916:	46bd      	mov	sp, r7
 8009918:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800991c:	b004      	add	sp, #16
 800991e:	4770      	bx	lr
 8009920:	803c3800 	.word	0x803c3800

08009924 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	3301      	adds	r3, #1
 8009936:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	4a13      	ldr	r2, [pc, #76]	; (8009988 <USB_FlushTxFifo+0x64>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d901      	bls.n	8009944 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009940:	2303      	movs	r3, #3
 8009942:	e01b      	b.n	800997c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	2b00      	cmp	r3, #0
 800994a:	daf2      	bge.n	8009932 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800994c:	2300      	movs	r3, #0
 800994e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	019b      	lsls	r3, r3, #6
 8009954:	f043 0220 	orr.w	r2, r3, #32
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	3301      	adds	r3, #1
 8009960:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	4a08      	ldr	r2, [pc, #32]	; (8009988 <USB_FlushTxFifo+0x64>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d901      	bls.n	800996e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800996a:	2303      	movs	r3, #3
 800996c:	e006      	b.n	800997c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	f003 0320 	and.w	r3, r3, #32
 8009976:	2b20      	cmp	r3, #32
 8009978:	d0f0      	beq.n	800995c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800997a:	2300      	movs	r3, #0
}
 800997c:	4618      	mov	r0, r3
 800997e:	3714      	adds	r7, #20
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr
 8009988:	00030d40 	.word	0x00030d40

0800998c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009994:	2300      	movs	r3, #0
 8009996:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	3301      	adds	r3, #1
 800999c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	4a11      	ldr	r2, [pc, #68]	; (80099e8 <USB_FlushRxFifo+0x5c>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d901      	bls.n	80099aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80099a6:	2303      	movs	r3, #3
 80099a8:	e018      	b.n	80099dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	daf2      	bge.n	8009998 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2210      	movs	r2, #16
 80099ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	3301      	adds	r3, #1
 80099c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	4a08      	ldr	r2, [pc, #32]	; (80099e8 <USB_FlushRxFifo+0x5c>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d901      	bls.n	80099ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80099ca:	2303      	movs	r3, #3
 80099cc:	e006      	b.n	80099dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	f003 0310 	and.w	r3, r3, #16
 80099d6:	2b10      	cmp	r3, #16
 80099d8:	d0f0      	beq.n	80099bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80099da:	2300      	movs	r3, #0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3714      	adds	r7, #20
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr
 80099e8:	00030d40 	.word	0x00030d40

080099ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	460b      	mov	r3, r1
 80099f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	78fb      	ldrb	r3, [r7, #3]
 8009a06:	68f9      	ldr	r1, [r7, #12]
 8009a08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3714      	adds	r7, #20
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr

08009a1e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a1e:	b480      	push	{r7}
 8009a20:	b085      	sub	sp, #20
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009a38:	f023 0303 	bic.w	r3, r3, #3
 8009a3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a4c:	f043 0302 	orr.w	r3, r3, #2
 8009a50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3714      	adds	r7, #20
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b083      	sub	sp, #12
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	695b      	ldr	r3, [r3, #20]
 8009a6c:	f003 0301 	and.w	r3, r3, #1
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	4a13      	ldr	r2, [pc, #76]	; (8009ae0 <USB_CoreReset+0x64>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d901      	bls.n	8009a9a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a96:	2303      	movs	r3, #3
 8009a98:	e01b      	b.n	8009ad2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	daf2      	bge.n	8009a88 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	f043 0201 	orr.w	r2, r3, #1
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	4a09      	ldr	r2, [pc, #36]	; (8009ae0 <USB_CoreReset+0x64>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d901      	bls.n	8009ac4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	e006      	b.n	8009ad2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	691b      	ldr	r3, [r3, #16]
 8009ac8:	f003 0301 	and.w	r3, r3, #1
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d0f0      	beq.n	8009ab2 <USB_CoreReset+0x36>

  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3714      	adds	r7, #20
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr
 8009ade:	bf00      	nop
 8009ae0:	00030d40 	.word	0x00030d40

08009ae4 <std>:
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	b510      	push	{r4, lr}
 8009ae8:	4604      	mov	r4, r0
 8009aea:	e9c0 3300 	strd	r3, r3, [r0]
 8009aee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009af2:	6083      	str	r3, [r0, #8]
 8009af4:	8181      	strh	r1, [r0, #12]
 8009af6:	6643      	str	r3, [r0, #100]	; 0x64
 8009af8:	81c2      	strh	r2, [r0, #14]
 8009afa:	6183      	str	r3, [r0, #24]
 8009afc:	4619      	mov	r1, r3
 8009afe:	2208      	movs	r2, #8
 8009b00:	305c      	adds	r0, #92	; 0x5c
 8009b02:	f000 fa4b 	bl	8009f9c <memset>
 8009b06:	4b0d      	ldr	r3, [pc, #52]	; (8009b3c <std+0x58>)
 8009b08:	6263      	str	r3, [r4, #36]	; 0x24
 8009b0a:	4b0d      	ldr	r3, [pc, #52]	; (8009b40 <std+0x5c>)
 8009b0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b0e:	4b0d      	ldr	r3, [pc, #52]	; (8009b44 <std+0x60>)
 8009b10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b12:	4b0d      	ldr	r3, [pc, #52]	; (8009b48 <std+0x64>)
 8009b14:	6323      	str	r3, [r4, #48]	; 0x30
 8009b16:	4b0d      	ldr	r3, [pc, #52]	; (8009b4c <std+0x68>)
 8009b18:	6224      	str	r4, [r4, #32]
 8009b1a:	429c      	cmp	r4, r3
 8009b1c:	d006      	beq.n	8009b2c <std+0x48>
 8009b1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009b22:	4294      	cmp	r4, r2
 8009b24:	d002      	beq.n	8009b2c <std+0x48>
 8009b26:	33d0      	adds	r3, #208	; 0xd0
 8009b28:	429c      	cmp	r4, r3
 8009b2a:	d105      	bne.n	8009b38 <std+0x54>
 8009b2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b34:	f000 baaa 	b.w	800a08c <__retarget_lock_init_recursive>
 8009b38:	bd10      	pop	{r4, pc}
 8009b3a:	bf00      	nop
 8009b3c:	08009ded 	.word	0x08009ded
 8009b40:	08009e0f 	.word	0x08009e0f
 8009b44:	08009e47 	.word	0x08009e47
 8009b48:	08009e6b 	.word	0x08009e6b
 8009b4c:	20000bb8 	.word	0x20000bb8

08009b50 <stdio_exit_handler>:
 8009b50:	4a02      	ldr	r2, [pc, #8]	; (8009b5c <stdio_exit_handler+0xc>)
 8009b52:	4903      	ldr	r1, [pc, #12]	; (8009b60 <stdio_exit_handler+0x10>)
 8009b54:	4803      	ldr	r0, [pc, #12]	; (8009b64 <stdio_exit_handler+0x14>)
 8009b56:	f000 b869 	b.w	8009c2c <_fwalk_sglue>
 8009b5a:	bf00      	nop
 8009b5c:	20000130 	.word	0x20000130
 8009b60:	0800abe9 	.word	0x0800abe9
 8009b64:	2000013c 	.word	0x2000013c

08009b68 <cleanup_stdio>:
 8009b68:	6841      	ldr	r1, [r0, #4]
 8009b6a:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <cleanup_stdio+0x34>)
 8009b6c:	4299      	cmp	r1, r3
 8009b6e:	b510      	push	{r4, lr}
 8009b70:	4604      	mov	r4, r0
 8009b72:	d001      	beq.n	8009b78 <cleanup_stdio+0x10>
 8009b74:	f001 f838 	bl	800abe8 <_fflush_r>
 8009b78:	68a1      	ldr	r1, [r4, #8]
 8009b7a:	4b09      	ldr	r3, [pc, #36]	; (8009ba0 <cleanup_stdio+0x38>)
 8009b7c:	4299      	cmp	r1, r3
 8009b7e:	d002      	beq.n	8009b86 <cleanup_stdio+0x1e>
 8009b80:	4620      	mov	r0, r4
 8009b82:	f001 f831 	bl	800abe8 <_fflush_r>
 8009b86:	68e1      	ldr	r1, [r4, #12]
 8009b88:	4b06      	ldr	r3, [pc, #24]	; (8009ba4 <cleanup_stdio+0x3c>)
 8009b8a:	4299      	cmp	r1, r3
 8009b8c:	d004      	beq.n	8009b98 <cleanup_stdio+0x30>
 8009b8e:	4620      	mov	r0, r4
 8009b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b94:	f001 b828 	b.w	800abe8 <_fflush_r>
 8009b98:	bd10      	pop	{r4, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20000bb8 	.word	0x20000bb8
 8009ba0:	20000c20 	.word	0x20000c20
 8009ba4:	20000c88 	.word	0x20000c88

08009ba8 <global_stdio_init.part.0>:
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	4b0b      	ldr	r3, [pc, #44]	; (8009bd8 <global_stdio_init.part.0+0x30>)
 8009bac:	4c0b      	ldr	r4, [pc, #44]	; (8009bdc <global_stdio_init.part.0+0x34>)
 8009bae:	4a0c      	ldr	r2, [pc, #48]	; (8009be0 <global_stdio_init.part.0+0x38>)
 8009bb0:	601a      	str	r2, [r3, #0]
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	2104      	movs	r1, #4
 8009bb8:	f7ff ff94 	bl	8009ae4 <std>
 8009bbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	2109      	movs	r1, #9
 8009bc4:	f7ff ff8e 	bl	8009ae4 <std>
 8009bc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009bcc:	2202      	movs	r2, #2
 8009bce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bd2:	2112      	movs	r1, #18
 8009bd4:	f7ff bf86 	b.w	8009ae4 <std>
 8009bd8:	20000cf0 	.word	0x20000cf0
 8009bdc:	20000bb8 	.word	0x20000bb8
 8009be0:	08009b51 	.word	0x08009b51

08009be4 <__sfp_lock_acquire>:
 8009be4:	4801      	ldr	r0, [pc, #4]	; (8009bec <__sfp_lock_acquire+0x8>)
 8009be6:	f000 ba52 	b.w	800a08e <__retarget_lock_acquire_recursive>
 8009bea:	bf00      	nop
 8009bec:	20000cf9 	.word	0x20000cf9

08009bf0 <__sfp_lock_release>:
 8009bf0:	4801      	ldr	r0, [pc, #4]	; (8009bf8 <__sfp_lock_release+0x8>)
 8009bf2:	f000 ba4d 	b.w	800a090 <__retarget_lock_release_recursive>
 8009bf6:	bf00      	nop
 8009bf8:	20000cf9 	.word	0x20000cf9

08009bfc <__sinit>:
 8009bfc:	b510      	push	{r4, lr}
 8009bfe:	4604      	mov	r4, r0
 8009c00:	f7ff fff0 	bl	8009be4 <__sfp_lock_acquire>
 8009c04:	6a23      	ldr	r3, [r4, #32]
 8009c06:	b11b      	cbz	r3, 8009c10 <__sinit+0x14>
 8009c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c0c:	f7ff bff0 	b.w	8009bf0 <__sfp_lock_release>
 8009c10:	4b04      	ldr	r3, [pc, #16]	; (8009c24 <__sinit+0x28>)
 8009c12:	6223      	str	r3, [r4, #32]
 8009c14:	4b04      	ldr	r3, [pc, #16]	; (8009c28 <__sinit+0x2c>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1f5      	bne.n	8009c08 <__sinit+0xc>
 8009c1c:	f7ff ffc4 	bl	8009ba8 <global_stdio_init.part.0>
 8009c20:	e7f2      	b.n	8009c08 <__sinit+0xc>
 8009c22:	bf00      	nop
 8009c24:	08009b69 	.word	0x08009b69
 8009c28:	20000cf0 	.word	0x20000cf0

08009c2c <_fwalk_sglue>:
 8009c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c30:	4607      	mov	r7, r0
 8009c32:	4688      	mov	r8, r1
 8009c34:	4614      	mov	r4, r2
 8009c36:	2600      	movs	r6, #0
 8009c38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c3c:	f1b9 0901 	subs.w	r9, r9, #1
 8009c40:	d505      	bpl.n	8009c4e <_fwalk_sglue+0x22>
 8009c42:	6824      	ldr	r4, [r4, #0]
 8009c44:	2c00      	cmp	r4, #0
 8009c46:	d1f7      	bne.n	8009c38 <_fwalk_sglue+0xc>
 8009c48:	4630      	mov	r0, r6
 8009c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c4e:	89ab      	ldrh	r3, [r5, #12]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d907      	bls.n	8009c64 <_fwalk_sglue+0x38>
 8009c54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	d003      	beq.n	8009c64 <_fwalk_sglue+0x38>
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	4638      	mov	r0, r7
 8009c60:	47c0      	blx	r8
 8009c62:	4306      	orrs	r6, r0
 8009c64:	3568      	adds	r5, #104	; 0x68
 8009c66:	e7e9      	b.n	8009c3c <_fwalk_sglue+0x10>

08009c68 <iprintf>:
 8009c68:	b40f      	push	{r0, r1, r2, r3}
 8009c6a:	b507      	push	{r0, r1, r2, lr}
 8009c6c:	4906      	ldr	r1, [pc, #24]	; (8009c88 <iprintf+0x20>)
 8009c6e:	ab04      	add	r3, sp, #16
 8009c70:	6808      	ldr	r0, [r1, #0]
 8009c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c76:	6881      	ldr	r1, [r0, #8]
 8009c78:	9301      	str	r3, [sp, #4]
 8009c7a:	f000 fc85 	bl	800a588 <_vfiprintf_r>
 8009c7e:	b003      	add	sp, #12
 8009c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c84:	b004      	add	sp, #16
 8009c86:	4770      	bx	lr
 8009c88:	20000188 	.word	0x20000188

08009c8c <_puts_r>:
 8009c8c:	6a03      	ldr	r3, [r0, #32]
 8009c8e:	b570      	push	{r4, r5, r6, lr}
 8009c90:	6884      	ldr	r4, [r0, #8]
 8009c92:	4605      	mov	r5, r0
 8009c94:	460e      	mov	r6, r1
 8009c96:	b90b      	cbnz	r3, 8009c9c <_puts_r+0x10>
 8009c98:	f7ff ffb0 	bl	8009bfc <__sinit>
 8009c9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c9e:	07db      	lsls	r3, r3, #31
 8009ca0:	d405      	bmi.n	8009cae <_puts_r+0x22>
 8009ca2:	89a3      	ldrh	r3, [r4, #12]
 8009ca4:	0598      	lsls	r0, r3, #22
 8009ca6:	d402      	bmi.n	8009cae <_puts_r+0x22>
 8009ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009caa:	f000 f9f0 	bl	800a08e <__retarget_lock_acquire_recursive>
 8009cae:	89a3      	ldrh	r3, [r4, #12]
 8009cb0:	0719      	lsls	r1, r3, #28
 8009cb2:	d513      	bpl.n	8009cdc <_puts_r+0x50>
 8009cb4:	6923      	ldr	r3, [r4, #16]
 8009cb6:	b18b      	cbz	r3, 8009cdc <_puts_r+0x50>
 8009cb8:	3e01      	subs	r6, #1
 8009cba:	68a3      	ldr	r3, [r4, #8]
 8009cbc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009cc0:	3b01      	subs	r3, #1
 8009cc2:	60a3      	str	r3, [r4, #8]
 8009cc4:	b9e9      	cbnz	r1, 8009d02 <_puts_r+0x76>
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	da2e      	bge.n	8009d28 <_puts_r+0x9c>
 8009cca:	4622      	mov	r2, r4
 8009ccc:	210a      	movs	r1, #10
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f000 f8cf 	bl	8009e72 <__swbuf_r>
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	d007      	beq.n	8009ce8 <_puts_r+0x5c>
 8009cd8:	250a      	movs	r5, #10
 8009cda:	e007      	b.n	8009cec <_puts_r+0x60>
 8009cdc:	4621      	mov	r1, r4
 8009cde:	4628      	mov	r0, r5
 8009ce0:	f000 f904 	bl	8009eec <__swsetup_r>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	d0e7      	beq.n	8009cb8 <_puts_r+0x2c>
 8009ce8:	f04f 35ff 	mov.w	r5, #4294967295
 8009cec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cee:	07da      	lsls	r2, r3, #31
 8009cf0:	d405      	bmi.n	8009cfe <_puts_r+0x72>
 8009cf2:	89a3      	ldrh	r3, [r4, #12]
 8009cf4:	059b      	lsls	r3, r3, #22
 8009cf6:	d402      	bmi.n	8009cfe <_puts_r+0x72>
 8009cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cfa:	f000 f9c9 	bl	800a090 <__retarget_lock_release_recursive>
 8009cfe:	4628      	mov	r0, r5
 8009d00:	bd70      	pop	{r4, r5, r6, pc}
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	da04      	bge.n	8009d10 <_puts_r+0x84>
 8009d06:	69a2      	ldr	r2, [r4, #24]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	dc06      	bgt.n	8009d1a <_puts_r+0x8e>
 8009d0c:	290a      	cmp	r1, #10
 8009d0e:	d004      	beq.n	8009d1a <_puts_r+0x8e>
 8009d10:	6823      	ldr	r3, [r4, #0]
 8009d12:	1c5a      	adds	r2, r3, #1
 8009d14:	6022      	str	r2, [r4, #0]
 8009d16:	7019      	strb	r1, [r3, #0]
 8009d18:	e7cf      	b.n	8009cba <_puts_r+0x2e>
 8009d1a:	4622      	mov	r2, r4
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f000 f8a8 	bl	8009e72 <__swbuf_r>
 8009d22:	3001      	adds	r0, #1
 8009d24:	d1c9      	bne.n	8009cba <_puts_r+0x2e>
 8009d26:	e7df      	b.n	8009ce8 <_puts_r+0x5c>
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	250a      	movs	r5, #10
 8009d2c:	1c5a      	adds	r2, r3, #1
 8009d2e:	6022      	str	r2, [r4, #0]
 8009d30:	701d      	strb	r5, [r3, #0]
 8009d32:	e7db      	b.n	8009cec <_puts_r+0x60>

08009d34 <puts>:
 8009d34:	4b02      	ldr	r3, [pc, #8]	; (8009d40 <puts+0xc>)
 8009d36:	4601      	mov	r1, r0
 8009d38:	6818      	ldr	r0, [r3, #0]
 8009d3a:	f7ff bfa7 	b.w	8009c8c <_puts_r>
 8009d3e:	bf00      	nop
 8009d40:	20000188 	.word	0x20000188

08009d44 <sniprintf>:
 8009d44:	b40c      	push	{r2, r3}
 8009d46:	b530      	push	{r4, r5, lr}
 8009d48:	4b17      	ldr	r3, [pc, #92]	; (8009da8 <sniprintf+0x64>)
 8009d4a:	1e0c      	subs	r4, r1, #0
 8009d4c:	681d      	ldr	r5, [r3, #0]
 8009d4e:	b09d      	sub	sp, #116	; 0x74
 8009d50:	da08      	bge.n	8009d64 <sniprintf+0x20>
 8009d52:	238b      	movs	r3, #139	; 0x8b
 8009d54:	602b      	str	r3, [r5, #0]
 8009d56:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5a:	b01d      	add	sp, #116	; 0x74
 8009d5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d60:	b002      	add	sp, #8
 8009d62:	4770      	bx	lr
 8009d64:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d6c:	bf14      	ite	ne
 8009d6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d72:	4623      	moveq	r3, r4
 8009d74:	9304      	str	r3, [sp, #16]
 8009d76:	9307      	str	r3, [sp, #28]
 8009d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d7c:	9002      	str	r0, [sp, #8]
 8009d7e:	9006      	str	r0, [sp, #24]
 8009d80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d86:	ab21      	add	r3, sp, #132	; 0x84
 8009d88:	a902      	add	r1, sp, #8
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	9301      	str	r3, [sp, #4]
 8009d8e:	f000 fad3 	bl	800a338 <_svfiprintf_r>
 8009d92:	1c43      	adds	r3, r0, #1
 8009d94:	bfbc      	itt	lt
 8009d96:	238b      	movlt	r3, #139	; 0x8b
 8009d98:	602b      	strlt	r3, [r5, #0]
 8009d9a:	2c00      	cmp	r4, #0
 8009d9c:	d0dd      	beq.n	8009d5a <sniprintf+0x16>
 8009d9e:	9b02      	ldr	r3, [sp, #8]
 8009da0:	2200      	movs	r2, #0
 8009da2:	701a      	strb	r2, [r3, #0]
 8009da4:	e7d9      	b.n	8009d5a <sniprintf+0x16>
 8009da6:	bf00      	nop
 8009da8:	20000188 	.word	0x20000188

08009dac <siprintf>:
 8009dac:	b40e      	push	{r1, r2, r3}
 8009dae:	b500      	push	{lr}
 8009db0:	b09c      	sub	sp, #112	; 0x70
 8009db2:	ab1d      	add	r3, sp, #116	; 0x74
 8009db4:	9002      	str	r0, [sp, #8]
 8009db6:	9006      	str	r0, [sp, #24]
 8009db8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009dbc:	4809      	ldr	r0, [pc, #36]	; (8009de4 <siprintf+0x38>)
 8009dbe:	9107      	str	r1, [sp, #28]
 8009dc0:	9104      	str	r1, [sp, #16]
 8009dc2:	4909      	ldr	r1, [pc, #36]	; (8009de8 <siprintf+0x3c>)
 8009dc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dc8:	9105      	str	r1, [sp, #20]
 8009dca:	6800      	ldr	r0, [r0, #0]
 8009dcc:	9301      	str	r3, [sp, #4]
 8009dce:	a902      	add	r1, sp, #8
 8009dd0:	f000 fab2 	bl	800a338 <_svfiprintf_r>
 8009dd4:	9b02      	ldr	r3, [sp, #8]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	701a      	strb	r2, [r3, #0]
 8009dda:	b01c      	add	sp, #112	; 0x70
 8009ddc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009de0:	b003      	add	sp, #12
 8009de2:	4770      	bx	lr
 8009de4:	20000188 	.word	0x20000188
 8009de8:	ffff0208 	.word	0xffff0208

08009dec <__sread>:
 8009dec:	b510      	push	{r4, lr}
 8009dee:	460c      	mov	r4, r1
 8009df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df4:	f000 f8fc 	bl	8009ff0 <_read_r>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	bfab      	itete	ge
 8009dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8009e00:	181b      	addge	r3, r3, r0
 8009e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e06:	bfac      	ite	ge
 8009e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e0a:	81a3      	strhlt	r3, [r4, #12]
 8009e0c:	bd10      	pop	{r4, pc}

08009e0e <__swrite>:
 8009e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	461f      	mov	r7, r3
 8009e14:	898b      	ldrh	r3, [r1, #12]
 8009e16:	05db      	lsls	r3, r3, #23
 8009e18:	4605      	mov	r5, r0
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	d505      	bpl.n	8009e2c <__swrite+0x1e>
 8009e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e24:	2302      	movs	r3, #2
 8009e26:	2200      	movs	r2, #0
 8009e28:	f000 f8d0 	bl	8009fcc <_lseek_r>
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e36:	81a3      	strh	r3, [r4, #12]
 8009e38:	4632      	mov	r2, r6
 8009e3a:	463b      	mov	r3, r7
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e42:	f000 b8e7 	b.w	800a014 <_write_r>

08009e46 <__sseek>:
 8009e46:	b510      	push	{r4, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4e:	f000 f8bd 	bl	8009fcc <_lseek_r>
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	bf15      	itete	ne
 8009e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e62:	81a3      	strheq	r3, [r4, #12]
 8009e64:	bf18      	it	ne
 8009e66:	81a3      	strhne	r3, [r4, #12]
 8009e68:	bd10      	pop	{r4, pc}

08009e6a <__sclose>:
 8009e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e6e:	f000 b89d 	b.w	8009fac <_close_r>

08009e72 <__swbuf_r>:
 8009e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e74:	460e      	mov	r6, r1
 8009e76:	4614      	mov	r4, r2
 8009e78:	4605      	mov	r5, r0
 8009e7a:	b118      	cbz	r0, 8009e84 <__swbuf_r+0x12>
 8009e7c:	6a03      	ldr	r3, [r0, #32]
 8009e7e:	b90b      	cbnz	r3, 8009e84 <__swbuf_r+0x12>
 8009e80:	f7ff febc 	bl	8009bfc <__sinit>
 8009e84:	69a3      	ldr	r3, [r4, #24]
 8009e86:	60a3      	str	r3, [r4, #8]
 8009e88:	89a3      	ldrh	r3, [r4, #12]
 8009e8a:	071a      	lsls	r2, r3, #28
 8009e8c:	d525      	bpl.n	8009eda <__swbuf_r+0x68>
 8009e8e:	6923      	ldr	r3, [r4, #16]
 8009e90:	b31b      	cbz	r3, 8009eda <__swbuf_r+0x68>
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	6922      	ldr	r2, [r4, #16]
 8009e96:	1a98      	subs	r0, r3, r2
 8009e98:	6963      	ldr	r3, [r4, #20]
 8009e9a:	b2f6      	uxtb	r6, r6
 8009e9c:	4283      	cmp	r3, r0
 8009e9e:	4637      	mov	r7, r6
 8009ea0:	dc04      	bgt.n	8009eac <__swbuf_r+0x3a>
 8009ea2:	4621      	mov	r1, r4
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	f000 fe9f 	bl	800abe8 <_fflush_r>
 8009eaa:	b9e0      	cbnz	r0, 8009ee6 <__swbuf_r+0x74>
 8009eac:	68a3      	ldr	r3, [r4, #8]
 8009eae:	3b01      	subs	r3, #1
 8009eb0:	60a3      	str	r3, [r4, #8]
 8009eb2:	6823      	ldr	r3, [r4, #0]
 8009eb4:	1c5a      	adds	r2, r3, #1
 8009eb6:	6022      	str	r2, [r4, #0]
 8009eb8:	701e      	strb	r6, [r3, #0]
 8009eba:	6962      	ldr	r2, [r4, #20]
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d004      	beq.n	8009ecc <__swbuf_r+0x5a>
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	07db      	lsls	r3, r3, #31
 8009ec6:	d506      	bpl.n	8009ed6 <__swbuf_r+0x64>
 8009ec8:	2e0a      	cmp	r6, #10
 8009eca:	d104      	bne.n	8009ed6 <__swbuf_r+0x64>
 8009ecc:	4621      	mov	r1, r4
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f000 fe8a 	bl	800abe8 <_fflush_r>
 8009ed4:	b938      	cbnz	r0, 8009ee6 <__swbuf_r+0x74>
 8009ed6:	4638      	mov	r0, r7
 8009ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eda:	4621      	mov	r1, r4
 8009edc:	4628      	mov	r0, r5
 8009ede:	f000 f805 	bl	8009eec <__swsetup_r>
 8009ee2:	2800      	cmp	r0, #0
 8009ee4:	d0d5      	beq.n	8009e92 <__swbuf_r+0x20>
 8009ee6:	f04f 37ff 	mov.w	r7, #4294967295
 8009eea:	e7f4      	b.n	8009ed6 <__swbuf_r+0x64>

08009eec <__swsetup_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4b2a      	ldr	r3, [pc, #168]	; (8009f98 <__swsetup_r+0xac>)
 8009ef0:	4605      	mov	r5, r0
 8009ef2:	6818      	ldr	r0, [r3, #0]
 8009ef4:	460c      	mov	r4, r1
 8009ef6:	b118      	cbz	r0, 8009f00 <__swsetup_r+0x14>
 8009ef8:	6a03      	ldr	r3, [r0, #32]
 8009efa:	b90b      	cbnz	r3, 8009f00 <__swsetup_r+0x14>
 8009efc:	f7ff fe7e 	bl	8009bfc <__sinit>
 8009f00:	89a3      	ldrh	r3, [r4, #12]
 8009f02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f06:	0718      	lsls	r0, r3, #28
 8009f08:	d422      	bmi.n	8009f50 <__swsetup_r+0x64>
 8009f0a:	06d9      	lsls	r1, r3, #27
 8009f0c:	d407      	bmi.n	8009f1e <__swsetup_r+0x32>
 8009f0e:	2309      	movs	r3, #9
 8009f10:	602b      	str	r3, [r5, #0]
 8009f12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f16:	81a3      	strh	r3, [r4, #12]
 8009f18:	f04f 30ff 	mov.w	r0, #4294967295
 8009f1c:	e034      	b.n	8009f88 <__swsetup_r+0x9c>
 8009f1e:	0758      	lsls	r0, r3, #29
 8009f20:	d512      	bpl.n	8009f48 <__swsetup_r+0x5c>
 8009f22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f24:	b141      	cbz	r1, 8009f38 <__swsetup_r+0x4c>
 8009f26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f2a:	4299      	cmp	r1, r3
 8009f2c:	d002      	beq.n	8009f34 <__swsetup_r+0x48>
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f000 f8b0 	bl	800a094 <_free_r>
 8009f34:	2300      	movs	r3, #0
 8009f36:	6363      	str	r3, [r4, #52]	; 0x34
 8009f38:	89a3      	ldrh	r3, [r4, #12]
 8009f3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f3e:	81a3      	strh	r3, [r4, #12]
 8009f40:	2300      	movs	r3, #0
 8009f42:	6063      	str	r3, [r4, #4]
 8009f44:	6923      	ldr	r3, [r4, #16]
 8009f46:	6023      	str	r3, [r4, #0]
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	f043 0308 	orr.w	r3, r3, #8
 8009f4e:	81a3      	strh	r3, [r4, #12]
 8009f50:	6923      	ldr	r3, [r4, #16]
 8009f52:	b94b      	cbnz	r3, 8009f68 <__swsetup_r+0x7c>
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f5e:	d003      	beq.n	8009f68 <__swsetup_r+0x7c>
 8009f60:	4621      	mov	r1, r4
 8009f62:	4628      	mov	r0, r5
 8009f64:	f000 fe8e 	bl	800ac84 <__smakebuf_r>
 8009f68:	89a0      	ldrh	r0, [r4, #12]
 8009f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f6e:	f010 0301 	ands.w	r3, r0, #1
 8009f72:	d00a      	beq.n	8009f8a <__swsetup_r+0x9e>
 8009f74:	2300      	movs	r3, #0
 8009f76:	60a3      	str	r3, [r4, #8]
 8009f78:	6963      	ldr	r3, [r4, #20]
 8009f7a:	425b      	negs	r3, r3
 8009f7c:	61a3      	str	r3, [r4, #24]
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	b943      	cbnz	r3, 8009f94 <__swsetup_r+0xa8>
 8009f82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f86:	d1c4      	bne.n	8009f12 <__swsetup_r+0x26>
 8009f88:	bd38      	pop	{r3, r4, r5, pc}
 8009f8a:	0781      	lsls	r1, r0, #30
 8009f8c:	bf58      	it	pl
 8009f8e:	6963      	ldrpl	r3, [r4, #20]
 8009f90:	60a3      	str	r3, [r4, #8]
 8009f92:	e7f4      	b.n	8009f7e <__swsetup_r+0x92>
 8009f94:	2000      	movs	r0, #0
 8009f96:	e7f7      	b.n	8009f88 <__swsetup_r+0x9c>
 8009f98:	20000188 	.word	0x20000188

08009f9c <memset>:
 8009f9c:	4402      	add	r2, r0
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d100      	bne.n	8009fa6 <memset+0xa>
 8009fa4:	4770      	bx	lr
 8009fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8009faa:	e7f9      	b.n	8009fa0 <memset+0x4>

08009fac <_close_r>:
 8009fac:	b538      	push	{r3, r4, r5, lr}
 8009fae:	4d06      	ldr	r5, [pc, #24]	; (8009fc8 <_close_r+0x1c>)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	4608      	mov	r0, r1
 8009fb6:	602b      	str	r3, [r5, #0]
 8009fb8:	f7f8 fbd5 	bl	8002766 <_close>
 8009fbc:	1c43      	adds	r3, r0, #1
 8009fbe:	d102      	bne.n	8009fc6 <_close_r+0x1a>
 8009fc0:	682b      	ldr	r3, [r5, #0]
 8009fc2:	b103      	cbz	r3, 8009fc6 <_close_r+0x1a>
 8009fc4:	6023      	str	r3, [r4, #0]
 8009fc6:	bd38      	pop	{r3, r4, r5, pc}
 8009fc8:	20000cf4 	.word	0x20000cf4

08009fcc <_lseek_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4d07      	ldr	r5, [pc, #28]	; (8009fec <_lseek_r+0x20>)
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	4608      	mov	r0, r1
 8009fd4:	4611      	mov	r1, r2
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	602a      	str	r2, [r5, #0]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	f7f8 fbea 	bl	80027b4 <_lseek>
 8009fe0:	1c43      	adds	r3, r0, #1
 8009fe2:	d102      	bne.n	8009fea <_lseek_r+0x1e>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	b103      	cbz	r3, 8009fea <_lseek_r+0x1e>
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	bd38      	pop	{r3, r4, r5, pc}
 8009fec:	20000cf4 	.word	0x20000cf4

08009ff0 <_read_r>:
 8009ff0:	b538      	push	{r3, r4, r5, lr}
 8009ff2:	4d07      	ldr	r5, [pc, #28]	; (800a010 <_read_r+0x20>)
 8009ff4:	4604      	mov	r4, r0
 8009ff6:	4608      	mov	r0, r1
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	602a      	str	r2, [r5, #0]
 8009ffe:	461a      	mov	r2, r3
 800a000:	f7f8 fb94 	bl	800272c <_read>
 800a004:	1c43      	adds	r3, r0, #1
 800a006:	d102      	bne.n	800a00e <_read_r+0x1e>
 800a008:	682b      	ldr	r3, [r5, #0]
 800a00a:	b103      	cbz	r3, 800a00e <_read_r+0x1e>
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	bd38      	pop	{r3, r4, r5, pc}
 800a010:	20000cf4 	.word	0x20000cf4

0800a014 <_write_r>:
 800a014:	b538      	push	{r3, r4, r5, lr}
 800a016:	4d07      	ldr	r5, [pc, #28]	; (800a034 <_write_r+0x20>)
 800a018:	4604      	mov	r4, r0
 800a01a:	4608      	mov	r0, r1
 800a01c:	4611      	mov	r1, r2
 800a01e:	2200      	movs	r2, #0
 800a020:	602a      	str	r2, [r5, #0]
 800a022:	461a      	mov	r2, r3
 800a024:	f7f7 f922 	bl	800126c <_write>
 800a028:	1c43      	adds	r3, r0, #1
 800a02a:	d102      	bne.n	800a032 <_write_r+0x1e>
 800a02c:	682b      	ldr	r3, [r5, #0]
 800a02e:	b103      	cbz	r3, 800a032 <_write_r+0x1e>
 800a030:	6023      	str	r3, [r4, #0]
 800a032:	bd38      	pop	{r3, r4, r5, pc}
 800a034:	20000cf4 	.word	0x20000cf4

0800a038 <__errno>:
 800a038:	4b01      	ldr	r3, [pc, #4]	; (800a040 <__errno+0x8>)
 800a03a:	6818      	ldr	r0, [r3, #0]
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop
 800a040:	20000188 	.word	0x20000188

0800a044 <__libc_init_array>:
 800a044:	b570      	push	{r4, r5, r6, lr}
 800a046:	4d0d      	ldr	r5, [pc, #52]	; (800a07c <__libc_init_array+0x38>)
 800a048:	4c0d      	ldr	r4, [pc, #52]	; (800a080 <__libc_init_array+0x3c>)
 800a04a:	1b64      	subs	r4, r4, r5
 800a04c:	10a4      	asrs	r4, r4, #2
 800a04e:	2600      	movs	r6, #0
 800a050:	42a6      	cmp	r6, r4
 800a052:	d109      	bne.n	800a068 <__libc_init_array+0x24>
 800a054:	4d0b      	ldr	r5, [pc, #44]	; (800a084 <__libc_init_array+0x40>)
 800a056:	4c0c      	ldr	r4, [pc, #48]	; (800a088 <__libc_init_array+0x44>)
 800a058:	f000 fee2 	bl	800ae20 <_init>
 800a05c:	1b64      	subs	r4, r4, r5
 800a05e:	10a4      	asrs	r4, r4, #2
 800a060:	2600      	movs	r6, #0
 800a062:	42a6      	cmp	r6, r4
 800a064:	d105      	bne.n	800a072 <__libc_init_array+0x2e>
 800a066:	bd70      	pop	{r4, r5, r6, pc}
 800a068:	f855 3b04 	ldr.w	r3, [r5], #4
 800a06c:	4798      	blx	r3
 800a06e:	3601      	adds	r6, #1
 800a070:	e7ee      	b.n	800a050 <__libc_init_array+0xc>
 800a072:	f855 3b04 	ldr.w	r3, [r5], #4
 800a076:	4798      	blx	r3
 800a078:	3601      	adds	r6, #1
 800a07a:	e7f2      	b.n	800a062 <__libc_init_array+0x1e>
 800a07c:	0800b184 	.word	0x0800b184
 800a080:	0800b184 	.word	0x0800b184
 800a084:	0800b184 	.word	0x0800b184
 800a088:	0800b188 	.word	0x0800b188

0800a08c <__retarget_lock_init_recursive>:
 800a08c:	4770      	bx	lr

0800a08e <__retarget_lock_acquire_recursive>:
 800a08e:	4770      	bx	lr

0800a090 <__retarget_lock_release_recursive>:
 800a090:	4770      	bx	lr
	...

0800a094 <_free_r>:
 800a094:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a096:	2900      	cmp	r1, #0
 800a098:	d044      	beq.n	800a124 <_free_r+0x90>
 800a09a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a09e:	9001      	str	r0, [sp, #4]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f1a1 0404 	sub.w	r4, r1, #4
 800a0a6:	bfb8      	it	lt
 800a0a8:	18e4      	addlt	r4, r4, r3
 800a0aa:	f000 f8df 	bl	800a26c <__malloc_lock>
 800a0ae:	4a1e      	ldr	r2, [pc, #120]	; (800a128 <_free_r+0x94>)
 800a0b0:	9801      	ldr	r0, [sp, #4]
 800a0b2:	6813      	ldr	r3, [r2, #0]
 800a0b4:	b933      	cbnz	r3, 800a0c4 <_free_r+0x30>
 800a0b6:	6063      	str	r3, [r4, #4]
 800a0b8:	6014      	str	r4, [r2, #0]
 800a0ba:	b003      	add	sp, #12
 800a0bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a0c0:	f000 b8da 	b.w	800a278 <__malloc_unlock>
 800a0c4:	42a3      	cmp	r3, r4
 800a0c6:	d908      	bls.n	800a0da <_free_r+0x46>
 800a0c8:	6825      	ldr	r5, [r4, #0]
 800a0ca:	1961      	adds	r1, r4, r5
 800a0cc:	428b      	cmp	r3, r1
 800a0ce:	bf01      	itttt	eq
 800a0d0:	6819      	ldreq	r1, [r3, #0]
 800a0d2:	685b      	ldreq	r3, [r3, #4]
 800a0d4:	1949      	addeq	r1, r1, r5
 800a0d6:	6021      	streq	r1, [r4, #0]
 800a0d8:	e7ed      	b.n	800a0b6 <_free_r+0x22>
 800a0da:	461a      	mov	r2, r3
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	b10b      	cbz	r3, 800a0e4 <_free_r+0x50>
 800a0e0:	42a3      	cmp	r3, r4
 800a0e2:	d9fa      	bls.n	800a0da <_free_r+0x46>
 800a0e4:	6811      	ldr	r1, [r2, #0]
 800a0e6:	1855      	adds	r5, r2, r1
 800a0e8:	42a5      	cmp	r5, r4
 800a0ea:	d10b      	bne.n	800a104 <_free_r+0x70>
 800a0ec:	6824      	ldr	r4, [r4, #0]
 800a0ee:	4421      	add	r1, r4
 800a0f0:	1854      	adds	r4, r2, r1
 800a0f2:	42a3      	cmp	r3, r4
 800a0f4:	6011      	str	r1, [r2, #0]
 800a0f6:	d1e0      	bne.n	800a0ba <_free_r+0x26>
 800a0f8:	681c      	ldr	r4, [r3, #0]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	6053      	str	r3, [r2, #4]
 800a0fe:	440c      	add	r4, r1
 800a100:	6014      	str	r4, [r2, #0]
 800a102:	e7da      	b.n	800a0ba <_free_r+0x26>
 800a104:	d902      	bls.n	800a10c <_free_r+0x78>
 800a106:	230c      	movs	r3, #12
 800a108:	6003      	str	r3, [r0, #0]
 800a10a:	e7d6      	b.n	800a0ba <_free_r+0x26>
 800a10c:	6825      	ldr	r5, [r4, #0]
 800a10e:	1961      	adds	r1, r4, r5
 800a110:	428b      	cmp	r3, r1
 800a112:	bf04      	itt	eq
 800a114:	6819      	ldreq	r1, [r3, #0]
 800a116:	685b      	ldreq	r3, [r3, #4]
 800a118:	6063      	str	r3, [r4, #4]
 800a11a:	bf04      	itt	eq
 800a11c:	1949      	addeq	r1, r1, r5
 800a11e:	6021      	streq	r1, [r4, #0]
 800a120:	6054      	str	r4, [r2, #4]
 800a122:	e7ca      	b.n	800a0ba <_free_r+0x26>
 800a124:	b003      	add	sp, #12
 800a126:	bd30      	pop	{r4, r5, pc}
 800a128:	20000cfc 	.word	0x20000cfc

0800a12c <sbrk_aligned>:
 800a12c:	b570      	push	{r4, r5, r6, lr}
 800a12e:	4e0e      	ldr	r6, [pc, #56]	; (800a168 <sbrk_aligned+0x3c>)
 800a130:	460c      	mov	r4, r1
 800a132:	6831      	ldr	r1, [r6, #0]
 800a134:	4605      	mov	r5, r0
 800a136:	b911      	cbnz	r1, 800a13e <sbrk_aligned+0x12>
 800a138:	f000 fe1c 	bl	800ad74 <_sbrk_r>
 800a13c:	6030      	str	r0, [r6, #0]
 800a13e:	4621      	mov	r1, r4
 800a140:	4628      	mov	r0, r5
 800a142:	f000 fe17 	bl	800ad74 <_sbrk_r>
 800a146:	1c43      	adds	r3, r0, #1
 800a148:	d00a      	beq.n	800a160 <sbrk_aligned+0x34>
 800a14a:	1cc4      	adds	r4, r0, #3
 800a14c:	f024 0403 	bic.w	r4, r4, #3
 800a150:	42a0      	cmp	r0, r4
 800a152:	d007      	beq.n	800a164 <sbrk_aligned+0x38>
 800a154:	1a21      	subs	r1, r4, r0
 800a156:	4628      	mov	r0, r5
 800a158:	f000 fe0c 	bl	800ad74 <_sbrk_r>
 800a15c:	3001      	adds	r0, #1
 800a15e:	d101      	bne.n	800a164 <sbrk_aligned+0x38>
 800a160:	f04f 34ff 	mov.w	r4, #4294967295
 800a164:	4620      	mov	r0, r4
 800a166:	bd70      	pop	{r4, r5, r6, pc}
 800a168:	20000d00 	.word	0x20000d00

0800a16c <_malloc_r>:
 800a16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a170:	1ccd      	adds	r5, r1, #3
 800a172:	f025 0503 	bic.w	r5, r5, #3
 800a176:	3508      	adds	r5, #8
 800a178:	2d0c      	cmp	r5, #12
 800a17a:	bf38      	it	cc
 800a17c:	250c      	movcc	r5, #12
 800a17e:	2d00      	cmp	r5, #0
 800a180:	4607      	mov	r7, r0
 800a182:	db01      	blt.n	800a188 <_malloc_r+0x1c>
 800a184:	42a9      	cmp	r1, r5
 800a186:	d905      	bls.n	800a194 <_malloc_r+0x28>
 800a188:	230c      	movs	r3, #12
 800a18a:	603b      	str	r3, [r7, #0]
 800a18c:	2600      	movs	r6, #0
 800a18e:	4630      	mov	r0, r6
 800a190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a194:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a268 <_malloc_r+0xfc>
 800a198:	f000 f868 	bl	800a26c <__malloc_lock>
 800a19c:	f8d8 3000 	ldr.w	r3, [r8]
 800a1a0:	461c      	mov	r4, r3
 800a1a2:	bb5c      	cbnz	r4, 800a1fc <_malloc_r+0x90>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	f7ff ffc0 	bl	800a12c <sbrk_aligned>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	d155      	bne.n	800a25e <_malloc_r+0xf2>
 800a1b2:	f8d8 4000 	ldr.w	r4, [r8]
 800a1b6:	4626      	mov	r6, r4
 800a1b8:	2e00      	cmp	r6, #0
 800a1ba:	d145      	bne.n	800a248 <_malloc_r+0xdc>
 800a1bc:	2c00      	cmp	r4, #0
 800a1be:	d048      	beq.n	800a252 <_malloc_r+0xe6>
 800a1c0:	6823      	ldr	r3, [r4, #0]
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4638      	mov	r0, r7
 800a1c6:	eb04 0903 	add.w	r9, r4, r3
 800a1ca:	f000 fdd3 	bl	800ad74 <_sbrk_r>
 800a1ce:	4581      	cmp	r9, r0
 800a1d0:	d13f      	bne.n	800a252 <_malloc_r+0xe6>
 800a1d2:	6821      	ldr	r1, [r4, #0]
 800a1d4:	1a6d      	subs	r5, r5, r1
 800a1d6:	4629      	mov	r1, r5
 800a1d8:	4638      	mov	r0, r7
 800a1da:	f7ff ffa7 	bl	800a12c <sbrk_aligned>
 800a1de:	3001      	adds	r0, #1
 800a1e0:	d037      	beq.n	800a252 <_malloc_r+0xe6>
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	442b      	add	r3, r5
 800a1e6:	6023      	str	r3, [r4, #0]
 800a1e8:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d038      	beq.n	800a262 <_malloc_r+0xf6>
 800a1f0:	685a      	ldr	r2, [r3, #4]
 800a1f2:	42a2      	cmp	r2, r4
 800a1f4:	d12b      	bne.n	800a24e <_malloc_r+0xe2>
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	605a      	str	r2, [r3, #4]
 800a1fa:	e00f      	b.n	800a21c <_malloc_r+0xb0>
 800a1fc:	6822      	ldr	r2, [r4, #0]
 800a1fe:	1b52      	subs	r2, r2, r5
 800a200:	d41f      	bmi.n	800a242 <_malloc_r+0xd6>
 800a202:	2a0b      	cmp	r2, #11
 800a204:	d917      	bls.n	800a236 <_malloc_r+0xca>
 800a206:	1961      	adds	r1, r4, r5
 800a208:	42a3      	cmp	r3, r4
 800a20a:	6025      	str	r5, [r4, #0]
 800a20c:	bf18      	it	ne
 800a20e:	6059      	strne	r1, [r3, #4]
 800a210:	6863      	ldr	r3, [r4, #4]
 800a212:	bf08      	it	eq
 800a214:	f8c8 1000 	streq.w	r1, [r8]
 800a218:	5162      	str	r2, [r4, r5]
 800a21a:	604b      	str	r3, [r1, #4]
 800a21c:	4638      	mov	r0, r7
 800a21e:	f104 060b 	add.w	r6, r4, #11
 800a222:	f000 f829 	bl	800a278 <__malloc_unlock>
 800a226:	f026 0607 	bic.w	r6, r6, #7
 800a22a:	1d23      	adds	r3, r4, #4
 800a22c:	1af2      	subs	r2, r6, r3
 800a22e:	d0ae      	beq.n	800a18e <_malloc_r+0x22>
 800a230:	1b9b      	subs	r3, r3, r6
 800a232:	50a3      	str	r3, [r4, r2]
 800a234:	e7ab      	b.n	800a18e <_malloc_r+0x22>
 800a236:	42a3      	cmp	r3, r4
 800a238:	6862      	ldr	r2, [r4, #4]
 800a23a:	d1dd      	bne.n	800a1f8 <_malloc_r+0x8c>
 800a23c:	f8c8 2000 	str.w	r2, [r8]
 800a240:	e7ec      	b.n	800a21c <_malloc_r+0xb0>
 800a242:	4623      	mov	r3, r4
 800a244:	6864      	ldr	r4, [r4, #4]
 800a246:	e7ac      	b.n	800a1a2 <_malloc_r+0x36>
 800a248:	4634      	mov	r4, r6
 800a24a:	6876      	ldr	r6, [r6, #4]
 800a24c:	e7b4      	b.n	800a1b8 <_malloc_r+0x4c>
 800a24e:	4613      	mov	r3, r2
 800a250:	e7cc      	b.n	800a1ec <_malloc_r+0x80>
 800a252:	230c      	movs	r3, #12
 800a254:	603b      	str	r3, [r7, #0]
 800a256:	4638      	mov	r0, r7
 800a258:	f000 f80e 	bl	800a278 <__malloc_unlock>
 800a25c:	e797      	b.n	800a18e <_malloc_r+0x22>
 800a25e:	6025      	str	r5, [r4, #0]
 800a260:	e7dc      	b.n	800a21c <_malloc_r+0xb0>
 800a262:	605b      	str	r3, [r3, #4]
 800a264:	deff      	udf	#255	; 0xff
 800a266:	bf00      	nop
 800a268:	20000cfc 	.word	0x20000cfc

0800a26c <__malloc_lock>:
 800a26c:	4801      	ldr	r0, [pc, #4]	; (800a274 <__malloc_lock+0x8>)
 800a26e:	f7ff bf0e 	b.w	800a08e <__retarget_lock_acquire_recursive>
 800a272:	bf00      	nop
 800a274:	20000cf8 	.word	0x20000cf8

0800a278 <__malloc_unlock>:
 800a278:	4801      	ldr	r0, [pc, #4]	; (800a280 <__malloc_unlock+0x8>)
 800a27a:	f7ff bf09 	b.w	800a090 <__retarget_lock_release_recursive>
 800a27e:	bf00      	nop
 800a280:	20000cf8 	.word	0x20000cf8

0800a284 <__ssputs_r>:
 800a284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a288:	688e      	ldr	r6, [r1, #8]
 800a28a:	461f      	mov	r7, r3
 800a28c:	42be      	cmp	r6, r7
 800a28e:	680b      	ldr	r3, [r1, #0]
 800a290:	4682      	mov	sl, r0
 800a292:	460c      	mov	r4, r1
 800a294:	4690      	mov	r8, r2
 800a296:	d82c      	bhi.n	800a2f2 <__ssputs_r+0x6e>
 800a298:	898a      	ldrh	r2, [r1, #12]
 800a29a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a29e:	d026      	beq.n	800a2ee <__ssputs_r+0x6a>
 800a2a0:	6965      	ldr	r5, [r4, #20]
 800a2a2:	6909      	ldr	r1, [r1, #16]
 800a2a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2a8:	eba3 0901 	sub.w	r9, r3, r1
 800a2ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2b0:	1c7b      	adds	r3, r7, #1
 800a2b2:	444b      	add	r3, r9
 800a2b4:	106d      	asrs	r5, r5, #1
 800a2b6:	429d      	cmp	r5, r3
 800a2b8:	bf38      	it	cc
 800a2ba:	461d      	movcc	r5, r3
 800a2bc:	0553      	lsls	r3, r2, #21
 800a2be:	d527      	bpl.n	800a310 <__ssputs_r+0x8c>
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	f7ff ff53 	bl	800a16c <_malloc_r>
 800a2c6:	4606      	mov	r6, r0
 800a2c8:	b360      	cbz	r0, 800a324 <__ssputs_r+0xa0>
 800a2ca:	6921      	ldr	r1, [r4, #16]
 800a2cc:	464a      	mov	r2, r9
 800a2ce:	f000 fd61 	bl	800ad94 <memcpy>
 800a2d2:	89a3      	ldrh	r3, [r4, #12]
 800a2d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a2d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2dc:	81a3      	strh	r3, [r4, #12]
 800a2de:	6126      	str	r6, [r4, #16]
 800a2e0:	6165      	str	r5, [r4, #20]
 800a2e2:	444e      	add	r6, r9
 800a2e4:	eba5 0509 	sub.w	r5, r5, r9
 800a2e8:	6026      	str	r6, [r4, #0]
 800a2ea:	60a5      	str	r5, [r4, #8]
 800a2ec:	463e      	mov	r6, r7
 800a2ee:	42be      	cmp	r6, r7
 800a2f0:	d900      	bls.n	800a2f4 <__ssputs_r+0x70>
 800a2f2:	463e      	mov	r6, r7
 800a2f4:	6820      	ldr	r0, [r4, #0]
 800a2f6:	4632      	mov	r2, r6
 800a2f8:	4641      	mov	r1, r8
 800a2fa:	f000 fcff 	bl	800acfc <memmove>
 800a2fe:	68a3      	ldr	r3, [r4, #8]
 800a300:	1b9b      	subs	r3, r3, r6
 800a302:	60a3      	str	r3, [r4, #8]
 800a304:	6823      	ldr	r3, [r4, #0]
 800a306:	4433      	add	r3, r6
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	2000      	movs	r0, #0
 800a30c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a310:	462a      	mov	r2, r5
 800a312:	f000 fd4d 	bl	800adb0 <_realloc_r>
 800a316:	4606      	mov	r6, r0
 800a318:	2800      	cmp	r0, #0
 800a31a:	d1e0      	bne.n	800a2de <__ssputs_r+0x5a>
 800a31c:	6921      	ldr	r1, [r4, #16]
 800a31e:	4650      	mov	r0, sl
 800a320:	f7ff feb8 	bl	800a094 <_free_r>
 800a324:	230c      	movs	r3, #12
 800a326:	f8ca 3000 	str.w	r3, [sl]
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a330:	81a3      	strh	r3, [r4, #12]
 800a332:	f04f 30ff 	mov.w	r0, #4294967295
 800a336:	e7e9      	b.n	800a30c <__ssputs_r+0x88>

0800a338 <_svfiprintf_r>:
 800a338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33c:	4698      	mov	r8, r3
 800a33e:	898b      	ldrh	r3, [r1, #12]
 800a340:	061b      	lsls	r3, r3, #24
 800a342:	b09d      	sub	sp, #116	; 0x74
 800a344:	4607      	mov	r7, r0
 800a346:	460d      	mov	r5, r1
 800a348:	4614      	mov	r4, r2
 800a34a:	d50e      	bpl.n	800a36a <_svfiprintf_r+0x32>
 800a34c:	690b      	ldr	r3, [r1, #16]
 800a34e:	b963      	cbnz	r3, 800a36a <_svfiprintf_r+0x32>
 800a350:	2140      	movs	r1, #64	; 0x40
 800a352:	f7ff ff0b 	bl	800a16c <_malloc_r>
 800a356:	6028      	str	r0, [r5, #0]
 800a358:	6128      	str	r0, [r5, #16]
 800a35a:	b920      	cbnz	r0, 800a366 <_svfiprintf_r+0x2e>
 800a35c:	230c      	movs	r3, #12
 800a35e:	603b      	str	r3, [r7, #0]
 800a360:	f04f 30ff 	mov.w	r0, #4294967295
 800a364:	e0d0      	b.n	800a508 <_svfiprintf_r+0x1d0>
 800a366:	2340      	movs	r3, #64	; 0x40
 800a368:	616b      	str	r3, [r5, #20]
 800a36a:	2300      	movs	r3, #0
 800a36c:	9309      	str	r3, [sp, #36]	; 0x24
 800a36e:	2320      	movs	r3, #32
 800a370:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a374:	f8cd 800c 	str.w	r8, [sp, #12]
 800a378:	2330      	movs	r3, #48	; 0x30
 800a37a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a520 <_svfiprintf_r+0x1e8>
 800a37e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a382:	f04f 0901 	mov.w	r9, #1
 800a386:	4623      	mov	r3, r4
 800a388:	469a      	mov	sl, r3
 800a38a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a38e:	b10a      	cbz	r2, 800a394 <_svfiprintf_r+0x5c>
 800a390:	2a25      	cmp	r2, #37	; 0x25
 800a392:	d1f9      	bne.n	800a388 <_svfiprintf_r+0x50>
 800a394:	ebba 0b04 	subs.w	fp, sl, r4
 800a398:	d00b      	beq.n	800a3b2 <_svfiprintf_r+0x7a>
 800a39a:	465b      	mov	r3, fp
 800a39c:	4622      	mov	r2, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	f7ff ff6f 	bl	800a284 <__ssputs_r>
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	f000 80a9 	beq.w	800a4fe <_svfiprintf_r+0x1c6>
 800a3ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3ae:	445a      	add	r2, fp
 800a3b0:	9209      	str	r2, [sp, #36]	; 0x24
 800a3b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	f000 80a1 	beq.w	800a4fe <_svfiprintf_r+0x1c6>
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3c6:	f10a 0a01 	add.w	sl, sl, #1
 800a3ca:	9304      	str	r3, [sp, #16]
 800a3cc:	9307      	str	r3, [sp, #28]
 800a3ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3d2:	931a      	str	r3, [sp, #104]	; 0x68
 800a3d4:	4654      	mov	r4, sl
 800a3d6:	2205      	movs	r2, #5
 800a3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3dc:	4850      	ldr	r0, [pc, #320]	; (800a520 <_svfiprintf_r+0x1e8>)
 800a3de:	f7f5 ff0f 	bl	8000200 <memchr>
 800a3e2:	9a04      	ldr	r2, [sp, #16]
 800a3e4:	b9d8      	cbnz	r0, 800a41e <_svfiprintf_r+0xe6>
 800a3e6:	06d0      	lsls	r0, r2, #27
 800a3e8:	bf44      	itt	mi
 800a3ea:	2320      	movmi	r3, #32
 800a3ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3f0:	0711      	lsls	r1, r2, #28
 800a3f2:	bf44      	itt	mi
 800a3f4:	232b      	movmi	r3, #43	; 0x2b
 800a3f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a3fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a400:	d015      	beq.n	800a42e <_svfiprintf_r+0xf6>
 800a402:	9a07      	ldr	r2, [sp, #28]
 800a404:	4654      	mov	r4, sl
 800a406:	2000      	movs	r0, #0
 800a408:	f04f 0c0a 	mov.w	ip, #10
 800a40c:	4621      	mov	r1, r4
 800a40e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a412:	3b30      	subs	r3, #48	; 0x30
 800a414:	2b09      	cmp	r3, #9
 800a416:	d94d      	bls.n	800a4b4 <_svfiprintf_r+0x17c>
 800a418:	b1b0      	cbz	r0, 800a448 <_svfiprintf_r+0x110>
 800a41a:	9207      	str	r2, [sp, #28]
 800a41c:	e014      	b.n	800a448 <_svfiprintf_r+0x110>
 800a41e:	eba0 0308 	sub.w	r3, r0, r8
 800a422:	fa09 f303 	lsl.w	r3, r9, r3
 800a426:	4313      	orrs	r3, r2
 800a428:	9304      	str	r3, [sp, #16]
 800a42a:	46a2      	mov	sl, r4
 800a42c:	e7d2      	b.n	800a3d4 <_svfiprintf_r+0x9c>
 800a42e:	9b03      	ldr	r3, [sp, #12]
 800a430:	1d19      	adds	r1, r3, #4
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	9103      	str	r1, [sp, #12]
 800a436:	2b00      	cmp	r3, #0
 800a438:	bfbb      	ittet	lt
 800a43a:	425b      	neglt	r3, r3
 800a43c:	f042 0202 	orrlt.w	r2, r2, #2
 800a440:	9307      	strge	r3, [sp, #28]
 800a442:	9307      	strlt	r3, [sp, #28]
 800a444:	bfb8      	it	lt
 800a446:	9204      	strlt	r2, [sp, #16]
 800a448:	7823      	ldrb	r3, [r4, #0]
 800a44a:	2b2e      	cmp	r3, #46	; 0x2e
 800a44c:	d10c      	bne.n	800a468 <_svfiprintf_r+0x130>
 800a44e:	7863      	ldrb	r3, [r4, #1]
 800a450:	2b2a      	cmp	r3, #42	; 0x2a
 800a452:	d134      	bne.n	800a4be <_svfiprintf_r+0x186>
 800a454:	9b03      	ldr	r3, [sp, #12]
 800a456:	1d1a      	adds	r2, r3, #4
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	9203      	str	r2, [sp, #12]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	bfb8      	it	lt
 800a460:	f04f 33ff 	movlt.w	r3, #4294967295
 800a464:	3402      	adds	r4, #2
 800a466:	9305      	str	r3, [sp, #20]
 800a468:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a530 <_svfiprintf_r+0x1f8>
 800a46c:	7821      	ldrb	r1, [r4, #0]
 800a46e:	2203      	movs	r2, #3
 800a470:	4650      	mov	r0, sl
 800a472:	f7f5 fec5 	bl	8000200 <memchr>
 800a476:	b138      	cbz	r0, 800a488 <_svfiprintf_r+0x150>
 800a478:	9b04      	ldr	r3, [sp, #16]
 800a47a:	eba0 000a 	sub.w	r0, r0, sl
 800a47e:	2240      	movs	r2, #64	; 0x40
 800a480:	4082      	lsls	r2, r0
 800a482:	4313      	orrs	r3, r2
 800a484:	3401      	adds	r4, #1
 800a486:	9304      	str	r3, [sp, #16]
 800a488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48c:	4825      	ldr	r0, [pc, #148]	; (800a524 <_svfiprintf_r+0x1ec>)
 800a48e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a492:	2206      	movs	r2, #6
 800a494:	f7f5 feb4 	bl	8000200 <memchr>
 800a498:	2800      	cmp	r0, #0
 800a49a:	d038      	beq.n	800a50e <_svfiprintf_r+0x1d6>
 800a49c:	4b22      	ldr	r3, [pc, #136]	; (800a528 <_svfiprintf_r+0x1f0>)
 800a49e:	bb1b      	cbnz	r3, 800a4e8 <_svfiprintf_r+0x1b0>
 800a4a0:	9b03      	ldr	r3, [sp, #12]
 800a4a2:	3307      	adds	r3, #7
 800a4a4:	f023 0307 	bic.w	r3, r3, #7
 800a4a8:	3308      	adds	r3, #8
 800a4aa:	9303      	str	r3, [sp, #12]
 800a4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ae:	4433      	add	r3, r6
 800a4b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a4b2:	e768      	b.n	800a386 <_svfiprintf_r+0x4e>
 800a4b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4b8:	460c      	mov	r4, r1
 800a4ba:	2001      	movs	r0, #1
 800a4bc:	e7a6      	b.n	800a40c <_svfiprintf_r+0xd4>
 800a4be:	2300      	movs	r3, #0
 800a4c0:	3401      	adds	r4, #1
 800a4c2:	9305      	str	r3, [sp, #20]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	f04f 0c0a 	mov.w	ip, #10
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4d0:	3a30      	subs	r2, #48	; 0x30
 800a4d2:	2a09      	cmp	r2, #9
 800a4d4:	d903      	bls.n	800a4de <_svfiprintf_r+0x1a6>
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d0c6      	beq.n	800a468 <_svfiprintf_r+0x130>
 800a4da:	9105      	str	r1, [sp, #20]
 800a4dc:	e7c4      	b.n	800a468 <_svfiprintf_r+0x130>
 800a4de:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4e2:	4604      	mov	r4, r0
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	e7f0      	b.n	800a4ca <_svfiprintf_r+0x192>
 800a4e8:	ab03      	add	r3, sp, #12
 800a4ea:	9300      	str	r3, [sp, #0]
 800a4ec:	462a      	mov	r2, r5
 800a4ee:	4b0f      	ldr	r3, [pc, #60]	; (800a52c <_svfiprintf_r+0x1f4>)
 800a4f0:	a904      	add	r1, sp, #16
 800a4f2:	4638      	mov	r0, r7
 800a4f4:	f3af 8000 	nop.w
 800a4f8:	1c42      	adds	r2, r0, #1
 800a4fa:	4606      	mov	r6, r0
 800a4fc:	d1d6      	bne.n	800a4ac <_svfiprintf_r+0x174>
 800a4fe:	89ab      	ldrh	r3, [r5, #12]
 800a500:	065b      	lsls	r3, r3, #25
 800a502:	f53f af2d 	bmi.w	800a360 <_svfiprintf_r+0x28>
 800a506:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a508:	b01d      	add	sp, #116	; 0x74
 800a50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50e:	ab03      	add	r3, sp, #12
 800a510:	9300      	str	r3, [sp, #0]
 800a512:	462a      	mov	r2, r5
 800a514:	4b05      	ldr	r3, [pc, #20]	; (800a52c <_svfiprintf_r+0x1f4>)
 800a516:	a904      	add	r1, sp, #16
 800a518:	4638      	mov	r0, r7
 800a51a:	f000 f9bd 	bl	800a898 <_printf_i>
 800a51e:	e7eb      	b.n	800a4f8 <_svfiprintf_r+0x1c0>
 800a520:	0800b148 	.word	0x0800b148
 800a524:	0800b152 	.word	0x0800b152
 800a528:	00000000 	.word	0x00000000
 800a52c:	0800a285 	.word	0x0800a285
 800a530:	0800b14e 	.word	0x0800b14e

0800a534 <__sfputc_r>:
 800a534:	6893      	ldr	r3, [r2, #8]
 800a536:	3b01      	subs	r3, #1
 800a538:	2b00      	cmp	r3, #0
 800a53a:	b410      	push	{r4}
 800a53c:	6093      	str	r3, [r2, #8]
 800a53e:	da08      	bge.n	800a552 <__sfputc_r+0x1e>
 800a540:	6994      	ldr	r4, [r2, #24]
 800a542:	42a3      	cmp	r3, r4
 800a544:	db01      	blt.n	800a54a <__sfputc_r+0x16>
 800a546:	290a      	cmp	r1, #10
 800a548:	d103      	bne.n	800a552 <__sfputc_r+0x1e>
 800a54a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a54e:	f7ff bc90 	b.w	8009e72 <__swbuf_r>
 800a552:	6813      	ldr	r3, [r2, #0]
 800a554:	1c58      	adds	r0, r3, #1
 800a556:	6010      	str	r0, [r2, #0]
 800a558:	7019      	strb	r1, [r3, #0]
 800a55a:	4608      	mov	r0, r1
 800a55c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a560:	4770      	bx	lr

0800a562 <__sfputs_r>:
 800a562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a564:	4606      	mov	r6, r0
 800a566:	460f      	mov	r7, r1
 800a568:	4614      	mov	r4, r2
 800a56a:	18d5      	adds	r5, r2, r3
 800a56c:	42ac      	cmp	r4, r5
 800a56e:	d101      	bne.n	800a574 <__sfputs_r+0x12>
 800a570:	2000      	movs	r0, #0
 800a572:	e007      	b.n	800a584 <__sfputs_r+0x22>
 800a574:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a578:	463a      	mov	r2, r7
 800a57a:	4630      	mov	r0, r6
 800a57c:	f7ff ffda 	bl	800a534 <__sfputc_r>
 800a580:	1c43      	adds	r3, r0, #1
 800a582:	d1f3      	bne.n	800a56c <__sfputs_r+0xa>
 800a584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a588 <_vfiprintf_r>:
 800a588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58c:	460d      	mov	r5, r1
 800a58e:	b09d      	sub	sp, #116	; 0x74
 800a590:	4614      	mov	r4, r2
 800a592:	4698      	mov	r8, r3
 800a594:	4606      	mov	r6, r0
 800a596:	b118      	cbz	r0, 800a5a0 <_vfiprintf_r+0x18>
 800a598:	6a03      	ldr	r3, [r0, #32]
 800a59a:	b90b      	cbnz	r3, 800a5a0 <_vfiprintf_r+0x18>
 800a59c:	f7ff fb2e 	bl	8009bfc <__sinit>
 800a5a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5a2:	07d9      	lsls	r1, r3, #31
 800a5a4:	d405      	bmi.n	800a5b2 <_vfiprintf_r+0x2a>
 800a5a6:	89ab      	ldrh	r3, [r5, #12]
 800a5a8:	059a      	lsls	r2, r3, #22
 800a5aa:	d402      	bmi.n	800a5b2 <_vfiprintf_r+0x2a>
 800a5ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5ae:	f7ff fd6e 	bl	800a08e <__retarget_lock_acquire_recursive>
 800a5b2:	89ab      	ldrh	r3, [r5, #12]
 800a5b4:	071b      	lsls	r3, r3, #28
 800a5b6:	d501      	bpl.n	800a5bc <_vfiprintf_r+0x34>
 800a5b8:	692b      	ldr	r3, [r5, #16]
 800a5ba:	b99b      	cbnz	r3, 800a5e4 <_vfiprintf_r+0x5c>
 800a5bc:	4629      	mov	r1, r5
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f7ff fc94 	bl	8009eec <__swsetup_r>
 800a5c4:	b170      	cbz	r0, 800a5e4 <_vfiprintf_r+0x5c>
 800a5c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5c8:	07dc      	lsls	r4, r3, #31
 800a5ca:	d504      	bpl.n	800a5d6 <_vfiprintf_r+0x4e>
 800a5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d0:	b01d      	add	sp, #116	; 0x74
 800a5d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d6:	89ab      	ldrh	r3, [r5, #12]
 800a5d8:	0598      	lsls	r0, r3, #22
 800a5da:	d4f7      	bmi.n	800a5cc <_vfiprintf_r+0x44>
 800a5dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5de:	f7ff fd57 	bl	800a090 <__retarget_lock_release_recursive>
 800a5e2:	e7f3      	b.n	800a5cc <_vfiprintf_r+0x44>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a5e8:	2320      	movs	r3, #32
 800a5ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5f2:	2330      	movs	r3, #48	; 0x30
 800a5f4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a7a8 <_vfiprintf_r+0x220>
 800a5f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5fc:	f04f 0901 	mov.w	r9, #1
 800a600:	4623      	mov	r3, r4
 800a602:	469a      	mov	sl, r3
 800a604:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a608:	b10a      	cbz	r2, 800a60e <_vfiprintf_r+0x86>
 800a60a:	2a25      	cmp	r2, #37	; 0x25
 800a60c:	d1f9      	bne.n	800a602 <_vfiprintf_r+0x7a>
 800a60e:	ebba 0b04 	subs.w	fp, sl, r4
 800a612:	d00b      	beq.n	800a62c <_vfiprintf_r+0xa4>
 800a614:	465b      	mov	r3, fp
 800a616:	4622      	mov	r2, r4
 800a618:	4629      	mov	r1, r5
 800a61a:	4630      	mov	r0, r6
 800a61c:	f7ff ffa1 	bl	800a562 <__sfputs_r>
 800a620:	3001      	adds	r0, #1
 800a622:	f000 80a9 	beq.w	800a778 <_vfiprintf_r+0x1f0>
 800a626:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a628:	445a      	add	r2, fp
 800a62a:	9209      	str	r2, [sp, #36]	; 0x24
 800a62c:	f89a 3000 	ldrb.w	r3, [sl]
 800a630:	2b00      	cmp	r3, #0
 800a632:	f000 80a1 	beq.w	800a778 <_vfiprintf_r+0x1f0>
 800a636:	2300      	movs	r3, #0
 800a638:	f04f 32ff 	mov.w	r2, #4294967295
 800a63c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a640:	f10a 0a01 	add.w	sl, sl, #1
 800a644:	9304      	str	r3, [sp, #16]
 800a646:	9307      	str	r3, [sp, #28]
 800a648:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a64c:	931a      	str	r3, [sp, #104]	; 0x68
 800a64e:	4654      	mov	r4, sl
 800a650:	2205      	movs	r2, #5
 800a652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a656:	4854      	ldr	r0, [pc, #336]	; (800a7a8 <_vfiprintf_r+0x220>)
 800a658:	f7f5 fdd2 	bl	8000200 <memchr>
 800a65c:	9a04      	ldr	r2, [sp, #16]
 800a65e:	b9d8      	cbnz	r0, 800a698 <_vfiprintf_r+0x110>
 800a660:	06d1      	lsls	r1, r2, #27
 800a662:	bf44      	itt	mi
 800a664:	2320      	movmi	r3, #32
 800a666:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a66a:	0713      	lsls	r3, r2, #28
 800a66c:	bf44      	itt	mi
 800a66e:	232b      	movmi	r3, #43	; 0x2b
 800a670:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a674:	f89a 3000 	ldrb.w	r3, [sl]
 800a678:	2b2a      	cmp	r3, #42	; 0x2a
 800a67a:	d015      	beq.n	800a6a8 <_vfiprintf_r+0x120>
 800a67c:	9a07      	ldr	r2, [sp, #28]
 800a67e:	4654      	mov	r4, sl
 800a680:	2000      	movs	r0, #0
 800a682:	f04f 0c0a 	mov.w	ip, #10
 800a686:	4621      	mov	r1, r4
 800a688:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a68c:	3b30      	subs	r3, #48	; 0x30
 800a68e:	2b09      	cmp	r3, #9
 800a690:	d94d      	bls.n	800a72e <_vfiprintf_r+0x1a6>
 800a692:	b1b0      	cbz	r0, 800a6c2 <_vfiprintf_r+0x13a>
 800a694:	9207      	str	r2, [sp, #28]
 800a696:	e014      	b.n	800a6c2 <_vfiprintf_r+0x13a>
 800a698:	eba0 0308 	sub.w	r3, r0, r8
 800a69c:	fa09 f303 	lsl.w	r3, r9, r3
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	9304      	str	r3, [sp, #16]
 800a6a4:	46a2      	mov	sl, r4
 800a6a6:	e7d2      	b.n	800a64e <_vfiprintf_r+0xc6>
 800a6a8:	9b03      	ldr	r3, [sp, #12]
 800a6aa:	1d19      	adds	r1, r3, #4
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	9103      	str	r1, [sp, #12]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	bfbb      	ittet	lt
 800a6b4:	425b      	neglt	r3, r3
 800a6b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a6ba:	9307      	strge	r3, [sp, #28]
 800a6bc:	9307      	strlt	r3, [sp, #28]
 800a6be:	bfb8      	it	lt
 800a6c0:	9204      	strlt	r2, [sp, #16]
 800a6c2:	7823      	ldrb	r3, [r4, #0]
 800a6c4:	2b2e      	cmp	r3, #46	; 0x2e
 800a6c6:	d10c      	bne.n	800a6e2 <_vfiprintf_r+0x15a>
 800a6c8:	7863      	ldrb	r3, [r4, #1]
 800a6ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a6cc:	d134      	bne.n	800a738 <_vfiprintf_r+0x1b0>
 800a6ce:	9b03      	ldr	r3, [sp, #12]
 800a6d0:	1d1a      	adds	r2, r3, #4
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	9203      	str	r2, [sp, #12]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	bfb8      	it	lt
 800a6da:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6de:	3402      	adds	r4, #2
 800a6e0:	9305      	str	r3, [sp, #20]
 800a6e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a7b8 <_vfiprintf_r+0x230>
 800a6e6:	7821      	ldrb	r1, [r4, #0]
 800a6e8:	2203      	movs	r2, #3
 800a6ea:	4650      	mov	r0, sl
 800a6ec:	f7f5 fd88 	bl	8000200 <memchr>
 800a6f0:	b138      	cbz	r0, 800a702 <_vfiprintf_r+0x17a>
 800a6f2:	9b04      	ldr	r3, [sp, #16]
 800a6f4:	eba0 000a 	sub.w	r0, r0, sl
 800a6f8:	2240      	movs	r2, #64	; 0x40
 800a6fa:	4082      	lsls	r2, r0
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	3401      	adds	r4, #1
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a706:	4829      	ldr	r0, [pc, #164]	; (800a7ac <_vfiprintf_r+0x224>)
 800a708:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a70c:	2206      	movs	r2, #6
 800a70e:	f7f5 fd77 	bl	8000200 <memchr>
 800a712:	2800      	cmp	r0, #0
 800a714:	d03f      	beq.n	800a796 <_vfiprintf_r+0x20e>
 800a716:	4b26      	ldr	r3, [pc, #152]	; (800a7b0 <_vfiprintf_r+0x228>)
 800a718:	bb1b      	cbnz	r3, 800a762 <_vfiprintf_r+0x1da>
 800a71a:	9b03      	ldr	r3, [sp, #12]
 800a71c:	3307      	adds	r3, #7
 800a71e:	f023 0307 	bic.w	r3, r3, #7
 800a722:	3308      	adds	r3, #8
 800a724:	9303      	str	r3, [sp, #12]
 800a726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a728:	443b      	add	r3, r7
 800a72a:	9309      	str	r3, [sp, #36]	; 0x24
 800a72c:	e768      	b.n	800a600 <_vfiprintf_r+0x78>
 800a72e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a732:	460c      	mov	r4, r1
 800a734:	2001      	movs	r0, #1
 800a736:	e7a6      	b.n	800a686 <_vfiprintf_r+0xfe>
 800a738:	2300      	movs	r3, #0
 800a73a:	3401      	adds	r4, #1
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	4619      	mov	r1, r3
 800a740:	f04f 0c0a 	mov.w	ip, #10
 800a744:	4620      	mov	r0, r4
 800a746:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a74a:	3a30      	subs	r2, #48	; 0x30
 800a74c:	2a09      	cmp	r2, #9
 800a74e:	d903      	bls.n	800a758 <_vfiprintf_r+0x1d0>
 800a750:	2b00      	cmp	r3, #0
 800a752:	d0c6      	beq.n	800a6e2 <_vfiprintf_r+0x15a>
 800a754:	9105      	str	r1, [sp, #20]
 800a756:	e7c4      	b.n	800a6e2 <_vfiprintf_r+0x15a>
 800a758:	fb0c 2101 	mla	r1, ip, r1, r2
 800a75c:	4604      	mov	r4, r0
 800a75e:	2301      	movs	r3, #1
 800a760:	e7f0      	b.n	800a744 <_vfiprintf_r+0x1bc>
 800a762:	ab03      	add	r3, sp, #12
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	462a      	mov	r2, r5
 800a768:	4b12      	ldr	r3, [pc, #72]	; (800a7b4 <_vfiprintf_r+0x22c>)
 800a76a:	a904      	add	r1, sp, #16
 800a76c:	4630      	mov	r0, r6
 800a76e:	f3af 8000 	nop.w
 800a772:	4607      	mov	r7, r0
 800a774:	1c78      	adds	r0, r7, #1
 800a776:	d1d6      	bne.n	800a726 <_vfiprintf_r+0x19e>
 800a778:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a77a:	07d9      	lsls	r1, r3, #31
 800a77c:	d405      	bmi.n	800a78a <_vfiprintf_r+0x202>
 800a77e:	89ab      	ldrh	r3, [r5, #12]
 800a780:	059a      	lsls	r2, r3, #22
 800a782:	d402      	bmi.n	800a78a <_vfiprintf_r+0x202>
 800a784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a786:	f7ff fc83 	bl	800a090 <__retarget_lock_release_recursive>
 800a78a:	89ab      	ldrh	r3, [r5, #12]
 800a78c:	065b      	lsls	r3, r3, #25
 800a78e:	f53f af1d 	bmi.w	800a5cc <_vfiprintf_r+0x44>
 800a792:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a794:	e71c      	b.n	800a5d0 <_vfiprintf_r+0x48>
 800a796:	ab03      	add	r3, sp, #12
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	462a      	mov	r2, r5
 800a79c:	4b05      	ldr	r3, [pc, #20]	; (800a7b4 <_vfiprintf_r+0x22c>)
 800a79e:	a904      	add	r1, sp, #16
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f000 f879 	bl	800a898 <_printf_i>
 800a7a6:	e7e4      	b.n	800a772 <_vfiprintf_r+0x1ea>
 800a7a8:	0800b148 	.word	0x0800b148
 800a7ac:	0800b152 	.word	0x0800b152
 800a7b0:	00000000 	.word	0x00000000
 800a7b4:	0800a563 	.word	0x0800a563
 800a7b8:	0800b14e 	.word	0x0800b14e

0800a7bc <_printf_common>:
 800a7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c0:	4616      	mov	r6, r2
 800a7c2:	4699      	mov	r9, r3
 800a7c4:	688a      	ldr	r2, [r1, #8]
 800a7c6:	690b      	ldr	r3, [r1, #16]
 800a7c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	bfb8      	it	lt
 800a7d0:	4613      	movlt	r3, r2
 800a7d2:	6033      	str	r3, [r6, #0]
 800a7d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7d8:	4607      	mov	r7, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	b10a      	cbz	r2, 800a7e2 <_printf_common+0x26>
 800a7de:	3301      	adds	r3, #1
 800a7e0:	6033      	str	r3, [r6, #0]
 800a7e2:	6823      	ldr	r3, [r4, #0]
 800a7e4:	0699      	lsls	r1, r3, #26
 800a7e6:	bf42      	ittt	mi
 800a7e8:	6833      	ldrmi	r3, [r6, #0]
 800a7ea:	3302      	addmi	r3, #2
 800a7ec:	6033      	strmi	r3, [r6, #0]
 800a7ee:	6825      	ldr	r5, [r4, #0]
 800a7f0:	f015 0506 	ands.w	r5, r5, #6
 800a7f4:	d106      	bne.n	800a804 <_printf_common+0x48>
 800a7f6:	f104 0a19 	add.w	sl, r4, #25
 800a7fa:	68e3      	ldr	r3, [r4, #12]
 800a7fc:	6832      	ldr	r2, [r6, #0]
 800a7fe:	1a9b      	subs	r3, r3, r2
 800a800:	42ab      	cmp	r3, r5
 800a802:	dc26      	bgt.n	800a852 <_printf_common+0x96>
 800a804:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a808:	1e13      	subs	r3, r2, #0
 800a80a:	6822      	ldr	r2, [r4, #0]
 800a80c:	bf18      	it	ne
 800a80e:	2301      	movne	r3, #1
 800a810:	0692      	lsls	r2, r2, #26
 800a812:	d42b      	bmi.n	800a86c <_printf_common+0xb0>
 800a814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a818:	4649      	mov	r1, r9
 800a81a:	4638      	mov	r0, r7
 800a81c:	47c0      	blx	r8
 800a81e:	3001      	adds	r0, #1
 800a820:	d01e      	beq.n	800a860 <_printf_common+0xa4>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	6922      	ldr	r2, [r4, #16]
 800a826:	f003 0306 	and.w	r3, r3, #6
 800a82a:	2b04      	cmp	r3, #4
 800a82c:	bf02      	ittt	eq
 800a82e:	68e5      	ldreq	r5, [r4, #12]
 800a830:	6833      	ldreq	r3, [r6, #0]
 800a832:	1aed      	subeq	r5, r5, r3
 800a834:	68a3      	ldr	r3, [r4, #8]
 800a836:	bf0c      	ite	eq
 800a838:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a83c:	2500      	movne	r5, #0
 800a83e:	4293      	cmp	r3, r2
 800a840:	bfc4      	itt	gt
 800a842:	1a9b      	subgt	r3, r3, r2
 800a844:	18ed      	addgt	r5, r5, r3
 800a846:	2600      	movs	r6, #0
 800a848:	341a      	adds	r4, #26
 800a84a:	42b5      	cmp	r5, r6
 800a84c:	d11a      	bne.n	800a884 <_printf_common+0xc8>
 800a84e:	2000      	movs	r0, #0
 800a850:	e008      	b.n	800a864 <_printf_common+0xa8>
 800a852:	2301      	movs	r3, #1
 800a854:	4652      	mov	r2, sl
 800a856:	4649      	mov	r1, r9
 800a858:	4638      	mov	r0, r7
 800a85a:	47c0      	blx	r8
 800a85c:	3001      	adds	r0, #1
 800a85e:	d103      	bne.n	800a868 <_printf_common+0xac>
 800a860:	f04f 30ff 	mov.w	r0, #4294967295
 800a864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a868:	3501      	adds	r5, #1
 800a86a:	e7c6      	b.n	800a7fa <_printf_common+0x3e>
 800a86c:	18e1      	adds	r1, r4, r3
 800a86e:	1c5a      	adds	r2, r3, #1
 800a870:	2030      	movs	r0, #48	; 0x30
 800a872:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a876:	4422      	add	r2, r4
 800a878:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a87c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a880:	3302      	adds	r3, #2
 800a882:	e7c7      	b.n	800a814 <_printf_common+0x58>
 800a884:	2301      	movs	r3, #1
 800a886:	4622      	mov	r2, r4
 800a888:	4649      	mov	r1, r9
 800a88a:	4638      	mov	r0, r7
 800a88c:	47c0      	blx	r8
 800a88e:	3001      	adds	r0, #1
 800a890:	d0e6      	beq.n	800a860 <_printf_common+0xa4>
 800a892:	3601      	adds	r6, #1
 800a894:	e7d9      	b.n	800a84a <_printf_common+0x8e>
	...

0800a898 <_printf_i>:
 800a898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a89c:	7e0f      	ldrb	r7, [r1, #24]
 800a89e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8a0:	2f78      	cmp	r7, #120	; 0x78
 800a8a2:	4691      	mov	r9, r2
 800a8a4:	4680      	mov	r8, r0
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	469a      	mov	sl, r3
 800a8aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8ae:	d807      	bhi.n	800a8c0 <_printf_i+0x28>
 800a8b0:	2f62      	cmp	r7, #98	; 0x62
 800a8b2:	d80a      	bhi.n	800a8ca <_printf_i+0x32>
 800a8b4:	2f00      	cmp	r7, #0
 800a8b6:	f000 80d4 	beq.w	800aa62 <_printf_i+0x1ca>
 800a8ba:	2f58      	cmp	r7, #88	; 0x58
 800a8bc:	f000 80c0 	beq.w	800aa40 <_printf_i+0x1a8>
 800a8c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8c8:	e03a      	b.n	800a940 <_printf_i+0xa8>
 800a8ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8ce:	2b15      	cmp	r3, #21
 800a8d0:	d8f6      	bhi.n	800a8c0 <_printf_i+0x28>
 800a8d2:	a101      	add	r1, pc, #4	; (adr r1, 800a8d8 <_printf_i+0x40>)
 800a8d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8d8:	0800a931 	.word	0x0800a931
 800a8dc:	0800a945 	.word	0x0800a945
 800a8e0:	0800a8c1 	.word	0x0800a8c1
 800a8e4:	0800a8c1 	.word	0x0800a8c1
 800a8e8:	0800a8c1 	.word	0x0800a8c1
 800a8ec:	0800a8c1 	.word	0x0800a8c1
 800a8f0:	0800a945 	.word	0x0800a945
 800a8f4:	0800a8c1 	.word	0x0800a8c1
 800a8f8:	0800a8c1 	.word	0x0800a8c1
 800a8fc:	0800a8c1 	.word	0x0800a8c1
 800a900:	0800a8c1 	.word	0x0800a8c1
 800a904:	0800aa49 	.word	0x0800aa49
 800a908:	0800a971 	.word	0x0800a971
 800a90c:	0800aa03 	.word	0x0800aa03
 800a910:	0800a8c1 	.word	0x0800a8c1
 800a914:	0800a8c1 	.word	0x0800a8c1
 800a918:	0800aa6b 	.word	0x0800aa6b
 800a91c:	0800a8c1 	.word	0x0800a8c1
 800a920:	0800a971 	.word	0x0800a971
 800a924:	0800a8c1 	.word	0x0800a8c1
 800a928:	0800a8c1 	.word	0x0800a8c1
 800a92c:	0800aa0b 	.word	0x0800aa0b
 800a930:	682b      	ldr	r3, [r5, #0]
 800a932:	1d1a      	adds	r2, r3, #4
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	602a      	str	r2, [r5, #0]
 800a938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a93c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a940:	2301      	movs	r3, #1
 800a942:	e09f      	b.n	800aa84 <_printf_i+0x1ec>
 800a944:	6820      	ldr	r0, [r4, #0]
 800a946:	682b      	ldr	r3, [r5, #0]
 800a948:	0607      	lsls	r7, r0, #24
 800a94a:	f103 0104 	add.w	r1, r3, #4
 800a94e:	6029      	str	r1, [r5, #0]
 800a950:	d501      	bpl.n	800a956 <_printf_i+0xbe>
 800a952:	681e      	ldr	r6, [r3, #0]
 800a954:	e003      	b.n	800a95e <_printf_i+0xc6>
 800a956:	0646      	lsls	r6, r0, #25
 800a958:	d5fb      	bpl.n	800a952 <_printf_i+0xba>
 800a95a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a95e:	2e00      	cmp	r6, #0
 800a960:	da03      	bge.n	800a96a <_printf_i+0xd2>
 800a962:	232d      	movs	r3, #45	; 0x2d
 800a964:	4276      	negs	r6, r6
 800a966:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a96a:	485a      	ldr	r0, [pc, #360]	; (800aad4 <_printf_i+0x23c>)
 800a96c:	230a      	movs	r3, #10
 800a96e:	e012      	b.n	800a996 <_printf_i+0xfe>
 800a970:	682b      	ldr	r3, [r5, #0]
 800a972:	6820      	ldr	r0, [r4, #0]
 800a974:	1d19      	adds	r1, r3, #4
 800a976:	6029      	str	r1, [r5, #0]
 800a978:	0605      	lsls	r5, r0, #24
 800a97a:	d501      	bpl.n	800a980 <_printf_i+0xe8>
 800a97c:	681e      	ldr	r6, [r3, #0]
 800a97e:	e002      	b.n	800a986 <_printf_i+0xee>
 800a980:	0641      	lsls	r1, r0, #25
 800a982:	d5fb      	bpl.n	800a97c <_printf_i+0xe4>
 800a984:	881e      	ldrh	r6, [r3, #0]
 800a986:	4853      	ldr	r0, [pc, #332]	; (800aad4 <_printf_i+0x23c>)
 800a988:	2f6f      	cmp	r7, #111	; 0x6f
 800a98a:	bf0c      	ite	eq
 800a98c:	2308      	moveq	r3, #8
 800a98e:	230a      	movne	r3, #10
 800a990:	2100      	movs	r1, #0
 800a992:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a996:	6865      	ldr	r5, [r4, #4]
 800a998:	60a5      	str	r5, [r4, #8]
 800a99a:	2d00      	cmp	r5, #0
 800a99c:	bfa2      	ittt	ge
 800a99e:	6821      	ldrge	r1, [r4, #0]
 800a9a0:	f021 0104 	bicge.w	r1, r1, #4
 800a9a4:	6021      	strge	r1, [r4, #0]
 800a9a6:	b90e      	cbnz	r6, 800a9ac <_printf_i+0x114>
 800a9a8:	2d00      	cmp	r5, #0
 800a9aa:	d04b      	beq.n	800aa44 <_printf_i+0x1ac>
 800a9ac:	4615      	mov	r5, r2
 800a9ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9b2:	fb03 6711 	mls	r7, r3, r1, r6
 800a9b6:	5dc7      	ldrb	r7, [r0, r7]
 800a9b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9bc:	4637      	mov	r7, r6
 800a9be:	42bb      	cmp	r3, r7
 800a9c0:	460e      	mov	r6, r1
 800a9c2:	d9f4      	bls.n	800a9ae <_printf_i+0x116>
 800a9c4:	2b08      	cmp	r3, #8
 800a9c6:	d10b      	bne.n	800a9e0 <_printf_i+0x148>
 800a9c8:	6823      	ldr	r3, [r4, #0]
 800a9ca:	07de      	lsls	r6, r3, #31
 800a9cc:	d508      	bpl.n	800a9e0 <_printf_i+0x148>
 800a9ce:	6923      	ldr	r3, [r4, #16]
 800a9d0:	6861      	ldr	r1, [r4, #4]
 800a9d2:	4299      	cmp	r1, r3
 800a9d4:	bfde      	ittt	le
 800a9d6:	2330      	movle	r3, #48	; 0x30
 800a9d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a9e0:	1b52      	subs	r2, r2, r5
 800a9e2:	6122      	str	r2, [r4, #16]
 800a9e4:	f8cd a000 	str.w	sl, [sp]
 800a9e8:	464b      	mov	r3, r9
 800a9ea:	aa03      	add	r2, sp, #12
 800a9ec:	4621      	mov	r1, r4
 800a9ee:	4640      	mov	r0, r8
 800a9f0:	f7ff fee4 	bl	800a7bc <_printf_common>
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d14a      	bne.n	800aa8e <_printf_i+0x1f6>
 800a9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9fc:	b004      	add	sp, #16
 800a9fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa02:	6823      	ldr	r3, [r4, #0]
 800aa04:	f043 0320 	orr.w	r3, r3, #32
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	4833      	ldr	r0, [pc, #204]	; (800aad8 <_printf_i+0x240>)
 800aa0c:	2778      	movs	r7, #120	; 0x78
 800aa0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	6829      	ldr	r1, [r5, #0]
 800aa16:	061f      	lsls	r7, r3, #24
 800aa18:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa1c:	d402      	bmi.n	800aa24 <_printf_i+0x18c>
 800aa1e:	065f      	lsls	r7, r3, #25
 800aa20:	bf48      	it	mi
 800aa22:	b2b6      	uxthmi	r6, r6
 800aa24:	07df      	lsls	r7, r3, #31
 800aa26:	bf48      	it	mi
 800aa28:	f043 0320 	orrmi.w	r3, r3, #32
 800aa2c:	6029      	str	r1, [r5, #0]
 800aa2e:	bf48      	it	mi
 800aa30:	6023      	strmi	r3, [r4, #0]
 800aa32:	b91e      	cbnz	r6, 800aa3c <_printf_i+0x1a4>
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	f023 0320 	bic.w	r3, r3, #32
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	2310      	movs	r3, #16
 800aa3e:	e7a7      	b.n	800a990 <_printf_i+0xf8>
 800aa40:	4824      	ldr	r0, [pc, #144]	; (800aad4 <_printf_i+0x23c>)
 800aa42:	e7e4      	b.n	800aa0e <_printf_i+0x176>
 800aa44:	4615      	mov	r5, r2
 800aa46:	e7bd      	b.n	800a9c4 <_printf_i+0x12c>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	6826      	ldr	r6, [r4, #0]
 800aa4c:	6961      	ldr	r1, [r4, #20]
 800aa4e:	1d18      	adds	r0, r3, #4
 800aa50:	6028      	str	r0, [r5, #0]
 800aa52:	0635      	lsls	r5, r6, #24
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	d501      	bpl.n	800aa5c <_printf_i+0x1c4>
 800aa58:	6019      	str	r1, [r3, #0]
 800aa5a:	e002      	b.n	800aa62 <_printf_i+0x1ca>
 800aa5c:	0670      	lsls	r0, r6, #25
 800aa5e:	d5fb      	bpl.n	800aa58 <_printf_i+0x1c0>
 800aa60:	8019      	strh	r1, [r3, #0]
 800aa62:	2300      	movs	r3, #0
 800aa64:	6123      	str	r3, [r4, #16]
 800aa66:	4615      	mov	r5, r2
 800aa68:	e7bc      	b.n	800a9e4 <_printf_i+0x14c>
 800aa6a:	682b      	ldr	r3, [r5, #0]
 800aa6c:	1d1a      	adds	r2, r3, #4
 800aa6e:	602a      	str	r2, [r5, #0]
 800aa70:	681d      	ldr	r5, [r3, #0]
 800aa72:	6862      	ldr	r2, [r4, #4]
 800aa74:	2100      	movs	r1, #0
 800aa76:	4628      	mov	r0, r5
 800aa78:	f7f5 fbc2 	bl	8000200 <memchr>
 800aa7c:	b108      	cbz	r0, 800aa82 <_printf_i+0x1ea>
 800aa7e:	1b40      	subs	r0, r0, r5
 800aa80:	6060      	str	r0, [r4, #4]
 800aa82:	6863      	ldr	r3, [r4, #4]
 800aa84:	6123      	str	r3, [r4, #16]
 800aa86:	2300      	movs	r3, #0
 800aa88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa8c:	e7aa      	b.n	800a9e4 <_printf_i+0x14c>
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	462a      	mov	r2, r5
 800aa92:	4649      	mov	r1, r9
 800aa94:	4640      	mov	r0, r8
 800aa96:	47d0      	blx	sl
 800aa98:	3001      	adds	r0, #1
 800aa9a:	d0ad      	beq.n	800a9f8 <_printf_i+0x160>
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	079b      	lsls	r3, r3, #30
 800aaa0:	d413      	bmi.n	800aaca <_printf_i+0x232>
 800aaa2:	68e0      	ldr	r0, [r4, #12]
 800aaa4:	9b03      	ldr	r3, [sp, #12]
 800aaa6:	4298      	cmp	r0, r3
 800aaa8:	bfb8      	it	lt
 800aaaa:	4618      	movlt	r0, r3
 800aaac:	e7a6      	b.n	800a9fc <_printf_i+0x164>
 800aaae:	2301      	movs	r3, #1
 800aab0:	4632      	mov	r2, r6
 800aab2:	4649      	mov	r1, r9
 800aab4:	4640      	mov	r0, r8
 800aab6:	47d0      	blx	sl
 800aab8:	3001      	adds	r0, #1
 800aaba:	d09d      	beq.n	800a9f8 <_printf_i+0x160>
 800aabc:	3501      	adds	r5, #1
 800aabe:	68e3      	ldr	r3, [r4, #12]
 800aac0:	9903      	ldr	r1, [sp, #12]
 800aac2:	1a5b      	subs	r3, r3, r1
 800aac4:	42ab      	cmp	r3, r5
 800aac6:	dcf2      	bgt.n	800aaae <_printf_i+0x216>
 800aac8:	e7eb      	b.n	800aaa2 <_printf_i+0x20a>
 800aaca:	2500      	movs	r5, #0
 800aacc:	f104 0619 	add.w	r6, r4, #25
 800aad0:	e7f5      	b.n	800aabe <_printf_i+0x226>
 800aad2:	bf00      	nop
 800aad4:	0800b159 	.word	0x0800b159
 800aad8:	0800b16a 	.word	0x0800b16a

0800aadc <__sflush_r>:
 800aadc:	898a      	ldrh	r2, [r1, #12]
 800aade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae2:	4605      	mov	r5, r0
 800aae4:	0710      	lsls	r0, r2, #28
 800aae6:	460c      	mov	r4, r1
 800aae8:	d458      	bmi.n	800ab9c <__sflush_r+0xc0>
 800aaea:	684b      	ldr	r3, [r1, #4]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	dc05      	bgt.n	800aafc <__sflush_r+0x20>
 800aaf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	dc02      	bgt.n	800aafc <__sflush_r+0x20>
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aafc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aafe:	2e00      	cmp	r6, #0
 800ab00:	d0f9      	beq.n	800aaf6 <__sflush_r+0x1a>
 800ab02:	2300      	movs	r3, #0
 800ab04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ab08:	682f      	ldr	r7, [r5, #0]
 800ab0a:	6a21      	ldr	r1, [r4, #32]
 800ab0c:	602b      	str	r3, [r5, #0]
 800ab0e:	d032      	beq.n	800ab76 <__sflush_r+0x9a>
 800ab10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab12:	89a3      	ldrh	r3, [r4, #12]
 800ab14:	075a      	lsls	r2, r3, #29
 800ab16:	d505      	bpl.n	800ab24 <__sflush_r+0x48>
 800ab18:	6863      	ldr	r3, [r4, #4]
 800ab1a:	1ac0      	subs	r0, r0, r3
 800ab1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab1e:	b10b      	cbz	r3, 800ab24 <__sflush_r+0x48>
 800ab20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab22:	1ac0      	subs	r0, r0, r3
 800ab24:	2300      	movs	r3, #0
 800ab26:	4602      	mov	r2, r0
 800ab28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab2a:	6a21      	ldr	r1, [r4, #32]
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	47b0      	blx	r6
 800ab30:	1c43      	adds	r3, r0, #1
 800ab32:	89a3      	ldrh	r3, [r4, #12]
 800ab34:	d106      	bne.n	800ab44 <__sflush_r+0x68>
 800ab36:	6829      	ldr	r1, [r5, #0]
 800ab38:	291d      	cmp	r1, #29
 800ab3a:	d82b      	bhi.n	800ab94 <__sflush_r+0xb8>
 800ab3c:	4a29      	ldr	r2, [pc, #164]	; (800abe4 <__sflush_r+0x108>)
 800ab3e:	410a      	asrs	r2, r1
 800ab40:	07d6      	lsls	r6, r2, #31
 800ab42:	d427      	bmi.n	800ab94 <__sflush_r+0xb8>
 800ab44:	2200      	movs	r2, #0
 800ab46:	6062      	str	r2, [r4, #4]
 800ab48:	04d9      	lsls	r1, r3, #19
 800ab4a:	6922      	ldr	r2, [r4, #16]
 800ab4c:	6022      	str	r2, [r4, #0]
 800ab4e:	d504      	bpl.n	800ab5a <__sflush_r+0x7e>
 800ab50:	1c42      	adds	r2, r0, #1
 800ab52:	d101      	bne.n	800ab58 <__sflush_r+0x7c>
 800ab54:	682b      	ldr	r3, [r5, #0]
 800ab56:	b903      	cbnz	r3, 800ab5a <__sflush_r+0x7e>
 800ab58:	6560      	str	r0, [r4, #84]	; 0x54
 800ab5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab5c:	602f      	str	r7, [r5, #0]
 800ab5e:	2900      	cmp	r1, #0
 800ab60:	d0c9      	beq.n	800aaf6 <__sflush_r+0x1a>
 800ab62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab66:	4299      	cmp	r1, r3
 800ab68:	d002      	beq.n	800ab70 <__sflush_r+0x94>
 800ab6a:	4628      	mov	r0, r5
 800ab6c:	f7ff fa92 	bl	800a094 <_free_r>
 800ab70:	2000      	movs	r0, #0
 800ab72:	6360      	str	r0, [r4, #52]	; 0x34
 800ab74:	e7c0      	b.n	800aaf8 <__sflush_r+0x1c>
 800ab76:	2301      	movs	r3, #1
 800ab78:	4628      	mov	r0, r5
 800ab7a:	47b0      	blx	r6
 800ab7c:	1c41      	adds	r1, r0, #1
 800ab7e:	d1c8      	bne.n	800ab12 <__sflush_r+0x36>
 800ab80:	682b      	ldr	r3, [r5, #0]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d0c5      	beq.n	800ab12 <__sflush_r+0x36>
 800ab86:	2b1d      	cmp	r3, #29
 800ab88:	d001      	beq.n	800ab8e <__sflush_r+0xb2>
 800ab8a:	2b16      	cmp	r3, #22
 800ab8c:	d101      	bne.n	800ab92 <__sflush_r+0xb6>
 800ab8e:	602f      	str	r7, [r5, #0]
 800ab90:	e7b1      	b.n	800aaf6 <__sflush_r+0x1a>
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab98:	81a3      	strh	r3, [r4, #12]
 800ab9a:	e7ad      	b.n	800aaf8 <__sflush_r+0x1c>
 800ab9c:	690f      	ldr	r7, [r1, #16]
 800ab9e:	2f00      	cmp	r7, #0
 800aba0:	d0a9      	beq.n	800aaf6 <__sflush_r+0x1a>
 800aba2:	0793      	lsls	r3, r2, #30
 800aba4:	680e      	ldr	r6, [r1, #0]
 800aba6:	bf08      	it	eq
 800aba8:	694b      	ldreq	r3, [r1, #20]
 800abaa:	600f      	str	r7, [r1, #0]
 800abac:	bf18      	it	ne
 800abae:	2300      	movne	r3, #0
 800abb0:	eba6 0807 	sub.w	r8, r6, r7
 800abb4:	608b      	str	r3, [r1, #8]
 800abb6:	f1b8 0f00 	cmp.w	r8, #0
 800abba:	dd9c      	ble.n	800aaf6 <__sflush_r+0x1a>
 800abbc:	6a21      	ldr	r1, [r4, #32]
 800abbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800abc0:	4643      	mov	r3, r8
 800abc2:	463a      	mov	r2, r7
 800abc4:	4628      	mov	r0, r5
 800abc6:	47b0      	blx	r6
 800abc8:	2800      	cmp	r0, #0
 800abca:	dc06      	bgt.n	800abda <__sflush_r+0xfe>
 800abcc:	89a3      	ldrh	r3, [r4, #12]
 800abce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abd2:	81a3      	strh	r3, [r4, #12]
 800abd4:	f04f 30ff 	mov.w	r0, #4294967295
 800abd8:	e78e      	b.n	800aaf8 <__sflush_r+0x1c>
 800abda:	4407      	add	r7, r0
 800abdc:	eba8 0800 	sub.w	r8, r8, r0
 800abe0:	e7e9      	b.n	800abb6 <__sflush_r+0xda>
 800abe2:	bf00      	nop
 800abe4:	dfbffffe 	.word	0xdfbffffe

0800abe8 <_fflush_r>:
 800abe8:	b538      	push	{r3, r4, r5, lr}
 800abea:	690b      	ldr	r3, [r1, #16]
 800abec:	4605      	mov	r5, r0
 800abee:	460c      	mov	r4, r1
 800abf0:	b913      	cbnz	r3, 800abf8 <_fflush_r+0x10>
 800abf2:	2500      	movs	r5, #0
 800abf4:	4628      	mov	r0, r5
 800abf6:	bd38      	pop	{r3, r4, r5, pc}
 800abf8:	b118      	cbz	r0, 800ac02 <_fflush_r+0x1a>
 800abfa:	6a03      	ldr	r3, [r0, #32]
 800abfc:	b90b      	cbnz	r3, 800ac02 <_fflush_r+0x1a>
 800abfe:	f7fe fffd 	bl	8009bfc <__sinit>
 800ac02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d0f3      	beq.n	800abf2 <_fflush_r+0xa>
 800ac0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac0c:	07d0      	lsls	r0, r2, #31
 800ac0e:	d404      	bmi.n	800ac1a <_fflush_r+0x32>
 800ac10:	0599      	lsls	r1, r3, #22
 800ac12:	d402      	bmi.n	800ac1a <_fflush_r+0x32>
 800ac14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac16:	f7ff fa3a 	bl	800a08e <__retarget_lock_acquire_recursive>
 800ac1a:	4628      	mov	r0, r5
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	f7ff ff5d 	bl	800aadc <__sflush_r>
 800ac22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac24:	07da      	lsls	r2, r3, #31
 800ac26:	4605      	mov	r5, r0
 800ac28:	d4e4      	bmi.n	800abf4 <_fflush_r+0xc>
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	059b      	lsls	r3, r3, #22
 800ac2e:	d4e1      	bmi.n	800abf4 <_fflush_r+0xc>
 800ac30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac32:	f7ff fa2d 	bl	800a090 <__retarget_lock_release_recursive>
 800ac36:	e7dd      	b.n	800abf4 <_fflush_r+0xc>

0800ac38 <__swhatbuf_r>:
 800ac38:	b570      	push	{r4, r5, r6, lr}
 800ac3a:	460c      	mov	r4, r1
 800ac3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac40:	2900      	cmp	r1, #0
 800ac42:	b096      	sub	sp, #88	; 0x58
 800ac44:	4615      	mov	r5, r2
 800ac46:	461e      	mov	r6, r3
 800ac48:	da0d      	bge.n	800ac66 <__swhatbuf_r+0x2e>
 800ac4a:	89a3      	ldrh	r3, [r4, #12]
 800ac4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ac50:	f04f 0100 	mov.w	r1, #0
 800ac54:	bf0c      	ite	eq
 800ac56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ac5a:	2340      	movne	r3, #64	; 0x40
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	6031      	str	r1, [r6, #0]
 800ac60:	602b      	str	r3, [r5, #0]
 800ac62:	b016      	add	sp, #88	; 0x58
 800ac64:	bd70      	pop	{r4, r5, r6, pc}
 800ac66:	466a      	mov	r2, sp
 800ac68:	f000 f862 	bl	800ad30 <_fstat_r>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	dbec      	blt.n	800ac4a <__swhatbuf_r+0x12>
 800ac70:	9901      	ldr	r1, [sp, #4]
 800ac72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac7a:	4259      	negs	r1, r3
 800ac7c:	4159      	adcs	r1, r3
 800ac7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac82:	e7eb      	b.n	800ac5c <__swhatbuf_r+0x24>

0800ac84 <__smakebuf_r>:
 800ac84:	898b      	ldrh	r3, [r1, #12]
 800ac86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac88:	079d      	lsls	r5, r3, #30
 800ac8a:	4606      	mov	r6, r0
 800ac8c:	460c      	mov	r4, r1
 800ac8e:	d507      	bpl.n	800aca0 <__smakebuf_r+0x1c>
 800ac90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	6123      	str	r3, [r4, #16]
 800ac98:	2301      	movs	r3, #1
 800ac9a:	6163      	str	r3, [r4, #20]
 800ac9c:	b002      	add	sp, #8
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	ab01      	add	r3, sp, #4
 800aca2:	466a      	mov	r2, sp
 800aca4:	f7ff ffc8 	bl	800ac38 <__swhatbuf_r>
 800aca8:	9900      	ldr	r1, [sp, #0]
 800acaa:	4605      	mov	r5, r0
 800acac:	4630      	mov	r0, r6
 800acae:	f7ff fa5d 	bl	800a16c <_malloc_r>
 800acb2:	b948      	cbnz	r0, 800acc8 <__smakebuf_r+0x44>
 800acb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acb8:	059a      	lsls	r2, r3, #22
 800acba:	d4ef      	bmi.n	800ac9c <__smakebuf_r+0x18>
 800acbc:	f023 0303 	bic.w	r3, r3, #3
 800acc0:	f043 0302 	orr.w	r3, r3, #2
 800acc4:	81a3      	strh	r3, [r4, #12]
 800acc6:	e7e3      	b.n	800ac90 <__smakebuf_r+0xc>
 800acc8:	89a3      	ldrh	r3, [r4, #12]
 800acca:	6020      	str	r0, [r4, #0]
 800accc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acd0:	81a3      	strh	r3, [r4, #12]
 800acd2:	9b00      	ldr	r3, [sp, #0]
 800acd4:	6163      	str	r3, [r4, #20]
 800acd6:	9b01      	ldr	r3, [sp, #4]
 800acd8:	6120      	str	r0, [r4, #16]
 800acda:	b15b      	cbz	r3, 800acf4 <__smakebuf_r+0x70>
 800acdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ace0:	4630      	mov	r0, r6
 800ace2:	f000 f837 	bl	800ad54 <_isatty_r>
 800ace6:	b128      	cbz	r0, 800acf4 <__smakebuf_r+0x70>
 800ace8:	89a3      	ldrh	r3, [r4, #12]
 800acea:	f023 0303 	bic.w	r3, r3, #3
 800acee:	f043 0301 	orr.w	r3, r3, #1
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	89a3      	ldrh	r3, [r4, #12]
 800acf6:	431d      	orrs	r5, r3
 800acf8:	81a5      	strh	r5, [r4, #12]
 800acfa:	e7cf      	b.n	800ac9c <__smakebuf_r+0x18>

0800acfc <memmove>:
 800acfc:	4288      	cmp	r0, r1
 800acfe:	b510      	push	{r4, lr}
 800ad00:	eb01 0402 	add.w	r4, r1, r2
 800ad04:	d902      	bls.n	800ad0c <memmove+0x10>
 800ad06:	4284      	cmp	r4, r0
 800ad08:	4623      	mov	r3, r4
 800ad0a:	d807      	bhi.n	800ad1c <memmove+0x20>
 800ad0c:	1e43      	subs	r3, r0, #1
 800ad0e:	42a1      	cmp	r1, r4
 800ad10:	d008      	beq.n	800ad24 <memmove+0x28>
 800ad12:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad16:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad1a:	e7f8      	b.n	800ad0e <memmove+0x12>
 800ad1c:	4402      	add	r2, r0
 800ad1e:	4601      	mov	r1, r0
 800ad20:	428a      	cmp	r2, r1
 800ad22:	d100      	bne.n	800ad26 <memmove+0x2a>
 800ad24:	bd10      	pop	{r4, pc}
 800ad26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad2e:	e7f7      	b.n	800ad20 <memmove+0x24>

0800ad30 <_fstat_r>:
 800ad30:	b538      	push	{r3, r4, r5, lr}
 800ad32:	4d07      	ldr	r5, [pc, #28]	; (800ad50 <_fstat_r+0x20>)
 800ad34:	2300      	movs	r3, #0
 800ad36:	4604      	mov	r4, r0
 800ad38:	4608      	mov	r0, r1
 800ad3a:	4611      	mov	r1, r2
 800ad3c:	602b      	str	r3, [r5, #0]
 800ad3e:	f7f7 fd1e 	bl	800277e <_fstat>
 800ad42:	1c43      	adds	r3, r0, #1
 800ad44:	d102      	bne.n	800ad4c <_fstat_r+0x1c>
 800ad46:	682b      	ldr	r3, [r5, #0]
 800ad48:	b103      	cbz	r3, 800ad4c <_fstat_r+0x1c>
 800ad4a:	6023      	str	r3, [r4, #0]
 800ad4c:	bd38      	pop	{r3, r4, r5, pc}
 800ad4e:	bf00      	nop
 800ad50:	20000cf4 	.word	0x20000cf4

0800ad54 <_isatty_r>:
 800ad54:	b538      	push	{r3, r4, r5, lr}
 800ad56:	4d06      	ldr	r5, [pc, #24]	; (800ad70 <_isatty_r+0x1c>)
 800ad58:	2300      	movs	r3, #0
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	4608      	mov	r0, r1
 800ad5e:	602b      	str	r3, [r5, #0]
 800ad60:	f7f7 fd1d 	bl	800279e <_isatty>
 800ad64:	1c43      	adds	r3, r0, #1
 800ad66:	d102      	bne.n	800ad6e <_isatty_r+0x1a>
 800ad68:	682b      	ldr	r3, [r5, #0]
 800ad6a:	b103      	cbz	r3, 800ad6e <_isatty_r+0x1a>
 800ad6c:	6023      	str	r3, [r4, #0]
 800ad6e:	bd38      	pop	{r3, r4, r5, pc}
 800ad70:	20000cf4 	.word	0x20000cf4

0800ad74 <_sbrk_r>:
 800ad74:	b538      	push	{r3, r4, r5, lr}
 800ad76:	4d06      	ldr	r5, [pc, #24]	; (800ad90 <_sbrk_r+0x1c>)
 800ad78:	2300      	movs	r3, #0
 800ad7a:	4604      	mov	r4, r0
 800ad7c:	4608      	mov	r0, r1
 800ad7e:	602b      	str	r3, [r5, #0]
 800ad80:	f7f7 fd26 	bl	80027d0 <_sbrk>
 800ad84:	1c43      	adds	r3, r0, #1
 800ad86:	d102      	bne.n	800ad8e <_sbrk_r+0x1a>
 800ad88:	682b      	ldr	r3, [r5, #0]
 800ad8a:	b103      	cbz	r3, 800ad8e <_sbrk_r+0x1a>
 800ad8c:	6023      	str	r3, [r4, #0]
 800ad8e:	bd38      	pop	{r3, r4, r5, pc}
 800ad90:	20000cf4 	.word	0x20000cf4

0800ad94 <memcpy>:
 800ad94:	440a      	add	r2, r1
 800ad96:	4291      	cmp	r1, r2
 800ad98:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad9c:	d100      	bne.n	800ada0 <memcpy+0xc>
 800ad9e:	4770      	bx	lr
 800ada0:	b510      	push	{r4, lr}
 800ada2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ada6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adaa:	4291      	cmp	r1, r2
 800adac:	d1f9      	bne.n	800ada2 <memcpy+0xe>
 800adae:	bd10      	pop	{r4, pc}

0800adb0 <_realloc_r>:
 800adb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb4:	4680      	mov	r8, r0
 800adb6:	4614      	mov	r4, r2
 800adb8:	460e      	mov	r6, r1
 800adba:	b921      	cbnz	r1, 800adc6 <_realloc_r+0x16>
 800adbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adc0:	4611      	mov	r1, r2
 800adc2:	f7ff b9d3 	b.w	800a16c <_malloc_r>
 800adc6:	b92a      	cbnz	r2, 800add4 <_realloc_r+0x24>
 800adc8:	f7ff f964 	bl	800a094 <_free_r>
 800adcc:	4625      	mov	r5, r4
 800adce:	4628      	mov	r0, r5
 800add0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add4:	f000 f81b 	bl	800ae0e <_malloc_usable_size_r>
 800add8:	4284      	cmp	r4, r0
 800adda:	4607      	mov	r7, r0
 800addc:	d802      	bhi.n	800ade4 <_realloc_r+0x34>
 800adde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ade2:	d812      	bhi.n	800ae0a <_realloc_r+0x5a>
 800ade4:	4621      	mov	r1, r4
 800ade6:	4640      	mov	r0, r8
 800ade8:	f7ff f9c0 	bl	800a16c <_malloc_r>
 800adec:	4605      	mov	r5, r0
 800adee:	2800      	cmp	r0, #0
 800adf0:	d0ed      	beq.n	800adce <_realloc_r+0x1e>
 800adf2:	42bc      	cmp	r4, r7
 800adf4:	4622      	mov	r2, r4
 800adf6:	4631      	mov	r1, r6
 800adf8:	bf28      	it	cs
 800adfa:	463a      	movcs	r2, r7
 800adfc:	f7ff ffca 	bl	800ad94 <memcpy>
 800ae00:	4631      	mov	r1, r6
 800ae02:	4640      	mov	r0, r8
 800ae04:	f7ff f946 	bl	800a094 <_free_r>
 800ae08:	e7e1      	b.n	800adce <_realloc_r+0x1e>
 800ae0a:	4635      	mov	r5, r6
 800ae0c:	e7df      	b.n	800adce <_realloc_r+0x1e>

0800ae0e <_malloc_usable_size_r>:
 800ae0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae12:	1f18      	subs	r0, r3, #4
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	bfbc      	itt	lt
 800ae18:	580b      	ldrlt	r3, [r1, r0]
 800ae1a:	18c0      	addlt	r0, r0, r3
 800ae1c:	4770      	bx	lr
	...

0800ae20 <_init>:
 800ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae22:	bf00      	nop
 800ae24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae26:	bc08      	pop	{r3}
 800ae28:	469e      	mov	lr, r3
 800ae2a:	4770      	bx	lr

0800ae2c <_fini>:
 800ae2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2e:	bf00      	nop
 800ae30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae32:	bc08      	pop	{r3}
 800ae34:	469e      	mov	lr, r3
 800ae36:	4770      	bx	lr
