{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700182511843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700182511853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 18:55:11 2023 " "Processing started: Thu Nov 16 18:55:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700182511853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182511853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off textrom -c textrom " "Command: quartus_map --read_settings_files=on --write_settings_files=off textrom -c textrom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182511853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700182512505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700182512505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182525695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/font_test_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/font_test_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182525695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182525695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file textrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textrom-behavioral " "Found design unit 1: textrom-behavioral" {  } { { "textrom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/textrom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525705 ""} { "Info" "ISGN_ENTITY_NAME" "1 textrom " "Found entity 1: textrom" {  } { { "textrom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/textrom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700182525705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182525705 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk textrom.vhd(81) " "VHDL error at textrom.vhd(81): object \"clk\" is used but not declared" {  } { { "textrom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/textrom.vhd" 81 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1700182525715 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal textrom.vhd(81) " "VHDL Subprogram Call error at textrom.vhd(81): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "textrom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/textrom.vhd" 81 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700182525715 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk textrom.vhd(80) " "VHDL error at textrom.vhd(80): object \"clk\" is used but not declared" {  } { { "textrom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/lab/textrom.vhd" 80 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1700182525715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700182525855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 16 18:55:25 2023 " "Processing ended: Thu Nov 16 18:55:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700182525855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700182525855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700182525855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700182525855 ""}
