CMP101 Phase 1: Combinational ALU

Team Members

Name 1

Name 2

Name 3

Description

This project is a simple ALU running on a DE1-SoC FPGA.

Features

4-bit Addition

4-bit Subtraction

4-bit Multiplication

4-bit Bitwise XOR (User Choice)

How to Run

Open the project in Quartus Prime.

Compile the ALU_Top module.

Program the DE1-SoC board.