//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARI2S_H_INC_
#define ___ARI2S_H_INC_

// Register I2S_AXBAR_RX_ENABLE_0
#define I2S_AXBAR_RX_ENABLE_0                   _MK_ADDR_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_SECURE                    0x0
#define I2S_AXBAR_RX_ENABLE_0_SCR                       0
#define I2S_AXBAR_RX_ENABLE_0_WORD_COUNT                        0x1
#define I2S_AXBAR_RX_ENABLE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_ENABLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_ENABLE_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_ENABLE_0_ENABLE_SHIFT)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_RANGE                      0:0
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_WOFFSET                    0x0
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_INIT_ENUM                  FALSE
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_ENABLE_0_ENABLE_TRUE                       _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_SOFT_RESET_0
#define I2S_AXBAR_RX_SOFT_RESET_0                       _MK_ADDR_CONST(0x4)
#define I2S_AXBAR_RX_SOFT_RESET_0_SECURE                        0x0
#define I2S_AXBAR_RX_SOFT_RESET_0_SCR                   0
#define I2S_AXBAR_RX_SOFT_RESET_0_WORD_COUNT                    0x1
#define I2S_AXBAR_RX_SOFT_RESET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_SOFT_RESET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_SOFT_RESET_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_SHIFT)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_RANGE                      0:0
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_WOFFSET                    0x0
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_INIT_ENUM                  DISABLE
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_DISABLE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_SOFT_RESET_0_SOFT_RESET_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 8 [0x8]

// Register I2S_AXBAR_RX_STATUS_0
#define I2S_AXBAR_RX_STATUS_0                   _MK_ADDR_CONST(0xc)
#define I2S_AXBAR_RX_STATUS_0_SECURE                    0x0
#define I2S_AXBAR_RX_STATUS_0_SCR                       0
#define I2S_AXBAR_RX_STATUS_0_WORD_COUNT                        0x1
#define I2S_AXBAR_RX_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define I2S_AXBAR_RX_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_SHIFT                     _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_SHIFT)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_RANGE                     2:2
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_WOFFSET                   0x0
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_INIT_ENUM                 FALSE
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_FALSE                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_FULL_TRUE                      _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_SHIFT                    _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_FIELD                    _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_SHIFT)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_RANGE                    1:1
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_WOFFSET                  0x0
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_DEFAULT                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_INIT_ENUM                        TRUE
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_FALSE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_STATUS_0_RXCIF_FIFO_EMPTY_TRUE                     _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_STATUS_0_RX_ENABLED_SHIFT)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_RANGE                  0:0
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_WOFFSET                        0x0
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_INIT_ENUM                      FALSE
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_FALSE                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_STATUS_0_RX_ENABLED_TRUE                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_INT_STATUS_0
#define I2S_AXBAR_RX_INT_STATUS_0                       _MK_ADDR_CONST(0x10)
#define I2S_AXBAR_RX_INT_STATUS_0_SECURE                        0x0
#define I2S_AXBAR_RX_INT_STATUS_0_SCR                   0
#define I2S_AXBAR_RX_INT_STATUS_0_WORD_COUNT                    0x1
#define I2S_AXBAR_RX_INT_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_SHIFT                      _MK_SHIFT_CONST(3)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_RANGE                      3:3
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_WOFFSET                    0x0
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_INIT_ENUM                  FALSE
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_LOWER_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_SHIFT                     _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_RANGE                     2:2
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_WOFFSET                   0x0
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_INIT_ENUM                 FALSE
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_FALSE                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_NORMAL_WATERMARK_TRUE                      _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SHIFT                     _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SHIFT)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_RANGE                     1:1
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_WOFFSET                   0x0
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_INIT_ENUM                 FALSE
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_FALSE                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_TRUE                      _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_SHIFT                 _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_FIELD                 _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_SHIFT)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_RANGE                 0:0
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_WOFFSET                       0x0
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_INIT_ENUM                     FALSE
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_FALSE                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_STATUS_0_RX_DONE_TRUE                  _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_INT_MASK_0
#define I2S_AXBAR_RX_INT_MASK_0                 _MK_ADDR_CONST(0x14)
#define I2S_AXBAR_RX_INT_MASK_0_SECURE                  0x0
#define I2S_AXBAR_RX_INT_MASK_0_SCR                     0
#define I2S_AXBAR_RX_INT_MASK_0_WORD_COUNT                      0x1
#define I2S_AXBAR_RX_INT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_SHIFT                        _MK_SHIFT_CONST(3)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_RANGE                        3:3
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_WOFFSET                      0x0
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_INIT_ENUM                    MASK
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_UNMASK                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_LOWER_WATERMARK_MASK                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_SHIFT                       _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_RANGE                       2:2
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_WOFFSET                     0x0
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_INIT_ENUM                   MASK
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_UNMASK                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_NORMAL_WATERMARK_MASK                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_SHIFT                       _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_SHIFT)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_RANGE                       1:1
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_WOFFSET                     0x0
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_DEFAULT                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_INIT_ENUM                   MASK
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_UNMASK                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_MASK_0_RXCIF_FIFO_UNDERRUN_MASK                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_SHIFT                   _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_FIELD                   _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_MASK_0_RX_DONE_SHIFT)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_RANGE                   0:0
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_WOFFSET                 0x0
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_DEFAULT                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_INIT_ENUM                       MASK
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_UNMASK                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_MASK_0_RX_DONE_MASK                    _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_INT_SET_0
#define I2S_AXBAR_RX_INT_SET_0                  _MK_ADDR_CONST(0x18)
#define I2S_AXBAR_RX_INT_SET_0_SECURE                   0x0
#define I2S_AXBAR_RX_INT_SET_0_SCR                      0
#define I2S_AXBAR_RX_INT_SET_0_WORD_COUNT                       0x1
#define I2S_AXBAR_RX_INT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_SHIFT                 _MK_SHIFT_CONST(3)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_FIELD                 _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_RANGE                 3:3
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_WOFFSET                       0x0
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_INIT_ENUM                     FALSE
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_FALSE                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_SET_0_RX_LOWER_WATERMARK_TRUE                  _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_SHIFT                        _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_RANGE                        2:2
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_WOFFSET                      0x0
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_INIT_ENUM                    FALSE
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_FALSE                        _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_SET_0_RX_NORMAL_WATERMARK_TRUE                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_SHIFT                        _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_SHIFT)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_RANGE                        1:1
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_WOFFSET                      0x0
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_INIT_ENUM                    FALSE
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_FALSE                        _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_SET_0_RXCIF_FIFO_UNDERRUN_TRUE                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_SHIFT                    _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_FIELD                    _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_SET_0_RX_DONE_SHIFT)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_RANGE                    0:0
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_WOFFSET                  0x0
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_INIT_ENUM                        FALSE
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_FALSE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_SET_0_RX_DONE_TRUE                     _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_INT_CLEAR_0
#define I2S_AXBAR_RX_INT_CLEAR_0                        _MK_ADDR_CONST(0x1c)
#define I2S_AXBAR_RX_INT_CLEAR_0_SECURE                         0x0
#define I2S_AXBAR_RX_INT_CLEAR_0_SCR                    0
#define I2S_AXBAR_RX_INT_CLEAR_0_WORD_COUNT                     0x1
#define I2S_AXBAR_RX_INT_CLEAR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_CLEAR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_CLEAR_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_SHIFT                       _MK_SHIFT_CONST(3)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_RANGE                       3:3
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_WOFFSET                     0x0
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_INIT_ENUM                   FALSE
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_FALSE                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_LOWER_WATERMARK_TRUE                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_SHIFT                      _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_RANGE                      2:2
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_WOFFSET                    0x0
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_INIT_ENUM                  FALSE
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_NORMAL_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_SHIFT                      _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_SHIFT)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_RANGE                      1:1
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_WOFFSET                    0x0
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_INIT_ENUM                  FALSE
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RXCIF_FIFO_UNDERRUN_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_SHIFT)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_RANGE                  0:0
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_WOFFSET                        0x0
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_INIT_ENUM                      FALSE
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_FALSE                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_INT_CLEAR_0_RX_DONE_TRUE                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_CIF_CTRL_0
#define I2S_AXBAR_RX_CIF_CTRL_0                 _MK_ADDR_CONST(0x20)
#define I2S_AXBAR_RX_CIF_CTRL_0_SECURE                  0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_SCR                     0
#define I2S_AXBAR_RX_CIF_CTRL_0_WORD_COUNT                      0x1
#define I2S_AXBAR_RX_CIF_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x7700)
#define I2S_AXBAR_RX_CIF_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3fff77ff)
#define I2S_AXBAR_RX_CIF_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3fff77ff)
#define I2S_AXBAR_RX_CIF_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff77ff)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(24)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_FIELD                    _MK_FIELD_CONST(0x3f, I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_RANGE                    29:24
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_WOFFSET                  0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_SHIFT                    _MK_SHIFT_CONST(20)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_FIELD                    _MK_FIELD_CONST(0xf, I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_RANGE                    23:20
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_WOFFSET                  0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH1                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH2                      _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH3                      _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH4                      _MK_ENUM_CONST(3)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH5                      _MK_ENUM_CONST(4)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH6                      _MK_ENUM_CONST(5)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH7                      _MK_ENUM_CONST(6)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH8                      _MK_ENUM_CONST(7)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH9                      _MK_ENUM_CONST(8)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH10                     _MK_ENUM_CONST(9)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH11                     _MK_ENUM_CONST(10)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH12                     _MK_ENUM_CONST(11)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH13                     _MK_ENUM_CONST(12)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH14                     _MK_ENUM_CONST(13)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH15                     _MK_ENUM_CONST(14)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_CHANNELS_CH16                     _MK_ENUM_CONST(15)

#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_SHIFT                   _MK_SHIFT_CONST(16)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_FIELD                   _MK_FIELD_CONST(0xf, I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_RANGE                   19:16
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_WOFFSET                 0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH1                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH2                     _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH3                     _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH4                     _MK_ENUM_CONST(3)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH5                     _MK_ENUM_CONST(4)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH6                     _MK_ENUM_CONST(5)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH7                     _MK_ENUM_CONST(6)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH8                     _MK_ENUM_CONST(7)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH9                     _MK_ENUM_CONST(8)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH10                    _MK_ENUM_CONST(9)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH11                    _MK_ENUM_CONST(10)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH12                    _MK_ENUM_CONST(11)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH13                    _MK_ENUM_CONST(12)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH14                    _MK_ENUM_CONST(13)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH15                    _MK_ENUM_CONST(14)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_CHANNELS_CH16                    _MK_ENUM_CONST(15)

#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_SHIFT                        _MK_SHIFT_CONST(12)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_FIELD                        _MK_FIELD_CONST(0x7, I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_RANGE                        14:12
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_WOFFSET                      0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_DEFAULT                      _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_RVSD                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT8                 _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT12                        _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT16                        _MK_ENUM_CONST(3)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT20                        _MK_ENUM_CONST(4)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT24                        _MK_ENUM_CONST(5)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT28                        _MK_ENUM_CONST(6)
#define I2S_AXBAR_RX_CIF_CTRL_0_AXBAR_BITS_BIT32                        _MK_ENUM_CONST(7)

#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_SHIFT                       _MK_SHIFT_CONST(8)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_FIELD                       _MK_FIELD_CONST(0x7, I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_RANGE                       10:8
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_WOFFSET                     0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_DEFAULT                     _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_RVSD                        _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT8                        _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT12                       _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT16                       _MK_ENUM_CONST(3)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT20                       _MK_ENUM_CONST(4)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT24                       _MK_ENUM_CONST(5)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT28                       _MK_ENUM_CONST(6)
#define I2S_AXBAR_RX_CIF_CTRL_0_CLIENT_BITS_BIT32                       _MK_ENUM_CONST(7)

#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_SHIFT                    _MK_SHIFT_CONST(6)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_FIELD                    _MK_FIELD_CONST(0x3, I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_RANGE                    7:6
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_WOFFSET                  0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_ZERO                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_ONE                      _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_LFSR                     _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_EXPAND_RSVD                     _MK_ENUM_CONST(3)

#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_FIELD                  _MK_FIELD_CONST(0x3, I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_RANGE                  5:4
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_WOFFSET                        0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_CH0                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_CH1                    _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_AVG                    _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_STEREO_MONO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SHIFT                       _MK_SHIFT_CONST(2)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_FIELD                       _MK_FIELD_CONST(0x3, I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_RANGE                       3:2
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_WOFFSET                     0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_SHIFT                  _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_RANGE                  1:1
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_WOFFSET                        0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_ROUND                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_TRUNCATE_CHOP                   _MK_ENUM_CONST(1)

#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_SHIFT)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_RANGE                  0:0
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_WOFFSET                        0x0
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_ZERO                   _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CIF_CTRL_0_MONO_STEREO_CONV_COPY                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_CTRL_0
#define I2S_AXBAR_RX_CTRL_0                     _MK_ADDR_CONST(0x24)
#define I2S_AXBAR_RX_CTRL_0_SECURE                      0x0
#define I2S_AXBAR_RX_CTRL_0_SCR                         0
#define I2S_AXBAR_RX_CTRL_0_WORD_COUNT                  0x1
#define I2S_AXBAR_RX_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x7ff77)
#define I2S_AXBAR_RX_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x7ff77)
#define I2S_AXBAR_RX_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff77)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_SHIFT                   _MK_SHIFT_CONST(8)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_FIELD                   _MK_FIELD_CONST(0x7ff, I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_SHIFT)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_RANGE                   18:8
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_WOFFSET                 0x0
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_DATA_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_SHIFT                     _MK_SHIFT_CONST(4)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_FIELD                     _MK_FIELD_CONST(0x7, I2S_AXBAR_RX_CTRL_0_MASK_BITS_SHIFT)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_RANGE                     6:4
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_WOFFSET                   0x0
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_INIT_ENUM                 ZERO
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_ZERO                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_ONE                       _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_TWO                       _MK_ENUM_CONST(2)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_THREE                     _MK_ENUM_CONST(3)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_FOUR                      _MK_ENUM_CONST(4)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_FIVE                      _MK_ENUM_CONST(5)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_SIX                       _MK_ENUM_CONST(6)
#define I2S_AXBAR_RX_CTRL_0_MASK_BITS_SEVEN                     _MK_ENUM_CONST(7)

#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_SHIFT                    _MK_SHIFT_CONST(1)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_FIELD                    _MK_FIELD_CONST(0x3, I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_SHIFT)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_RANGE                    2:1
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_WOFFSET                  0x0
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_INIT_ENUM                        NOHIGHZ
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_NOHIGHZ                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_HIGHZ                    _MK_ENUM_CONST(1)
#define I2S_AXBAR_RX_CTRL_0_HIGHZ_CTRL_HIGHZ_ON_HALF_BIT_CLK                    _MK_ENUM_CONST(2)

#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_SHIFT                     _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_RX_CTRL_0_BIT_ORDER_SHIFT)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_RANGE                     0:0
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_WOFFSET                   0x0
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_INIT_ENUM                 MSB_FIRST
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_MSB_FIRST                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_RX_CTRL_0_BIT_ORDER_LSB_FIRST                 _MK_ENUM_CONST(1)


// Register I2S_AXBAR_RX_SLOT_CTRL_0
#define I2S_AXBAR_RX_SLOT_CTRL_0                        _MK_ADDR_CONST(0x28)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SECURE                         0x0
#define I2S_AXBAR_RX_SLOT_CTRL_0_SCR                    0
#define I2S_AXBAR_RX_SLOT_CTRL_0_WORD_COUNT                     0x1
#define I2S_AXBAR_RX_SLOT_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_SLOT_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_SHIFT                     _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_FIELD                     _MK_FIELD_CONST(0xffff, I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_SHIFT)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_RANGE                     15:0
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_WOFFSET                   0x0
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_SLOT_CTRL_0_SLOT_ENABLES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_RX_CLK_TRIM_0
#define I2S_AXBAR_RX_CLK_TRIM_0                 _MK_ADDR_CONST(0x2c)
#define I2S_AXBAR_RX_CLK_TRIM_0_SECURE                  0x0
#define I2S_AXBAR_RX_CLK_TRIM_0_SCR                     0
#define I2S_AXBAR_RX_CLK_TRIM_0_WORD_COUNT                      0x1
#define I2S_AXBAR_RX_CLK_TRIM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CLK_TRIM_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_RX_CLK_TRIM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CLK_TRIM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CLK_TRIM_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_RX_CLK_TRIM_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_FIELD                  _MK_FIELD_CONST(0x1f, I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_SHIFT)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_RANGE                  4:0
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_WOFFSET                        0x0
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CLK_TRIM_0_TRIM_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_RX_CYA_0
#define I2S_AXBAR_RX_CYA_0                      _MK_ADDR_CONST(0x30)
#define I2S_AXBAR_RX_CYA_0_SECURE                       0x0
#define I2S_AXBAR_RX_CYA_0_SCR                  0
#define I2S_AXBAR_RX_CYA_0_WORD_COUNT                   0x1
#define I2S_AXBAR_RX_CYA_0_RESET_VAL                    _MK_MASK_CONST(0x1720)
#define I2S_AXBAR_RX_CYA_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_CYA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CYA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CYA_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_CYA_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_FIELD                       _MK_FIELD_CONST(0xffff, I2S_AXBAR_RX_CYA_0_CYA_BITS_SHIFT)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_RANGE                       15:0
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_WOFFSET                     0x0
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_DEFAULT                     _MK_MASK_CONST(0x1720)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CYA_0_CYA_BITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_RX_CIF_FIFO_STATUS_0
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0                  _MK_ADDR_CONST(0x34)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_SECURE                   0x0
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_SCR                      0
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_WORD_COUNT                       0x1
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_FIELD                        _MK_FIELD_CONST(0x7f, I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_SHIFT)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_RANGE                        6:0
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_WOFFSET                      0x0
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_RX_CIF_FIFO_STATUS_0_FRAME_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_TX_ENABLE_0
#define I2S_AXBAR_TX_ENABLE_0                   _MK_ADDR_CONST(0x40)
#define I2S_AXBAR_TX_ENABLE_0_SECURE                    0x0
#define I2S_AXBAR_TX_ENABLE_0_SCR                       0
#define I2S_AXBAR_TX_ENABLE_0_WORD_COUNT                        0x1
#define I2S_AXBAR_TX_ENABLE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_ENABLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_ENABLE_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_ENABLE_0_ENABLE_SHIFT)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_RANGE                      0:0
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_WOFFSET                    0x0
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_INIT_ENUM                  FALSE
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_ENABLE_0_ENABLE_TRUE                       _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_SOFT_RESET_0
#define I2S_AXBAR_TX_SOFT_RESET_0                       _MK_ADDR_CONST(0x44)
#define I2S_AXBAR_TX_SOFT_RESET_0_SECURE                        0x0
#define I2S_AXBAR_TX_SOFT_RESET_0_SCR                   0
#define I2S_AXBAR_TX_SOFT_RESET_0_WORD_COUNT                    0x1
#define I2S_AXBAR_TX_SOFT_RESET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_SOFT_RESET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_SOFT_RESET_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_SHIFT)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_RANGE                      0:0
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_WOFFSET                    0x0
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_INIT_ENUM                  DISABLE
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_DISABLE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_SOFT_RESET_0_SOFT_RESET_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 72 [0x48]

// Register I2S_AXBAR_TX_STATUS_0
#define I2S_AXBAR_TX_STATUS_0                   _MK_ADDR_CONST(0x4c)
#define I2S_AXBAR_TX_STATUS_0_SECURE                    0x0
#define I2S_AXBAR_TX_STATUS_0_SCR                       0
#define I2S_AXBAR_TX_STATUS_0_WORD_COUNT                        0x1
#define I2S_AXBAR_TX_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define I2S_AXBAR_TX_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_SHIFT                     _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_SHIFT)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_RANGE                     2:2
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_WOFFSET                   0x0
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_INIT_ENUM                 FALSE
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_FALSE                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_FULL_TRUE                      _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_SHIFT                    _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_FIELD                    _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_SHIFT)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_RANGE                    1:1
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_WOFFSET                  0x0
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_DEFAULT                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_INIT_ENUM                        TRUE
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_FALSE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_STATUS_0_TXCIF_FIFO_EMPTY_TRUE                     _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_STATUS_0_TX_ENABLED_SHIFT)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_RANGE                  0:0
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_WOFFSET                        0x0
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_INIT_ENUM                      FALSE
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_FALSE                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_STATUS_0_TX_ENABLED_TRUE                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_INT_STATUS_0
#define I2S_AXBAR_TX_INT_STATUS_0                       _MK_ADDR_CONST(0x50)
#define I2S_AXBAR_TX_INT_STATUS_0_SECURE                        0x0
#define I2S_AXBAR_TX_INT_STATUS_0_SCR                   0
#define I2S_AXBAR_TX_INT_STATUS_0_WORD_COUNT                    0x1
#define I2S_AXBAR_TX_INT_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_SHIFT                      _MK_SHIFT_CONST(3)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_RANGE                      3:3
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_WOFFSET                    0x0
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_INIT_ENUM                  FALSE
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_UPPER_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_SHIFT                     _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_RANGE                     2:2
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_WOFFSET                   0x0
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_INIT_ENUM                 FALSE
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_FALSE                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_NORMAL_WATERMARK_TRUE                      _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SHIFT                      _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SHIFT)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_RANGE                      1:1
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_WOFFSET                    0x0
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_INIT_ENUM                  FALSE
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_STATUS_0_TXCIF_FIFO_OVERRUN_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_SHIFT                 _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_FIELD                 _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_SHIFT)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_RANGE                 0:0
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_WOFFSET                       0x0
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_INIT_ENUM                     FALSE
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_FALSE                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_STATUS_0_TX_DONE_TRUE                  _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_INT_MASK_0
#define I2S_AXBAR_TX_INT_MASK_0                 _MK_ADDR_CONST(0x54)
#define I2S_AXBAR_TX_INT_MASK_0_SECURE                  0x0
#define I2S_AXBAR_TX_INT_MASK_0_SCR                     0
#define I2S_AXBAR_TX_INT_MASK_0_WORD_COUNT                      0x1
#define I2S_AXBAR_TX_INT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_SHIFT                        _MK_SHIFT_CONST(3)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_RANGE                        3:3
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_WOFFSET                      0x0
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_INIT_ENUM                    MASK
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_UNMASK                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_UPPER_WATERMARK_MASK                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_SHIFT                       _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_RANGE                       2:2
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_WOFFSET                     0x0
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_INIT_ENUM                   MASK
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_UNMASK                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_NORMAL_WATERMARK_MASK                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_SHIFT                        _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_SHIFT)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_RANGE                        1:1
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_WOFFSET                      0x0
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_DEFAULT                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_INIT_ENUM                    MASK
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_UNMASK                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_MASK_0_TXCIF_FIFO_OVERRUN_MASK                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_SHIFT                   _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_FIELD                   _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_MASK_0_TX_DONE_SHIFT)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_RANGE                   0:0
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_WOFFSET                 0x0
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_DEFAULT                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_INIT_ENUM                       MASK
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_UNMASK                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_MASK_0_TX_DONE_MASK                    _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_INT_SET_0
#define I2S_AXBAR_TX_INT_SET_0                  _MK_ADDR_CONST(0x58)
#define I2S_AXBAR_TX_INT_SET_0_SECURE                   0x0
#define I2S_AXBAR_TX_INT_SET_0_SCR                      0
#define I2S_AXBAR_TX_INT_SET_0_WORD_COUNT                       0x1
#define I2S_AXBAR_TX_INT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_SHIFT                 _MK_SHIFT_CONST(3)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_FIELD                 _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_RANGE                 3:3
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_WOFFSET                       0x0
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_INIT_ENUM                     FALSE
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_FALSE                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_SET_0_TX_UPPER_WATERMARK_TRUE                  _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_SHIFT                        _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_FIELD                        _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_RANGE                        2:2
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_WOFFSET                      0x0
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_INIT_ENUM                    FALSE
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_FALSE                        _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_SET_0_TX_NORMAL_WATERMARK_TRUE                 _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_SHIFT                 _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_FIELD                 _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_SHIFT)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_RANGE                 1:1
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_WOFFSET                       0x0
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_INIT_ENUM                     FALSE
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_FALSE                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_SET_0_TXCIF_FIFO_OVERRUN_TRUE                  _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_SHIFT                    _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_FIELD                    _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_SET_0_TX_DONE_SHIFT)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_RANGE                    0:0
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_WOFFSET                  0x0
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_INIT_ENUM                        FALSE
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_FALSE                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_SET_0_TX_DONE_TRUE                     _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_INT_CLEAR_0
#define I2S_AXBAR_TX_INT_CLEAR_0                        _MK_ADDR_CONST(0x5c)
#define I2S_AXBAR_TX_INT_CLEAR_0_SECURE                         0x0
#define I2S_AXBAR_TX_INT_CLEAR_0_SCR                    0
#define I2S_AXBAR_TX_INT_CLEAR_0_WORD_COUNT                     0x1
#define I2S_AXBAR_TX_INT_CLEAR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_CLEAR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_CLEAR_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_SHIFT                       _MK_SHIFT_CONST(3)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_RANGE                       3:3
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_WOFFSET                     0x0
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_INIT_ENUM                   FALSE
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_FALSE                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_UPPER_WATERMARK_TRUE                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_SHIFT                      _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_SHIFT)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_RANGE                      2:2
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_WOFFSET                    0x0
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_INIT_ENUM                  FALSE
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_NORMAL_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_SHIFT                       _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_FIELD                       _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_SHIFT)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_RANGE                       1:1
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_WOFFSET                     0x0
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_INIT_ENUM                   FALSE
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_FALSE                       _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TXCIF_FIFO_OVERRUN_TRUE                        _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_SHIFT)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_RANGE                  0:0
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_WOFFSET                        0x0
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_INIT_ENUM                      FALSE
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_FALSE                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_INT_CLEAR_0_TX_DONE_TRUE                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_CIF_CTRL_0
#define I2S_AXBAR_TX_CIF_CTRL_0                 _MK_ADDR_CONST(0x60)
#define I2S_AXBAR_TX_CIF_CTRL_0_SECURE                  0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_SCR                     0
#define I2S_AXBAR_TX_CIF_CTRL_0_WORD_COUNT                      0x1
#define I2S_AXBAR_TX_CIF_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x7700)
#define I2S_AXBAR_TX_CIF_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3fff77ff)
#define I2S_AXBAR_TX_CIF_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_READ_MASK                       _MK_MASK_CONST(0xff77ff)
#define I2S_AXBAR_TX_CIF_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0xff77ff)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(24)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_FIELD                    _MK_FIELD_CONST(0x3f, I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_RANGE                    29:24
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_WOFFSET                  0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_SHIFT                    _MK_SHIFT_CONST(20)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_FIELD                    _MK_FIELD_CONST(0xf, I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_RANGE                    23:20
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_WOFFSET                  0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH1                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH2                      _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH3                      _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH4                      _MK_ENUM_CONST(3)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH5                      _MK_ENUM_CONST(4)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH6                      _MK_ENUM_CONST(5)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH7                      _MK_ENUM_CONST(6)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH8                      _MK_ENUM_CONST(7)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH9                      _MK_ENUM_CONST(8)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH10                     _MK_ENUM_CONST(9)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH11                     _MK_ENUM_CONST(10)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH12                     _MK_ENUM_CONST(11)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH13                     _MK_ENUM_CONST(12)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH14                     _MK_ENUM_CONST(13)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH15                     _MK_ENUM_CONST(14)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_CHANNELS_CH16                     _MK_ENUM_CONST(15)

#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_SHIFT                   _MK_SHIFT_CONST(16)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_FIELD                   _MK_FIELD_CONST(0xf, I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_RANGE                   19:16
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_WOFFSET                 0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH1                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH2                     _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH3                     _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH4                     _MK_ENUM_CONST(3)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH5                     _MK_ENUM_CONST(4)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH6                     _MK_ENUM_CONST(5)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH7                     _MK_ENUM_CONST(6)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH8                     _MK_ENUM_CONST(7)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH9                     _MK_ENUM_CONST(8)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH10                    _MK_ENUM_CONST(9)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH11                    _MK_ENUM_CONST(10)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH12                    _MK_ENUM_CONST(11)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH13                    _MK_ENUM_CONST(12)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH14                    _MK_ENUM_CONST(13)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH15                    _MK_ENUM_CONST(14)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_CHANNELS_CH16                    _MK_ENUM_CONST(15)

#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_SHIFT                        _MK_SHIFT_CONST(12)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_FIELD                        _MK_FIELD_CONST(0x7, I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_RANGE                        14:12
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_WOFFSET                      0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_DEFAULT                      _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_RVSD                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT8                 _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT12                        _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT16                        _MK_ENUM_CONST(3)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT20                        _MK_ENUM_CONST(4)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT24                        _MK_ENUM_CONST(5)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT28                        _MK_ENUM_CONST(6)
#define I2S_AXBAR_TX_CIF_CTRL_0_AXBAR_BITS_BIT32                        _MK_ENUM_CONST(7)

#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_SHIFT                       _MK_SHIFT_CONST(8)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_FIELD                       _MK_FIELD_CONST(0x7, I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_RANGE                       10:8
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_WOFFSET                     0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_DEFAULT                     _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_RVSD                        _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT8                        _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT12                       _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT16                       _MK_ENUM_CONST(3)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT20                       _MK_ENUM_CONST(4)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT24                       _MK_ENUM_CONST(5)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT28                       _MK_ENUM_CONST(6)
#define I2S_AXBAR_TX_CIF_CTRL_0_CLIENT_BITS_BIT32                       _MK_ENUM_CONST(7)

#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_SHIFT                    _MK_SHIFT_CONST(6)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_FIELD                    _MK_FIELD_CONST(0x3, I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_RANGE                    7:6
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_WOFFSET                  0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_ZERO                     _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_ONE                      _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_LFSR                     _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_EXPAND_RSVD                     _MK_ENUM_CONST(3)

#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_FIELD                  _MK_FIELD_CONST(0x3, I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_RANGE                  5:4
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_WOFFSET                        0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_CH0                    _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_CH1                    _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_AVG                    _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_STEREO_MONO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SHIFT                       _MK_SHIFT_CONST(2)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_FIELD                       _MK_FIELD_CONST(0x3, I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_RANGE                       3:2
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_WOFFSET                     0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_FIFO_SIZE_DOWNSHIFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_SHIFT                  _MK_SHIFT_CONST(1)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_RANGE                  1:1
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_WOFFSET                        0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_ROUND                  _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_TRUNCATE_CHOP                   _MK_ENUM_CONST(1)

#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_SHIFT)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_RANGE                  0:0
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_WOFFSET                        0x0
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_ZERO                   _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CIF_CTRL_0_MONO_STEREO_CONV_COPY                   _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_CTRL_0
#define I2S_AXBAR_TX_CTRL_0                     _MK_ADDR_CONST(0x64)
#define I2S_AXBAR_TX_CTRL_0_SECURE                      0x0
#define I2S_AXBAR_TX_CTRL_0_SCR                         0
#define I2S_AXBAR_TX_CTRL_0_WORD_COUNT                  0x1
#define I2S_AXBAR_TX_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x7ff71)
#define I2S_AXBAR_TX_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x7ff71)
#define I2S_AXBAR_TX_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff71)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_SHIFT                   _MK_SHIFT_CONST(8)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_FIELD                   _MK_FIELD_CONST(0x7ff, I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_SHIFT)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_RANGE                   18:8
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_WOFFSET                 0x0
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_DATA_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_SHIFT                     _MK_SHIFT_CONST(4)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_FIELD                     _MK_FIELD_CONST(0x7, I2S_AXBAR_TX_CTRL_0_MASK_BITS_SHIFT)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_RANGE                     6:4
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_WOFFSET                   0x0
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_INIT_ENUM                 ZERO
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_ZERO                      _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_ONE                       _MK_ENUM_CONST(1)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_TWO                       _MK_ENUM_CONST(2)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_THREE                     _MK_ENUM_CONST(3)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_FOUR                      _MK_ENUM_CONST(4)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_FIVE                      _MK_ENUM_CONST(5)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_SIX                       _MK_ENUM_CONST(6)
#define I2S_AXBAR_TX_CTRL_0_MASK_BITS_SEVEN                     _MK_ENUM_CONST(7)

#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_SHIFT                     _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_FIELD                     _MK_FIELD_CONST(0x1, I2S_AXBAR_TX_CTRL_0_BIT_ORDER_SHIFT)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_RANGE                     0:0
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_WOFFSET                   0x0
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_INIT_ENUM                 MSB_FIRST
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_MSB_FIRST                 _MK_ENUM_CONST(0)
#define I2S_AXBAR_TX_CTRL_0_BIT_ORDER_LSB_FIRST                 _MK_ENUM_CONST(1)


// Register I2S_AXBAR_TX_SLOT_CTRL_0
#define I2S_AXBAR_TX_SLOT_CTRL_0                        _MK_ADDR_CONST(0x68)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SECURE                         0x0
#define I2S_AXBAR_TX_SLOT_CTRL_0_SCR                    0
#define I2S_AXBAR_TX_SLOT_CTRL_0_WORD_COUNT                     0x1
#define I2S_AXBAR_TX_SLOT_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_SLOT_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_SHIFT                     _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_FIELD                     _MK_FIELD_CONST(0xffff, I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_SHIFT)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_RANGE                     15:0
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_WOFFSET                   0x0
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_SLOT_CTRL_0_SLOT_ENABLES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_TX_CLK_TRIM_0
#define I2S_AXBAR_TX_CLK_TRIM_0                 _MK_ADDR_CONST(0x6c)
#define I2S_AXBAR_TX_CLK_TRIM_0_SECURE                  0x0
#define I2S_AXBAR_TX_CLK_TRIM_0_SCR                     0
#define I2S_AXBAR_TX_CLK_TRIM_0_WORD_COUNT                      0x1
#define I2S_AXBAR_TX_CLK_TRIM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_RESET_MASK                      _MK_MASK_CONST(0x1f1f)
#define I2S_AXBAR_TX_CLK_TRIM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_READ_MASK                       _MK_MASK_CONST(0x1f1f)
#define I2S_AXBAR_TX_CLK_TRIM_0_WRITE_MASK                      _MK_MASK_CONST(0x1f1f)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_SHIFT                   _MK_SHIFT_CONST(8)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_FIELD                   _MK_FIELD_CONST(0x1f, I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_SHIFT)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_RANGE                   12:8
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_WOFFSET                 0x0
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_MASTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_SHIFT                    _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_FIELD                    _MK_FIELD_CONST(0x1f, I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_SHIFT)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_RANGE                    4:0
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_WOFFSET                  0x0
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CLK_TRIM_0_TRIM_SEL_SLAVE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_TX_CYA_0
#define I2S_AXBAR_TX_CYA_0                      _MK_ADDR_CONST(0x70)
#define I2S_AXBAR_TX_CYA_0_SECURE                       0x0
#define I2S_AXBAR_TX_CYA_0_SCR                  0
#define I2S_AXBAR_TX_CYA_0_WORD_COUNT                   0x1
#define I2S_AXBAR_TX_CYA_0_RESET_VAL                    _MK_MASK_CONST(0x1910)
#define I2S_AXBAR_TX_CYA_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_CYA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CYA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CYA_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_CYA_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_FIELD                       _MK_FIELD_CONST(0xffff, I2S_AXBAR_TX_CYA_0_CYA_BITS_SHIFT)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_RANGE                       15:0
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_WOFFSET                     0x0
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_DEFAULT                     _MK_MASK_CONST(0x1910)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CYA_0_CYA_BITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register I2S_AXBAR_TX_CIF_FIFO_STATUS_0
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0                  _MK_ADDR_CONST(0x74)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_SECURE                   0x0
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_SCR                      0
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_WORD_COUNT                       0x1
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_FIELD                        _MK_FIELD_CONST(0x3f, I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_SHIFT)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_RANGE                        5:0
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_WOFFSET                      0x0
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_AXBAR_TX_CIF_FIFO_STATUS_0_FRAME_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register I2S_ENABLE_0
#define I2S_ENABLE_0                    _MK_ADDR_CONST(0x80)
#define I2S_ENABLE_0_SECURE                     0x0
#define I2S_ENABLE_0_SCR                        0
#define I2S_ENABLE_0_WORD_COUNT                         0x1
#define I2S_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define I2S_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define I2S_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define I2S_ENABLE_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_ENABLE_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, I2S_ENABLE_0_ENABLE_SHIFT)
#define I2S_ENABLE_0_ENABLE_RANGE                       0:0
#define I2S_ENABLE_0_ENABLE_WOFFSET                     0x0
#define I2S_ENABLE_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_ENABLE_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_ENABLE_0_ENABLE_INIT_ENUM                   FALSE
#define I2S_ENABLE_0_ENABLE_FALSE                       _MK_ENUM_CONST(0)
#define I2S_ENABLE_0_ENABLE_TRUE                        _MK_ENUM_CONST(1)


// Register I2S_SOFT_RESET_0
#define I2S_SOFT_RESET_0                        _MK_ADDR_CONST(0x84)
#define I2S_SOFT_RESET_0_SECURE                         0x0
#define I2S_SOFT_RESET_0_SCR                    0
#define I2S_SOFT_RESET_0_WORD_COUNT                     0x1
#define I2S_SOFT_RESET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define I2S_SOFT_RESET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define I2S_SOFT_RESET_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define I2S_SOFT_RESET_0_SOFT_RESET_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_SOFT_RESET_0_SOFT_RESET_FIELD                       _MK_FIELD_CONST(0x1, I2S_SOFT_RESET_0_SOFT_RESET_SHIFT)
#define I2S_SOFT_RESET_0_SOFT_RESET_RANGE                       0:0
#define I2S_SOFT_RESET_0_SOFT_RESET_WOFFSET                     0x0
#define I2S_SOFT_RESET_0_SOFT_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_SOFT_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_SOFT_RESET_0_SOFT_RESET_INIT_ENUM                   DISABLE
#define I2S_SOFT_RESET_0_SOFT_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define I2S_SOFT_RESET_0_SOFT_RESET_ENABLE                      _MK_ENUM_CONST(1)


// Register I2S_CG_0
#define I2S_CG_0                        _MK_ADDR_CONST(0x88)
#define I2S_CG_0_SECURE                         0x0
#define I2S_CG_0_SCR                    0
#define I2S_CG_0_WORD_COUNT                     0x1
#define I2S_CG_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define I2S_CG_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define I2S_CG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_CG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_CG_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define I2S_CG_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define I2S_CG_0_SLCG_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_CG_0_SLCG_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, I2S_CG_0_SLCG_ENABLE_SHIFT)
#define I2S_CG_0_SLCG_ENABLE_RANGE                      0:0
#define I2S_CG_0_SLCG_ENABLE_WOFFSET                    0x0
#define I2S_CG_0_SLCG_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define I2S_CG_0_SLCG_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_CG_0_SLCG_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CG_0_SLCG_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_CG_0_SLCG_ENABLE_INIT_ENUM                  TRUE
#define I2S_CG_0_SLCG_ENABLE_FALSE                      _MK_ENUM_CONST(0)
#define I2S_CG_0_SLCG_ENABLE_TRUE                       _MK_ENUM_CONST(1)


// Register I2S_STATUS_0
#define I2S_STATUS_0                    _MK_ADDR_CONST(0x8c)
#define I2S_STATUS_0_SECURE                     0x0
#define I2S_STATUS_0_SCR                        0
#define I2S_STATUS_0_WORD_COUNT                         0x1
#define I2S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x202)
#define I2S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x1707)
#define I2S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x1707)
#define I2S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_SLCG_CLKEN_SHIFT                   _MK_SHIFT_CONST(12)
#define I2S_STATUS_0_SLCG_CLKEN_FIELD                   _MK_FIELD_CONST(0x1, I2S_STATUS_0_SLCG_CLKEN_SHIFT)
#define I2S_STATUS_0_SLCG_CLKEN_RANGE                   12:12
#define I2S_STATUS_0_SLCG_CLKEN_WOFFSET                 0x0
#define I2S_STATUS_0_SLCG_CLKEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_SLCG_CLKEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_SLCG_CLKEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_SLCG_CLKEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_SLCG_CLKEN_INIT_ENUM                       FALSE
#define I2S_STATUS_0_SLCG_CLKEN_FALSE                   _MK_ENUM_CONST(0)
#define I2S_STATUS_0_SLCG_CLKEN_TRUE                    _MK_ENUM_CONST(1)

#define I2S_STATUS_0_RXCIF_FIFO_FULL_SHIFT                      _MK_SHIFT_CONST(10)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_FIELD                      _MK_FIELD_CONST(0x1, I2S_STATUS_0_RXCIF_FIFO_FULL_SHIFT)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_RANGE                      10:10
#define I2S_STATUS_0_RXCIF_FIFO_FULL_WOFFSET                    0x0
#define I2S_STATUS_0_RXCIF_FIFO_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_INIT_ENUM                  FALSE
#define I2S_STATUS_0_RXCIF_FIFO_FULL_FALSE                      _MK_ENUM_CONST(0)
#define I2S_STATUS_0_RXCIF_FIFO_FULL_TRUE                       _MK_ENUM_CONST(1)

#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_SHIFT                     _MK_SHIFT_CONST(9)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, I2S_STATUS_0_RXCIF_FIFO_EMPTY_SHIFT)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_RANGE                     9:9
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_WOFFSET                   0x0
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_INIT_ENUM                 TRUE
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_FALSE                     _MK_ENUM_CONST(0)
#define I2S_STATUS_0_RXCIF_FIFO_EMPTY_TRUE                      _MK_ENUM_CONST(1)

#define I2S_STATUS_0_RX_ENABLED_SHIFT                   _MK_SHIFT_CONST(8)
#define I2S_STATUS_0_RX_ENABLED_FIELD                   _MK_FIELD_CONST(0x1, I2S_STATUS_0_RX_ENABLED_SHIFT)
#define I2S_STATUS_0_RX_ENABLED_RANGE                   8:8
#define I2S_STATUS_0_RX_ENABLED_WOFFSET                 0x0
#define I2S_STATUS_0_RX_ENABLED_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RX_ENABLED_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_RX_ENABLED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RX_ENABLED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_RX_ENABLED_INIT_ENUM                       FALSE
#define I2S_STATUS_0_RX_ENABLED_FALSE                   _MK_ENUM_CONST(0)
#define I2S_STATUS_0_RX_ENABLED_TRUE                    _MK_ENUM_CONST(1)

#define I2S_STATUS_0_TXCIF_FIFO_FULL_SHIFT                      _MK_SHIFT_CONST(2)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_FIELD                      _MK_FIELD_CONST(0x1, I2S_STATUS_0_TXCIF_FIFO_FULL_SHIFT)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_RANGE                      2:2
#define I2S_STATUS_0_TXCIF_FIFO_FULL_WOFFSET                    0x0
#define I2S_STATUS_0_TXCIF_FIFO_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_INIT_ENUM                  FALSE
#define I2S_STATUS_0_TXCIF_FIFO_FULL_FALSE                      _MK_ENUM_CONST(0)
#define I2S_STATUS_0_TXCIF_FIFO_FULL_TRUE                       _MK_ENUM_CONST(1)

#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_SHIFT                     _MK_SHIFT_CONST(1)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, I2S_STATUS_0_TXCIF_FIFO_EMPTY_SHIFT)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_RANGE                     1:1
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_WOFFSET                   0x0
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_INIT_ENUM                 TRUE
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_FALSE                     _MK_ENUM_CONST(0)
#define I2S_STATUS_0_TXCIF_FIFO_EMPTY_TRUE                      _MK_ENUM_CONST(1)

#define I2S_STATUS_0_TX_ENABLED_SHIFT                   _MK_SHIFT_CONST(0)
#define I2S_STATUS_0_TX_ENABLED_FIELD                   _MK_FIELD_CONST(0x1, I2S_STATUS_0_TX_ENABLED_SHIFT)
#define I2S_STATUS_0_TX_ENABLED_RANGE                   0:0
#define I2S_STATUS_0_TX_ENABLED_WOFFSET                 0x0
#define I2S_STATUS_0_TX_ENABLED_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TX_ENABLED_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_STATUS_0_TX_ENABLED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TX_ENABLED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_STATUS_0_TX_ENABLED_INIT_ENUM                       FALSE
#define I2S_STATUS_0_TX_ENABLED_FALSE                   _MK_ENUM_CONST(0)
#define I2S_STATUS_0_TX_ENABLED_TRUE                    _MK_ENUM_CONST(1)


// Register I2S_INT_STATUS_0
#define I2S_INT_STATUS_0                        _MK_ADDR_CONST(0x90)
#define I2S_INT_STATUS_0_SECURE                         0x0
#define I2S_INT_STATUS_0_SCR                    0
#define I2S_INT_STATUS_0_WORD_COUNT                     0x1
#define I2S_INT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xf0f)
#define I2S_INT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xf0f)
#define I2S_INT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_SHIFT                       _MK_SHIFT_CONST(11)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_RX_LOWER_WATERMARK_SHIFT)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_RANGE                       11:11
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_WOFFSET                     0x0
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_INIT_ENUM                   FALSE
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_FALSE                       _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_RX_LOWER_WATERMARK_TRUE                        _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_SHIFT                      _MK_SHIFT_CONST(10)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_SHIFT)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_RANGE                      10:10
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_WOFFSET                    0x0
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_INIT_ENUM                  FALSE
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_RX_NORMAL_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SHIFT                      _MK_SHIFT_CONST(9)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_FIELD                      _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SHIFT)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_RANGE                      9:9
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_WOFFSET                    0x0
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_INIT_ENUM                  FALSE
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_FALSE                      _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_RXCIF_FIFO_UNDERRUN_TRUE                       _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_RX_DONE_SHIFT                  _MK_SHIFT_CONST(8)
#define I2S_INT_STATUS_0_RX_DONE_FIELD                  _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_RX_DONE_SHIFT)
#define I2S_INT_STATUS_0_RX_DONE_RANGE                  8:8
#define I2S_INT_STATUS_0_RX_DONE_WOFFSET                        0x0
#define I2S_INT_STATUS_0_RX_DONE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_DONE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_RX_DONE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_DONE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_RX_DONE_INIT_ENUM                      FALSE
#define I2S_INT_STATUS_0_RX_DONE_FALSE                  _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_RX_DONE_TRUE                   _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_SHIFT                       _MK_SHIFT_CONST(3)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_FIELD                       _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_TX_UPPER_WATERMARK_SHIFT)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_RANGE                       3:3
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_WOFFSET                     0x0
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_INIT_ENUM                   FALSE
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_FALSE                       _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_TX_UPPER_WATERMARK_TRUE                        _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_SHIFT                      _MK_SHIFT_CONST(2)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_FIELD                      _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_SHIFT)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_RANGE                      2:2
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_WOFFSET                    0x0
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_INIT_ENUM                  FALSE
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_FALSE                      _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_TX_NORMAL_WATERMARK_TRUE                       _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SHIFT                       _MK_SHIFT_CONST(1)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_FIELD                       _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SHIFT)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_RANGE                       1:1
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_WOFFSET                     0x0
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_INIT_ENUM                   FALSE
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_FALSE                       _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_TXCIF_FIFO_OVERRUN_TRUE                        _MK_ENUM_CONST(1)

#define I2S_INT_STATUS_0_TX_DONE_SHIFT                  _MK_SHIFT_CONST(0)
#define I2S_INT_STATUS_0_TX_DONE_FIELD                  _MK_FIELD_CONST(0x1, I2S_INT_STATUS_0_TX_DONE_SHIFT)
#define I2S_INT_STATUS_0_TX_DONE_RANGE                  0:0
#define I2S_INT_STATUS_0_TX_DONE_WOFFSET                        0x0
#define I2S_INT_STATUS_0_TX_DONE_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_DONE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_INT_STATUS_0_TX_DONE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_DONE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_INT_STATUS_0_TX_DONE_INIT_ENUM                      FALSE
#define I2S_INT_STATUS_0_TX_DONE_FALSE                  _MK_ENUM_CONST(0)
#define I2S_INT_STATUS_0_TX_DONE_TRUE                   _MK_ENUM_CONST(1)


// Reserved address 148 [0x94]

// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Register I2S_CTRL_0
#define I2S_CTRL_0                      _MK_ADDR_CONST(0xa0)
#define I2S_CTRL_0_SECURE                       0x0
#define I2S_CTRL_0_SCR                  0
#define I2S_CTRL_0_WORD_COUNT                   0x1
#define I2S_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0xff187707)
#define I2S_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xff187707)
#define I2S_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xff107707)
#define I2S_CTRL_0_FSYNC_WIDTH_SHIFT                    _MK_SHIFT_CONST(24)
#define I2S_CTRL_0_FSYNC_WIDTH_FIELD                    _MK_FIELD_CONST(0xff, I2S_CTRL_0_FSYNC_WIDTH_SHIFT)
#define I2S_CTRL_0_FSYNC_WIDTH_RANGE                    31:24
#define I2S_CTRL_0_FSYNC_WIDTH_WOFFSET                  0x0
#define I2S_CTRL_0_FSYNC_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_FSYNC_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define I2S_CTRL_0_FSYNC_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_FSYNC_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define I2S_CTRL_0_EDGE_CTRL_SHIFT                      _MK_SHIFT_CONST(20)
#define I2S_CTRL_0_EDGE_CTRL_FIELD                      _MK_FIELD_CONST(0x1, I2S_CTRL_0_EDGE_CTRL_SHIFT)
#define I2S_CTRL_0_EDGE_CTRL_RANGE                      20:20
#define I2S_CTRL_0_EDGE_CTRL_WOFFSET                    0x0
#define I2S_CTRL_0_EDGE_CTRL_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_EDGE_CTRL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define I2S_CTRL_0_EDGE_CTRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_EDGE_CTRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_EDGE_CTRL_POS_EDGE                   _MK_ENUM_CONST(0)
#define I2S_CTRL_0_EDGE_CTRL_NEG_EDGE                   _MK_ENUM_CONST(1)

#define I2S_CTRL_0_PIPE_MACRO_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define I2S_CTRL_0_PIPE_MACRO_EN_FIELD                  _MK_FIELD_CONST(0x1, I2S_CTRL_0_PIPE_MACRO_EN_SHIFT)
#define I2S_CTRL_0_PIPE_MACRO_EN_RANGE                  19:19
#define I2S_CTRL_0_PIPE_MACRO_EN_WOFFSET                        0x0
#define I2S_CTRL_0_PIPE_MACRO_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_PIPE_MACRO_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_CTRL_0_PIPE_MACRO_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_PIPE_MACRO_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_PIPE_MACRO_EN_INIT_ENUM                      DISABLE
#define I2S_CTRL_0_PIPE_MACRO_EN_DISABLE                        _MK_ENUM_CONST(0)
#define I2S_CTRL_0_PIPE_MACRO_EN_ENABLE                 _MK_ENUM_CONST(1)

#define I2S_CTRL_0_FRAME_FORMAT_SHIFT                   _MK_SHIFT_CONST(12)
#define I2S_CTRL_0_FRAME_FORMAT_FIELD                   _MK_FIELD_CONST(0x7, I2S_CTRL_0_FRAME_FORMAT_SHIFT)
#define I2S_CTRL_0_FRAME_FORMAT_RANGE                   14:12
#define I2S_CTRL_0_FRAME_FORMAT_WOFFSET                 0x0
#define I2S_CTRL_0_FRAME_FORMAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_FRAME_FORMAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define I2S_CTRL_0_FRAME_FORMAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_FRAME_FORMAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_FRAME_FORMAT_INIT_ENUM                       LRCK_MODE
#define I2S_CTRL_0_FRAME_FORMAT_LRCK_MODE                       _MK_ENUM_CONST(0)
#define I2S_CTRL_0_FRAME_FORMAT_FSYNC_MODE                      _MK_ENUM_CONST(1)

#define I2S_CTRL_0_MASTER_SHIFT                 _MK_SHIFT_CONST(10)
#define I2S_CTRL_0_MASTER_FIELD                 _MK_FIELD_CONST(0x1, I2S_CTRL_0_MASTER_SHIFT)
#define I2S_CTRL_0_MASTER_RANGE                 10:10
#define I2S_CTRL_0_MASTER_WOFFSET                       0x0
#define I2S_CTRL_0_MASTER_DEFAULT                       _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_MASTER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define I2S_CTRL_0_MASTER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_MASTER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_MASTER_INIT_ENUM                     DISABLE
#define I2S_CTRL_0_MASTER_DISABLE                       _MK_ENUM_CONST(0)
#define I2S_CTRL_0_MASTER_ENABLE                        _MK_ENUM_CONST(1)

#define I2S_CTRL_0_LRCK_POLARITY_SHIFT                  _MK_SHIFT_CONST(9)
#define I2S_CTRL_0_LRCK_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, I2S_CTRL_0_LRCK_POLARITY_SHIFT)
#define I2S_CTRL_0_LRCK_POLARITY_RANGE                  9:9
#define I2S_CTRL_0_LRCK_POLARITY_WOFFSET                        0x0
#define I2S_CTRL_0_LRCK_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LRCK_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define I2S_CTRL_0_LRCK_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LRCK_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LRCK_POLARITY_INIT_ENUM                      LOW
#define I2S_CTRL_0_LRCK_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define I2S_CTRL_0_LRCK_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define I2S_CTRL_0_LPBK_SHIFT                   _MK_SHIFT_CONST(8)
#define I2S_CTRL_0_LPBK_FIELD                   _MK_FIELD_CONST(0x1, I2S_CTRL_0_LPBK_SHIFT)
#define I2S_CTRL_0_LPBK_RANGE                   8:8
#define I2S_CTRL_0_LPBK_WOFFSET                 0x0
#define I2S_CTRL_0_LPBK_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LPBK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_CTRL_0_LPBK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LPBK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_LPBK_INIT_ENUM                       DISABLE
#define I2S_CTRL_0_LPBK_DISABLE                 _MK_ENUM_CONST(0)
#define I2S_CTRL_0_LPBK_ENABLE                  _MK_ENUM_CONST(1)

#define I2S_CTRL_0_BIT_SIZE_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_CTRL_0_BIT_SIZE_FIELD                       _MK_FIELD_CONST(0x7, I2S_CTRL_0_BIT_SIZE_SHIFT)
#define I2S_CTRL_0_BIT_SIZE_RANGE                       2:0
#define I2S_CTRL_0_BIT_SIZE_WOFFSET                     0x0
#define I2S_CTRL_0_BIT_SIZE_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_BIT_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define I2S_CTRL_0_BIT_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_BIT_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define I2S_CTRL_0_BIT_SIZE_INIT_ENUM                   BIT_SIZE_RSVD
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_RSVD                       _MK_ENUM_CONST(0)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_8                  _MK_ENUM_CONST(1)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_12                 _MK_ENUM_CONST(2)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_16                 _MK_ENUM_CONST(3)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_20                 _MK_ENUM_CONST(4)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_24                 _MK_ENUM_CONST(5)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_28                 _MK_ENUM_CONST(6)
#define I2S_CTRL_0_BIT_SIZE_BIT_SIZE_32                 _MK_ENUM_CONST(7)


// Register I2S_TIMING_0
#define I2S_TIMING_0                    _MK_ADDR_CONST(0xa4)
#define I2S_TIMING_0_SECURE                     0x0
#define I2S_TIMING_0_SCR                        0
#define I2S_TIMING_0_WORD_COUNT                         0x1
#define I2S_TIMING_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define I2S_TIMING_0_RESET_MASK                         _MK_MASK_CONST(0x17ff)
#define I2S_TIMING_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_READ_MASK                  _MK_MASK_CONST(0x17ff)
#define I2S_TIMING_0_WRITE_MASK                         _MK_MASK_CONST(0x17ff)
#define I2S_TIMING_0_NON_SYM_EN_SHIFT                   _MK_SHIFT_CONST(12)
#define I2S_TIMING_0_NON_SYM_EN_FIELD                   _MK_FIELD_CONST(0x1, I2S_TIMING_0_NON_SYM_EN_SHIFT)
#define I2S_TIMING_0_NON_SYM_EN_RANGE                   12:12
#define I2S_TIMING_0_NON_SYM_EN_WOFFSET                 0x0
#define I2S_TIMING_0_NON_SYM_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_NON_SYM_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define I2S_TIMING_0_NON_SYM_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_NON_SYM_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_NON_SYM_EN_INIT_ENUM                       DISABLE
#define I2S_TIMING_0_NON_SYM_EN_DISABLE                 _MK_ENUM_CONST(0)
#define I2S_TIMING_0_NON_SYM_EN_ENABLE                  _MK_ENUM_CONST(1)

#define I2S_TIMING_0_CHANNEL_BIT_CNT_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_TIMING_0_CHANNEL_BIT_CNT_FIELD                      _MK_FIELD_CONST(0x7ff, I2S_TIMING_0_CHANNEL_BIT_CNT_SHIFT)
#define I2S_TIMING_0_CHANNEL_BIT_CNT_RANGE                      10:0
#define I2S_TIMING_0_CHANNEL_BIT_CNT_WOFFSET                    0x0
#define I2S_TIMING_0_CHANNEL_BIT_CNT_DEFAULT                    _MK_MASK_CONST(0x1f)
#define I2S_TIMING_0_CHANNEL_BIT_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define I2S_TIMING_0_CHANNEL_BIT_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_TIMING_0_CHANNEL_BIT_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register I2S_SLOT_CTRL_0
#define I2S_SLOT_CTRL_0                 _MK_ADDR_CONST(0xa8)
#define I2S_SLOT_CTRL_0_SECURE                  0x0
#define I2S_SLOT_CTRL_0_SCR                     0
#define I2S_SLOT_CTRL_0_WORD_COUNT                      0x1
#define I2S_SLOT_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define I2S_SLOT_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define I2S_SLOT_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define I2S_SLOT_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define I2S_SLOT_CTRL_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define I2S_SLOT_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_SHIFT                       _MK_SHIFT_CONST(0)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_FIELD                       _MK_FIELD_CONST(0xf, I2S_SLOT_CTRL_0_TOTAL_SLOTS_SHIFT)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_RANGE                       3:0
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_WOFFSET                     0x0
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define I2S_SLOT_CTRL_0_TOTAL_SLOTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register I2S_CLK_TRIM_0
#define I2S_CLK_TRIM_0                  _MK_ADDR_CONST(0xac)
#define I2S_CLK_TRIM_0_SECURE                   0x0
#define I2S_CLK_TRIM_0_SCR                      0
#define I2S_CLK_TRIM_0_WORD_COUNT                       0x1
#define I2S_CLK_TRIM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_RESET_MASK                       _MK_MASK_CONST(0x1f1f)
#define I2S_CLK_TRIM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_READ_MASK                        _MK_MASK_CONST(0x1f1f)
#define I2S_CLK_TRIM_0_WRITE_MASK                       _MK_MASK_CONST(0x1f1f)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_SHIFT                      _MK_SHIFT_CONST(8)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_FIELD                      _MK_FIELD_CONST(0x1f, I2S_CLK_TRIM_0_SCLK_TRIM_SEL_SHIFT)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_RANGE                      12:8
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_WOFFSET                    0x0
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_SCLK_TRIM_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_SHIFT                      _MK_SHIFT_CONST(0)
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_FIELD                      _MK_FIELD_CONST(0x1f, I2S_CLK_TRIM_0_CORE_TRIM_SEL_SHIFT)
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_RANGE                      4:0
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_WOFFSET                    0x0
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define I2S_CLK_TRIM_0_CORE_TRIM_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register I2S_CYA_0
#define I2S_CYA_0                       _MK_ADDR_CONST(0xb0)
#define I2S_CYA_0_SECURE                        0x0
#define I2S_CYA_0_SCR                   0
#define I2S_CYA_0_WORD_COUNT                    0x1
#define I2S_CYA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define I2S_CYA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define I2S_CYA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define I2S_CYA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define I2S_CYA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define I2S_CYA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define I2S_CYA_0_CYA_BITS_SHIFT                        _MK_SHIFT_CONST(0)
#define I2S_CYA_0_CYA_BITS_FIELD                        _MK_FIELD_CONST(0xff, I2S_CYA_0_CYA_BITS_SHIFT)
#define I2S_CYA_0_CYA_BITS_RANGE                        7:0
#define I2S_CYA_0_CYA_BITS_WOFFSET                      0x0
#define I2S_CYA_0_CYA_BITS_DEFAULT                      _MK_MASK_CONST(0x0)
#define I2S_CYA_0_CYA_BITS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define I2S_CYA_0_CYA_BITS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define I2S_CYA_0_CYA_BITS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define I2S_DATA_WIDTH  32
#define I2S_BIT_CNT_WIDTH       5
#define I2S_FS_PIPE_STAGES      2
#define I2S_DOUT_PIPE_STAGES    2
#define I2S_CORE_PIPE_STAGES    2
#define I2S_TOTAL_PIPE_STAGES   6
#define I2S_PIPE_MACRO_STAGES   2
#define I2S_CORE_PM_STAGES      4

//
// REGISTER LIST
//
#define LIST_ARI2S_REGS(_op_) \
_op_(I2S_AXBAR_RX_ENABLE_0) \
_op_(I2S_AXBAR_RX_SOFT_RESET_0) \
_op_(I2S_AXBAR_RX_STATUS_0) \
_op_(I2S_AXBAR_RX_INT_STATUS_0) \
_op_(I2S_AXBAR_RX_INT_MASK_0) \
_op_(I2S_AXBAR_RX_INT_SET_0) \
_op_(I2S_AXBAR_RX_INT_CLEAR_0) \
_op_(I2S_AXBAR_RX_CIF_CTRL_0) \
_op_(I2S_AXBAR_RX_CTRL_0) \
_op_(I2S_AXBAR_RX_SLOT_CTRL_0) \
_op_(I2S_AXBAR_RX_CLK_TRIM_0) \
_op_(I2S_AXBAR_RX_CYA_0) \
_op_(I2S_AXBAR_RX_CIF_FIFO_STATUS_0) \
_op_(I2S_AXBAR_TX_ENABLE_0) \
_op_(I2S_AXBAR_TX_SOFT_RESET_0) \
_op_(I2S_AXBAR_TX_STATUS_0) \
_op_(I2S_AXBAR_TX_INT_STATUS_0) \
_op_(I2S_AXBAR_TX_INT_MASK_0) \
_op_(I2S_AXBAR_TX_INT_SET_0) \
_op_(I2S_AXBAR_TX_INT_CLEAR_0) \
_op_(I2S_AXBAR_TX_CIF_CTRL_0) \
_op_(I2S_AXBAR_TX_CTRL_0) \
_op_(I2S_AXBAR_TX_SLOT_CTRL_0) \
_op_(I2S_AXBAR_TX_CLK_TRIM_0) \
_op_(I2S_AXBAR_TX_CYA_0) \
_op_(I2S_AXBAR_TX_CIF_FIFO_STATUS_0) \
_op_(I2S_ENABLE_0) \
_op_(I2S_SOFT_RESET_0) \
_op_(I2S_CG_0) \
_op_(I2S_STATUS_0) \
_op_(I2S_INT_STATUS_0) \
_op_(I2S_CTRL_0) \
_op_(I2S_TIMING_0) \
_op_(I2S_SLOT_CTRL_0) \
_op_(I2S_CLK_TRIM_0) \
_op_(I2S_CYA_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_I2S_AXBAR  0x00000000
#define BASE_ADDRESS_I2S        0x00000080

//
// ARI2S REGISTER BANKS
//

#define I2S_AXBAR0_FIRST_REG 0x0000 // I2S_AXBAR_RX_ENABLE_0
#define I2S_AXBAR0_LAST_REG 0x0004 // I2S_AXBAR_RX_SOFT_RESET_0
#define I2S_AXBAR1_FIRST_REG 0x000c // I2S_AXBAR_RX_STATUS_0
#define I2S_AXBAR1_LAST_REG 0x0034 // I2S_AXBAR_RX_CIF_FIFO_STATUS_0
#define I2S_AXBAR2_FIRST_REG 0x0040 // I2S_AXBAR_TX_ENABLE_0
#define I2S_AXBAR2_LAST_REG 0x0044 // I2S_AXBAR_TX_SOFT_RESET_0
#define I2S_AXBAR3_FIRST_REG 0x004c // I2S_AXBAR_TX_STATUS_0
#define I2S_AXBAR3_LAST_REG 0x0074 // I2S_AXBAR_TX_CIF_FIFO_STATUS_0
#define I2S0_FIRST_REG 0x0080 // I2S_ENABLE_0
#define I2S0_LAST_REG 0x0090 // I2S_INT_STATUS_0
#define I2S1_FIRST_REG 0x00a0 // I2S_CTRL_0
#define I2S1_LAST_REG 0x00b0 // I2S_CYA_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARI2S_H_INC_
