Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 24 22:58:45 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file PCFG_TOP_timing_summary_postroute_physopted.rpt -pb PCFG_TOP_timing_summary_postroute_physopted.pb -rpx PCFG_TOP_timing_summary_postroute_physopted.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          11          
TIMING-18  Warning           Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: m_fpga_reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.594      -24.494                     26                 2369        0.058        0.000                      0                 2369        8.361        0.000                       0                  1399  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {1.000 13.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          8.318        0.000                      0                 2223        0.058        0.000                      0                 2223       11.646        0.000                       0                  1344  
  sys_clk          20.024        0.000                      0                  121        0.164        0.000                      0                  121        8.361        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk         10.994        0.000                      0                   21        2.015        0.000                      0                   21  
m_fpga_clk    sys_clk            -1.594      -24.494                     26                   39       15.349        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               8.890        0.000                      0                   16       13.141        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.799ns (19.452%)  route 3.309ns (80.548%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 17.091 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.513     7.701    clk_gen/CNT0/s_CNT3_UD_reg_1
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.105     7.806 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           1.144     8.951    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.056 r  clk_gen/CNT0/s_CNT3_D[14]_i_2/O
                         net (fo=1, routed)           0.000     9.056    clk_gen/CNT0/p_3_in[14]
    SLICE_X58Y95         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.252    17.091    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X58Y95         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.331    
                         clock uncertainty           -0.035    17.296    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.078    17.374    clk_gen/CNT0/s_CNT3_D_reg[14]
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.043ns (25.410%)  route 3.062ns (74.590%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 17.089 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 f  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 f  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.905     6.975    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.105     7.080 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.557     7.637    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.125     7.762 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          1.013     8.775    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.275     9.050 r  clk_gen/CNT0/s_CNT3_U[4]_i_1/O
                         net (fo=1, routed)           0.000     9.050    clk_gen/CNT0/s_CNT3_U[4]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.250    17.089    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.329    
                         clock uncertainty           -0.035    17.294    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.078    17.372    clk_gen/CNT0/s_CNT3_U_reg[4]
  -------------------------------------------------------------------
                         required time                         17.372    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.853ns (21.446%)  route 3.124ns (78.554%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 17.091 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.905     6.975    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.105     7.080 f  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.629     7.709    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I1_O)        0.105     7.814 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          1.004     8.818    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.105     8.923 r  clk_gen/CNT0/s_CNT3_D[3]_i_1/O
                         net (fo=1, routed)           0.000     8.923    clk_gen/CNT0/p_3_in[3]
    SLICE_X58Y92         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.252    17.091    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X58Y92         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.331    
                         clock uncertainty           -0.035    17.296    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.080    17.376    clk_gen/CNT0/s_CNT3_D_reg[3]
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.748ns (19.898%)  route 3.011ns (80.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     6.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     6.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.767     7.708    ADDR_LATCH/latched_input_reg[8]_3
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.105     7.813 r  ADDR_LATCH/s_CNT2[0]_i_1/O
                         net (fo=16, routed)          0.891     8.704    clk_gen/CNT0/s_CNT20
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Setup_fdce_C_CE)      -0.132    17.163    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.748ns (19.898%)  route 3.011ns (80.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     6.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     6.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.767     7.708    ADDR_LATCH/latched_input_reg[8]_3
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.105     7.813 r  ADDR_LATCH/s_CNT2[0]_i_1/O
                         net (fo=16, routed)          0.891     8.704    clk_gen/CNT0/s_CNT20
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Setup_fdce_C_CE)      -0.132    17.163    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.748ns (19.898%)  route 3.011ns (80.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     6.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     6.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.767     7.708    ADDR_LATCH/latched_input_reg[8]_3
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.105     7.813 r  ADDR_LATCH/s_CNT2[0]_i_1/O
                         net (fo=16, routed)          0.891     8.704    clk_gen/CNT0/s_CNT20
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Setup_fdce_C_CE)      -0.132    17.163    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.748ns (19.898%)  route 3.011ns (80.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     6.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     6.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.767     7.708    ADDR_LATCH/latched_input_reg[8]_3
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.105     7.813 r  ADDR_LATCH/s_CNT2[0]_i_1/O
                         net (fo=16, routed)          0.891     8.704    clk_gen/CNT0/s_CNT20
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Setup_fdce_C_CE)      -0.132    17.163    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.985ns (24.831%)  route 2.982ns (75.169%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 17.091 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.643     7.831    ADDR_LATCH/m_reset
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.128     7.959 r  ADDR_LATCH/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.688     8.647    clk_gen/CNT0/s_CNT3_D_reg[14]_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.268     8.915 r  clk_gen/CNT0/s_CNT3_D[10]_i_1/O
                         net (fo=1, routed)           0.000     8.915    clk_gen/CNT0/p_3_in[10]
    SLICE_X58Y94         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.252    17.091    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X58Y94         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.331    
                         clock uncertainty           -0.035    17.296    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)        0.078    17.374    clk_gen/CNT0/s_CNT3_D_reg[10]
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.043ns (26.305%)  route 2.922ns (73.695%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 17.089 - 12.500 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     4.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE                                         r  ADDR_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     5.378 f  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     5.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     6.071 f  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.905     6.975    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.105     7.080 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.557     7.637    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.125     7.762 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          0.873     8.635    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.275     8.910 r  clk_gen/CNT0/s_CNT3_U[2]_i_1/O
                         net (fo=1, routed)           0.000     8.910    clk_gen/CNT0/s_CNT3_U[2]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.250    17.089    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.329    
                         clock uncertainty           -0.035    17.294    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.076    17.370    clk_gen/CNT0/s_CNT3_U_reg[2]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.985ns (24.881%)  route 2.974ns (75.119%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 17.091 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.643     7.831    ADDR_LATCH/m_reset
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.128     7.959 r  ADDR_LATCH/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.680     8.639    clk_gen/CNT0/s_CNT3_D_reg[14]_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.268     8.907 r  clk_gen/CNT0/s_CNT3_D[9]_i_1/O
                         net (fo=1, routed)           0.000     8.907    clk_gen/CNT0/p_3_in[9]
    SLICE_X58Y94         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.252    17.091    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X58Y94         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.331    
                         clock uncertainty           -0.035    17.296    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)        0.078    17.374    clk_gen/CNT0/s_CNT3_D_reg[9]
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.569     1.676    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X8Y92          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.840 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.103     1.943    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[25]
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.878     2.239    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.730    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.885    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.570     1.677    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X8Y95          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/Q
                         net (fo=1, routed)           0.103     1.943    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[34]
    RAMB18_X0Y37         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.878     2.239    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y37         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.730    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     1.885    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.714%)  route 0.211ns (50.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.560     1.667    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X50Y99         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=4, routed)           0.211     2.042    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg_reg[7]_0[4]
    SLICE_X48Y102        LUT5 (Prop_lut5_I0_O)        0.045     2.087 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X48Y102        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.827     2.188    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X48Y102        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism             -0.254     1.935    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.091     2.026    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.569     1.676    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/aclk
    SLICE_X15Y92         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.872    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1_0[0]
    SLICE_X14Y92         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.840     2.200    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/aclk
    SLICE_X14Y92         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism             -0.512     1.689    
    SLICE_X14Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.806    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/aclk
    SLICE_X39Y88         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/ORS_reg/Q
                         net (fo=25, routed)          0.077     1.887    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X38Y88         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.833     2.193    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X38Y88         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
                         clock pessimism             -0.512     1.682    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.799    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.568     1.675    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X9Y89          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/Q
                         net (fo=1, routed)           0.159     1.975    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[19]
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.878     2.239    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.730    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.885    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.462%)  route 0.162ns (53.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.568     1.675    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X9Y89          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.162     1.978    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[22]
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.878     2.239    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y36         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.730    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.885    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.366ns (77.857%)  route 0.104ns (22.143%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.565     1.672    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X41Y99         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/Q
                         net (fo=2, routed)           0.103     1.916    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000     1.961    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.076 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.077    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.142 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.000     2.142    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X40Y100        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.833     2.194    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X40Y100        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.254     1.941    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.102     2.043    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.287ns (60.839%)  route 0.185ns (39.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.558     1.665    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X48Y102        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.806 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.185     1.991    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.137 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.000     2.137    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X47Y101        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.830     2.191    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X47Y101        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.259     1.933    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.102     2.035    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.569     1.676    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X13Y90         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.098     1.914    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[0]
    SLICE_X14Y91         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.840     2.200    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X14Y91         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism             -0.509     1.692    
    SLICE_X14Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.809    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y36  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y36  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y37  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y37  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y34  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y36  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y34  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y34  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y35  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y35  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y94  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y94  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y94  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y94  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X38Y88  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       20.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.024ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.562ns  (logic 1.580ns (34.634%)  route 2.982ns (65.366%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410    19.425    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              8.373    39.836    
                         clock uncertainty           -0.035    39.801    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352    39.449    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 20.024    

Slack (MET) :             20.024ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.562ns  (logic 1.580ns (34.634%)  route 2.982ns (65.366%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410    19.425    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              8.373    39.836    
                         clock uncertainty           -0.035    39.801    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352    39.449    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 20.024    

Slack (MET) :             20.024ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.562ns  (logic 1.580ns (34.634%)  route 2.982ns (65.366%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410    19.425    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              8.373    39.836    
                         clock uncertainty           -0.035    39.801    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352    39.449    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 20.024    

Slack (MET) :             20.024ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.562ns  (logic 1.580ns (34.634%)  route 2.982ns (65.366%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410    19.425    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              8.373    39.836    
                         clock uncertainty           -0.035    39.801    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352    39.449    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 20.024    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.453ns  (logic 1.580ns (35.480%)  route 2.873ns (64.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 31.464 - 26.000 ) 
    Source Clock Delay      (SCD):    13.863ns = ( 14.863 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.434    14.863    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.398    15.261 f  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=10, routed)          1.107    16.368    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.248    16.616 r  OPTRAM_CTRL/counter/eqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.666    17.282    OPTRAM_CTRL/counter/eqOp_carry_i_9__1_n_0
    SLICE_X73Y87         LUT5 (Prop_lut5_I3_O)        0.267    17.549 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314    17.863    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105    17.968 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.968    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.425 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.910    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105    19.015 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301    19.317    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077    29.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084    29.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517    30.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324    31.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              8.400    39.863    
                         clock uncertainty           -0.035    39.828    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423    39.405    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.405    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 20.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.175%)  route 0.378ns (72.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.082ns = ( 8.082 - 1.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 3.392 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.581     3.392    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y82         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141     3.533 r  AD_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.378     3.911    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.895     8.082    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.631     3.451    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.747    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.636%)  route 0.253ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 8.083 - 1.000 ) 
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.128     3.526 r  OPTRAM_CTRL/counter/cnt_reg[7]/Q
                         net (fo=8, routed)           0.253     3.779    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.896     8.083    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.609     3.474    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     3.604    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.878%)  route 0.404ns (74.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.082ns = ( 8.082 - 1.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 3.399 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.588     3.399    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X75Y84         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141     3.540 r  AD_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           0.404     3.944    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.895     8.082    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.609     3.473    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.769    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.769    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 OPTRAM_DELAY/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/r_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.744%)  route 0.137ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    2.396ns = ( 3.396 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.585     3.396    OPTRAM_DELAY/m_debug_header_OBUF[0]
    SLICE_X69Y88         FDRE                                         r  OPTRAM_DELAY/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     3.537 r  OPTRAM_DELAY/reg_reg[0]/Q
                         net (fo=3, routed)           0.137     3.674    OPTRAM_CTRL/s_OPTRAM_CTRL_rd_latched
    SLICE_X70Y89         FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    OPTRAM_CTRL/m_debug_header_OBUF[1]
    SLICE_X70Y89         FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/C
                         clock pessimism             -4.609     3.435    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.060     3.495    OPTRAM_CTRL/r_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.054%)  route 0.085ns (28.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.013ns = ( 8.013 - 1.000 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.085     3.618    ADRAM_CTRL/counter/Q[4]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  ADRAM_CTRL/counter/max[5]_i_1/O
                         net (fo=1, routed)           0.000     3.663    ADRAM_CTRL/counter/plusOp__0[5]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.827     8.013    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
                         clock pessimism             -4.631     3.382    
    SLICE_X67Y85         FDRE (Hold_fdre_C_D)         0.092     3.474    ADRAM_CTRL/counter/max_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/r_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/r_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.041%)  route 0.069ns (21.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    OPTRAM_CTRL/m_debug_header_OBUF[1]
    SLICE_X70Y89         FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         FDRE (Prop_fdre_C_Q)         0.148     3.546 r  OPTRAM_CTRL/r_delay_reg[0]/Q
                         net (fo=2, routed)           0.069     3.615    OPTRAM_CTRL/r_delay_reg[0]_0
    SLICE_X70Y89         LUT2 (Prop_lut2_I0_O)        0.098     3.713 r  OPTRAM_CTRL/r_fall_i_1__1/O
                         net (fo=1, routed)           0.000     3.713    OPTRAM_CTRL/r_fall0
    SLICE_X70Y89         FDRE                                         r  OPTRAM_CTRL/r_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    OPTRAM_CTRL/m_debug_header_OBUF[1]
    SLICE_X70Y89         FDRE                                         r  OPTRAM_CTRL/r_fall_reg/C
                         clock pessimism             -4.646     3.398    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.120     3.518    OPTRAM_CTRL/r_fall_reg
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.566%)  route 0.353ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.082ns = ( 8.082 - 1.000 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 3.367 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.556     3.367    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X63Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     3.508 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=8, routed)           0.353     3.861    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.895     8.082    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.609     3.473    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.656    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.867%)  route 0.306ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 8.083 - 1.000 ) 
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.164     3.562 r  OPTRAM_CTRL/counter/cnt_reg[0]/Q
                         net (fo=11, routed)          0.306     3.869    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.896     8.083    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.609     3.474    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     3.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.861%)  route 0.331ns (70.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 8.083 - 1.000 ) 
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.539 r  OPTRAM_CTRL/counter/cnt_reg[5]/Q
                         net (fo=4, routed)           0.331     3.870    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.896     8.083    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.609     3.474    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.738%)  route 0.322ns (66.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 8.083 - 1.000 ) 
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.164     3.562 r  OPTRAM_CTRL/counter/cnt_reg[10]/Q
                         net (fo=3, routed)           0.322     3.884    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.896     8.083    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.609     3.474    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 1.000 13.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y34   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y36   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.498      13.998     SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X67Y85   ADRAM_CTRL/counter/max_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X66Y85   ADRAM_CTRL/counter/max_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.861       8.361      SLICE_X63Y85   ADRAM_CTRL/counter/max_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.850ns  (logic 1.362ns (35.381%)  route 2.488ns (64.619%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -8.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 29.660 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348    15.135 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.720    15.855    ADRAM_CTRL/counter/Q[3]
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.242    16.097 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.326    16.423    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.105    16.528 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.528    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.985 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.502    17.487    main_ctrl/CO[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.105    17.592 r  main_ctrl/s_hot[8]_i_5/O
                         net (fo=1, routed)           0.315    17.907    ADDR_LATCH/s_hot_reg[8]_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.105    18.012 r  ADDR_LATCH/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.624    18.637    main_ctrl/s_hot_reg[8]_1[0]
    SLICE_X71Y85         FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.321    29.660    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X71Y85         FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism              0.174    29.834    
                         clock uncertainty           -0.035    29.799    
    SLICE_X71Y85         FDRE (Setup_fdre_C_CE)      -0.168    29.631    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         29.631    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.006ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.874ns  (logic 1.362ns (35.160%)  route 2.512ns (64.840%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -8.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 29.664 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348    15.135 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.720    15.855    ADRAM_CTRL/counter/Q[3]
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.242    16.097 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.326    16.423    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.105    16.528 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.528    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.985 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.502    17.487    main_ctrl/CO[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.105    17.592 r  main_ctrl/s_hot[8]_i_5/O
                         net (fo=1, routed)           0.315    17.907    ADDR_LATCH/s_hot_reg[8]_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.105    18.012 r  ADDR_LATCH/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.649    18.661    main_ctrl/s_hot_reg[8]_1[0]
    SLICE_X70Y90         FDRE                                         r  main_ctrl/s_hot_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.325    29.664    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y90         FDRE                                         r  main_ctrl/s_hot_reg[3]/C
                         clock pessimism              0.174    29.838    
                         clock uncertainty           -0.035    29.803    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.136    29.667    main_ctrl/s_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         29.667    
                         arrival time                         -18.661    
  -------------------------------------------------------------------
                         slack                                 11.006    

Slack (MET) :             11.006ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.874ns  (logic 1.362ns (35.160%)  route 2.512ns (64.840%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -8.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 29.664 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348    15.135 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.720    15.855    ADRAM_CTRL/counter/Q[3]
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.242    16.097 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.326    16.423    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.105    16.528 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.528    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.985 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.502    17.487    main_ctrl/CO[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.105    17.592 r  main_ctrl/s_hot[8]_i_5/O
                         net (fo=1, routed)           0.315    17.907    ADDR_LATCH/s_hot_reg[8]_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.105    18.012 r  ADDR_LATCH/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.649    18.661    main_ctrl/s_hot_reg[8]_1[0]
    SLICE_X70Y90         FDRE                                         r  main_ctrl/s_hot_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.325    29.664    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y90         FDRE                                         r  main_ctrl/s_hot_reg[7]/C
                         clock pessimism              0.174    29.838    
                         clock uncertainty           -0.035    29.803    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.136    29.667    main_ctrl/s_hot_reg[7]
  -------------------------------------------------------------------
                         required time                         29.667    
                         arrival time                         -18.661    
  -------------------------------------------------------------------
                         slack                                 11.006    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.734ns  (logic 1.362ns (36.480%)  route 2.372ns (63.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -9.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348    15.135 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.720    15.855    ADRAM_CTRL/counter/Q[3]
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.242    16.097 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.326    16.423    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.105    16.528 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.528    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.985 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.502    17.487    main_ctrl/CO[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.105    17.592 r  main_ctrl/s_hot[8]_i_5/O
                         net (fo=1, routed)           0.315    17.907    ADDR_LATCH/s_hot_reg[8]_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.105    18.012 r  ADDR_LATCH/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.508    18.521    main_ctrl/s_hot_reg[8]_1[0]
    SLICE_X67Y87         FDRE                                         r  main_ctrl/s_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.250    29.589    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X67Y87         FDRE                                         r  main_ctrl/s_hot_reg[2]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.728    
    SLICE_X67Y87         FDRE (Setup_fdre_C_CE)      -0.168    29.560    main_ctrl/s_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         29.560    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.487ns  (logic 1.111ns (31.864%)  route 2.376ns (68.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 29.587 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.433    15.220 f  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.700    15.921    ADRAM_CTRL/counter/Q[4]
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.118    16.039 r  ADRAM_CTRL/counter/cnt[10]_i_6/O
                         net (fo=1, routed)           0.563    16.601    ADRAM_CTRL/counter/cnt[10]_i_6_n_0
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.296    16.897 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.666    17.563    main_ctrl/ad_ctrl/cnt_reg[10]_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.264    17.827 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.447    18.274    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.248    29.587    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.174    29.761    
                         clock uncertainty           -0.035    29.726    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.352    29.374    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.374    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.487ns  (logic 1.111ns (31.864%)  route 2.376ns (68.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 29.587 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.433    15.220 f  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.700    15.921    ADRAM_CTRL/counter/Q[4]
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.118    16.039 r  ADRAM_CTRL/counter/cnt[10]_i_6/O
                         net (fo=1, routed)           0.563    16.601    ADRAM_CTRL/counter/cnt[10]_i_6_n_0
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.296    16.897 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.666    17.563    main_ctrl/ad_ctrl/cnt_reg[10]_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.264    17.827 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.447    18.274    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.248    29.587    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.174    29.761    
                         clock uncertainty           -0.035    29.726    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.352    29.374    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.374    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.754ns  (logic 1.362ns (36.285%)  route 2.392ns (63.715%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -8.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 29.662 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X67Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348    15.135 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.720    15.855    ADRAM_CTRL/counter/Q[3]
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.242    16.097 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.326    16.423    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.105    16.528 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.528    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.985 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.502    17.487    main_ctrl/CO[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.105    17.592 r  main_ctrl/s_hot[8]_i_5/O
                         net (fo=1, routed)           0.315    17.907    ADDR_LATCH/s_hot_reg[8]_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.105    18.012 r  ADDR_LATCH/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.529    18.541    main_ctrl/s_hot_reg[8]_1[0]
    SLICE_X70Y88         FDRE                                         r  main_ctrl/s_hot_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.323    29.662    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y88         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
                         clock pessimism              0.174    29.836    
                         clock uncertainty           -0.035    29.801    
    SLICE_X70Y88         FDRE (Setup_fdre_C_CE)      -0.136    29.665    main_ctrl/s_hot_reg[4]
  -------------------------------------------------------------------
                         required time                         29.665    
                         arrival time                         -18.541    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.435ns  (logic 1.111ns (32.345%)  route 2.324ns (67.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 29.586 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.433    15.220 f  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.700    15.921    ADRAM_CTRL/counter/Q[4]
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.118    16.039 r  ADRAM_CTRL/counter/cnt[10]_i_6/O
                         net (fo=1, routed)           0.563    16.601    ADRAM_CTRL/counter/cnt[10]_i_6_n_0
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.296    16.897 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.666    17.563    main_ctrl/ad_ctrl/cnt_reg[10]_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.264    17.827 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.395    18.222    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.247    29.586    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.174    29.760    
                         clock uncertainty           -0.035    29.725    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.352    29.373    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.373    
                         arrival time                         -18.222    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.435ns  (logic 1.111ns (32.345%)  route 2.324ns (67.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 29.586 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.433    15.220 f  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.700    15.921    ADRAM_CTRL/counter/Q[4]
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.118    16.039 r  ADRAM_CTRL/counter/cnt[10]_i_6/O
                         net (fo=1, routed)           0.563    16.601    ADRAM_CTRL/counter/cnt[10]_i_6_n_0
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.296    16.897 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.666    17.563    main_ctrl/ad_ctrl/cnt_reg[10]_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.264    17.827 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.395    18.222    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.247    29.586    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.174    29.760    
                         clock uncertainty           -0.035    29.725    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.352    29.373    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.373    
                         arrival time                         -18.222    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.435ns  (logic 1.111ns (32.345%)  route 2.324ns (67.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 29.586 - 25.000 ) 
    Source Clock Delay      (SCD):    13.787ns = ( 14.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.358    14.787    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.433    15.220 f  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.700    15.921    ADRAM_CTRL/counter/Q[4]
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.118    16.039 r  ADRAM_CTRL/counter/cnt[10]_i_6/O
                         net (fo=1, routed)           0.563    16.601    ADRAM_CTRL/counter/cnt[10]_i_6_n_0
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.296    16.897 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.666    17.563    main_ctrl/ad_ctrl/cnt_reg[10]_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.264    17.827 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.395    18.222    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.247    29.586    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.174    29.760    
                         clock uncertainty           -0.035    29.725    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.352    29.373    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.373    
                         arrival time                         -18.222    
  -------------------------------------------------------------------
                         slack                                 11.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/request_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.692ns  (logic 0.189ns (27.316%)  route 0.503ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.398ns = ( 3.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.398    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.141     3.539 r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.263     3.802    main_ctrl/ad_ctrl/state[2]
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.048     3.850 r  main_ctrl/ad_ctrl/request_reset_i_1/O
                         net (fo=1, routed)           0.240     4.090    main_ctrl/ad_ctrl/request_reset_i_1_n_0
    SLICE_X68Y90         FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.858     2.218    main_ctrl/ad_ctrl/m_debug_header_OBUF[0]
    SLICE_X68Y90         FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.010     2.075    main_ctrl/ad_ctrl/request_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.933ns  (logic 0.369ns (39.547%)  route 0.564ns (60.453%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.184     4.302    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X65Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.933ns  (logic 0.369ns (39.547%)  route 0.564ns (60.453%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.184     4.302    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X65Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.933ns  (logic 0.369ns (39.547%)  route 0.564ns (60.453%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.184     4.302    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X65Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X65Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.938ns  (logic 0.369ns (39.354%)  route 0.569ns (60.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.188     4.307    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.827     2.187    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -0.188     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X64Y85         FDRE (Hold_fdre_C_R)        -0.018     2.016    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.938ns  (logic 0.369ns (39.354%)  route 0.569ns (60.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.188     4.307    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.827     2.187    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y85         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.188     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X64Y85         FDRE (Hold_fdre_C_R)        -0.018     2.016    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.937ns  (logic 0.369ns (39.390%)  route 0.568ns (60.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.306    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.937ns  (logic 0.369ns (39.390%)  route 0.568ns (60.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.306    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.937ns  (logic 0.369ns (39.390%)  route 0.568ns (60.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.306    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.937ns  (logic 0.369ns (39.390%)  route 0.568ns (60.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.369ns = ( 3.369 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.369    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X66Y85         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     3.533 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.128     3.662    ADRAM_CTRL/counter/Q[6]
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.707 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.707    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.822 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.252     4.073    main_ctrl/ad_ctrl/CO[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.045     4.118 r  main_ctrl/ad_ctrl/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.306    ADRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.826     2.186    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism             -0.188     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.018     2.015    ADRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  2.290    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :           26  Failing Endpoints,  Worst Slack       -1.594ns,  Total Violation      -24.494ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.205ns (43.184%)  route 1.585ns (56.816%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     7.737    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352     6.143    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.205ns (43.184%)  route 1.585ns (56.816%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     7.737    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352     6.143    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.205ns (43.184%)  route 1.585ns (56.816%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     7.737    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352     6.143    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.205ns (43.184%)  route 1.585ns (56.816%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     7.737    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.352     6.143    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.205ns (44.937%)  route 1.477ns (55.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X72Y87         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.433     5.379 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.376     5.755    OPTRAM_CTRL/counter/Q[3]
    SLICE_X73Y87         LUT5 (Prop_lut5_I2_O)        0.105     5.860 f  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.314     6.174    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X73Y88         LUT3 (Prop_lut3_I0_O)        0.105     6.279 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.279    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.736 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485     7.222    OPTRAM_CTRL/counter/eqOp_carry_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.327 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.628    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.066     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X72Y89         FDRE (Setup_fdre_C_R)       -0.423     6.072    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 -1.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.349ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.633ns  (logic 0.431ns (68.088%)  route 0.202ns (31.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.862ns = ( 14.862 - 1.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 29.662 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.323    29.662    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y88         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.347    30.009 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=13, routed)          0.202    30.211    main_ctrl/ad_ctrl/Q[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.084    30.295 r  main_ctrl/ad_ctrl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    30.295    main_ctrl/ad_ctrl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.433    14.862    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.174    14.688    
                         clock uncertainty            0.035    14.724    
    SLICE_X71Y88         FDRE (Hold_fdre_C_D)         0.222    14.946    main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.946    
                         arrival time                          30.295    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.365ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.619ns  (logic 0.304ns (49.142%)  route 0.315ns (50.858%))
  Logic Levels:           0  
  Clock Path Skew:        9.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.790ns = ( 14.790 - 1.000 ) 
    Source Clock Delay      (SCD):    4.589ns = ( 29.589 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.250    29.589    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X67Y88         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.304    29.893 r  main_ctrl/len_latch/latched_input_reg[1]/Q
                         net (fo=1, routed)           0.315    30.208    main_ctrl/ad_ctrl/max_count_reg[7]_1[1]
    SLICE_X66Y87         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.790    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y87         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[1]/C
                         clock pessimism             -0.174    14.616    
                         clock uncertainty            0.035    14.652    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.191    14.843    main_ctrl/ad_ctrl/max_count_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.843    
                         arrival time                          30.208    
  -------------------------------------------------------------------
                         slack                                 15.365    

Slack (MET) :             15.454ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.700ns  (logic 0.304ns (43.437%)  route 0.396ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        9.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.789ns = ( 14.789 - 1.000 ) 
    Source Clock Delay      (SCD):    4.589ns = ( 29.589 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.250    29.589    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X67Y88         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.304    29.893 r  main_ctrl/len_latch/latched_input_reg[2]/Q
                         net (fo=1, routed)           0.396    30.289    main_ctrl/ad_ctrl/max_count_reg[7]_1[2]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.360    14.789    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[2]/C
                         clock pessimism             -0.174    14.615    
                         clock uncertainty            0.035    14.651    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.184    14.835    main_ctrl/ad_ctrl/max_count_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.835    
                         arrival time                          30.289    
  -------------------------------------------------------------------
                         slack                                 15.454    

Slack (MET) :             15.502ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.696ns  (logic 0.304ns (43.667%)  route 0.392ns (56.333%))
  Logic Levels:           0  
  Clock Path Skew:        8.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.790ns = ( 14.790 - 1.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 29.658 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.319    29.658    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X69Y87         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.304    29.962 r  main_ctrl/len_latch/latched_input_reg[0]/Q
                         net (fo=1, routed)           0.392    30.354    main_ctrl/ad_ctrl/max_count_reg[7]_1[0]
    SLICE_X66Y87         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.790    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y87         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[0]/C
                         clock pessimism             -0.174    14.616    
                         clock uncertainty            0.035    14.652    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.201    14.853    main_ctrl/ad_ctrl/max_count_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.853    
                         arrival time                          30.354    
  -------------------------------------------------------------------
                         slack                                 15.502    

Slack (MET) :             15.512ns  (arrival time - required time)
  Source:                 main_ctrl/ad_ctrl/request_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.799ns  (logic 0.388ns (48.586%)  route 0.411ns (51.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.862ns = ( 14.862 - 1.000 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 29.660 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.321    29.660    main_ctrl/ad_ctrl/m_debug_header_OBUF[0]
    SLICE_X68Y90         FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.304    29.964 f  main_ctrl/ad_ctrl/request_reset_reg/Q
                         net (fo=5, routed)           0.411    30.375    main_ctrl/ad_ctrl/request_reset_reg_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I5_O)        0.084    30.459 r  main_ctrl/ad_ctrl/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    30.459    main_ctrl/ad_ctrl/FSM_sequential_state[2]_i_1_n_0
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.433    14.862    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.174    14.688    
                         clock uncertainty            0.035    14.724    
    SLICE_X71Y88         FDRE (Hold_fdre_C_D)         0.223    14.947    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.947    
                         arrival time                          30.459    
  -------------------------------------------------------------------
                         slack                                 15.512    

Slack (MET) :             15.514ns  (arrival time - required time)
  Source:                 main_ctrl/ad_ctrl/request_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.800ns  (logic 0.388ns (48.526%)  route 0.412ns (51.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.862ns = ( 14.862 - 1.000 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 29.660 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.321    29.660    main_ctrl/ad_ctrl/m_debug_header_OBUF[0]
    SLICE_X68Y90         FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.304    29.964 f  main_ctrl/ad_ctrl/request_reset_reg/Q
                         net (fo=5, routed)           0.412    30.376    main_ctrl/ad_ctrl/request_reset_reg_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I5_O)        0.084    30.460 r  main_ctrl/ad_ctrl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    30.460    main_ctrl/ad_ctrl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.433    14.862    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.174    14.688    
                         clock uncertainty            0.035    14.724    
    SLICE_X71Y88         FDRE (Hold_fdre_C_D)         0.222    14.946    main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.946    
                         arrival time                          30.460    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.605ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.800ns  (logic 0.304ns (37.981%)  route 0.496ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        8.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.789ns = ( 14.789 - 1.000 ) 
    Source Clock Delay      (SCD):    4.659ns = ( 29.659 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.320    29.659    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X68Y89         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y89         FDRE (Prop_fdre_C_Q)         0.304    29.963 r  main_ctrl/len_latch/latched_input_reg[5]/Q
                         net (fo=1, routed)           0.496    30.459    main_ctrl/ad_ctrl/max_count_reg[7]_1[5]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.360    14.789    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[5]/C
                         clock pessimism             -0.174    14.615    
                         clock uncertainty            0.035    14.651    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.204    14.855    main_ctrl/ad_ctrl/max_count_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.855    
                         arrival time                          30.459    
  -------------------------------------------------------------------
                         slack                                 15.605    

Slack (MET) :             15.611ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.789ns  (logic 0.304ns (38.516%)  route 0.485ns (61.484%))
  Logic Levels:           0  
  Clock Path Skew:        8.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.789ns = ( 14.789 - 1.000 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 29.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.318    29.657    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X68Y86         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.304    29.961 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           0.485    30.446    main_ctrl/ad_ctrl/max_count_reg[7]_1[7]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.360    14.789    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[7]/C
                         clock pessimism             -0.174    14.615    
                         clock uncertainty            0.035    14.651    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.185    14.836    main_ctrl/ad_ctrl/max_count_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.836    
                         arrival time                          30.446    
  -------------------------------------------------------------------
                         slack                                 15.611    

Slack (MET) :             15.648ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.823ns  (logic 0.304ns (36.928%)  route 0.519ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        8.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.789ns = ( 14.789 - 1.000 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 29.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.318    29.657    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X68Y86         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.304    29.961 r  main_ctrl/len_latch/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.519    30.480    main_ctrl/ad_ctrl/max_count_reg[7]_1[3]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.360    14.789    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X66Y86         FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[3]/C
                         clock pessimism             -0.174    14.615    
                         clock uncertainty            0.035    14.651    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.182    14.833    main_ctrl/ad_ctrl/max_count_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.833    
                         arrival time                          30.480    
  -------------------------------------------------------------------
                         slack                                 15.648    

Slack (MET) :             15.682ns  (arrival time - required time)
  Source:                 ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.934ns  (logic 0.498ns (53.344%)  route 0.436ns (46.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.857ns = ( 14.857 - 1.000 ) 
    Source Clock Delay      (SCD):    4.689ns = ( 29.689 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.350    29.689    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.414    30.103 r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=2, routed)           0.436    30.539    main_ctrl/latched_input_reg[7]_1[0]
    SLICE_X69Y86         LUT6 (Prop_lut6_I5_O)        0.084    30.623 r  main_ctrl/latched_input[0]_i_1/O
                         net (fo=1, routed)           0.000    30.623    OUT_LATCH/D[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.428    14.857    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
                         clock pessimism             -0.174    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X69Y86         FDRE (Hold_fdre_C_D)         0.222    14.941    OUT_LATCH/latched_input_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.941    
                         arrival time                          30.623    
  -------------------------------------------------------------------
                         slack                                 15.682    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.589ns (18.394%)  route 2.613ns (81.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.963     8.150    clk_gen/CNT0/m_reset
    SLICE_X50Y95         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.589ns (18.394%)  route 2.613ns (81.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.963     8.150    clk_gen/CNT0/m_reset
    SLICE_X50Y95         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.589ns (18.394%)  route 2.613ns (81.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.963     8.150    clk_gen/CNT0/m_reset
    SLICE_X50Y95         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.589ns (18.394%)  route 2.613ns (81.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.963     8.150    clk_gen/CNT0/m_reset
    SLICE_X50Y95         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y95         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y95         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.589ns (19.188%)  route 2.481ns (80.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.830     8.018    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y93         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.589ns (19.188%)  route 2.481ns (80.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.830     8.018    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y93         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.589ns (19.188%)  route 2.481ns (80.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.830     8.018    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y93         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.589ns (19.188%)  route 2.481ns (80.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.830     8.018    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y93         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.589ns (19.847%)  route 2.379ns (80.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.728     7.916    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y94         FDPE (Recov_fdpe_C_PRE)     -0.288    17.007    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.589ns (19.847%)  route 2.379ns (80.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 17.090 - 12.500 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.435     4.948    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X71Y90         FDRE                                         r  ADDR_LATCH/latched_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     5.327 f  ADDR_LATCH/latched_input_reg[8]/Q
                         net (fo=13, routed)          0.567     5.894    ADDR_LATCH/sel0[6]
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.999 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=5, routed)           1.084     7.083    ADDR_LATCH/FSM_onehot_state[5]_i_5_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.188 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.728     7.916    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.251    17.090    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.330    
                         clock uncertainty           -0.035    17.295    
    SLICE_X50Y94         FDCE (Recov_fdce_C_CLR)     -0.254    17.041    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  9.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.141ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.678%)  route 0.463ns (71.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.290    27.314    clk_gen/CNT0/m_reset
    SLICE_X50Y92         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.314    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.678%)  route 0.463ns (71.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.290    27.314    clk_gen/CNT0/m_reset
    SLICE_X50Y92         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.314    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.678%)  route 0.463ns (71.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.290    27.314    clk_gen/CNT0/m_reset
    SLICE_X50Y92         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.314    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.145ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.678%)  route 0.463ns (71.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.290    27.314    clk_gen/CNT0/m_reset
    SLICE_X50Y92         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X50Y92         FDPE (Remov_fdpe_C_PRE)     -0.067    14.169    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.169    
                         arrival time                          27.314    
  -------------------------------------------------------------------
                         slack                                 13.145    

Slack (MET) :             13.230ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.380    27.404    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y94         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          27.404    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.230ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.380    27.404    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y94         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          27.404    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.230ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.380    27.404    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y94         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          27.404    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.234ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.380    27.404    clk_gen/CNT0/m_reset
    SLICE_X50Y94         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y94         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y94         FDPE (Remov_fdpe_C_PRE)     -0.067    14.170    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.170    
                         arrival time                          27.404    
  -------------------------------------------------------------------
                         slack                                 13.234    

Slack (MET) :             13.265ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.045%)  route 0.588ns (75.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.415    27.439    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y93         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          27.439    
  -------------------------------------------------------------------
                         slack                                 13.265    

Slack (MET) :             13.265ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.045%)  route 0.588ns (75.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 26.666 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559    26.666    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    26.807 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.172    26.979    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.045    27.024 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=87, routed)          0.415    27.439    clk_gen/CNT0/m_reset
    SLICE_X50Y93         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y93         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X50Y93         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          27.439    
  -------------------------------------------------------------------
                         slack                                 13.265    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 1.748ns (20.290%)  route 6.869ns (79.710%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.105     7.945 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.672     8.617    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X53Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.839ns (56.330%)  route 3.751ns (43.670%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.488     5.284    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.590 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.590    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 1.761ns (20.691%)  route 6.751ns (79.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.118     7.958 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.554     8.513    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X53Y90         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 1.761ns (20.691%)  route 6.751ns (79.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.118     7.958 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.554     8.513    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X53Y90         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.507ns  (logic 1.761ns (20.706%)  route 6.745ns (79.294%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.118     7.958 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.548     8.507    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.831ns (57.092%)  route 3.631ns (42.908%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.368     5.164    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.462 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.462    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.748ns (20.704%)  route 6.696ns (79.296%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.105     7.945 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.499     8.444    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.748ns (20.704%)  route 6.696ns (79.296%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.105     7.945 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.499     8.444    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.748ns (20.704%)  route 6.696ns (79.296%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.105     7.945 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.499     8.444    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.748ns (20.704%)  route 6.696ns (79.296%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.061    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.166 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.765     6.930    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.105     7.035 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.805     7.840    clk_gen/CNT0/s_REG[15]_i_3_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.105     7.945 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.499     8.444    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X59Y93         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.208%)  route 0.151ns (44.792%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.151     0.292    clk_gen/CNT0/s_wr_M
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.337 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.337    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.190ns (55.733%)  route 0.151ns (44.267%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.151     0.292    clk_gen/CNT0/s_wr_M
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.049     0.341 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.341    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.226ns (50.663%)  route 0.220ns (49.337%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.098     0.322 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.124     0.446    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X58Y91         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.224ns (48.892%)  route 0.234ns (51.108%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.234     0.362    clk_gen/CNT0/s_wr_L
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.096     0.458 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     0.458    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.232ns (45.815%)  route 0.274ns (54.185%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.178     0.506    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.232ns (45.815%)  route 0.274ns (54.185%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.178     0.506    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.232ns (45.815%)  route 0.274ns (54.185%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.178     0.506    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.232ns (45.815%)  route 0.274ns (54.185%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.178     0.506    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.232ns (45.815%)  route 0.274ns (54.185%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.178     0.506    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.226ns (44.285%)  route 0.284ns (55.715%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I1_O)        0.098     0.322 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.188     0.510    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X53Y91         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.179ns (43.437%)  route 5.442ns (56.563%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y88         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.433     5.379 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=13, routed)          1.364     6.744    main_ctrl/Q[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.105     6.849 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.078    10.927    m_debug_led_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         3.641    14.568 r  m_debug_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.568    m_debug_led[0]
    B22                                                               r  m_debug_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.182ns (43.591%)  route 5.412ns (56.409%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.433     4.946    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X70Y88         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.433     5.379 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=13, routed)          1.151     6.531    main_ctrl/Q[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.105     6.636 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.261    10.896    m_debug_led_OBUF[1]
    B21                  OBUF (Prop_obuf_I_O)         3.644    14.541 r  m_debug_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.541    m_debug_led[1]
    B21                                                               r  m_debug_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.490ns  (logic 4.121ns (43.426%)  route 5.369ns (56.574%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.429     4.942    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X68Y87         FDRE                                         r  main_ctrl/s_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.379     5.321 f  main_ctrl/s_hot_reg[1]/Q
                         net (fo=16, routed)          1.141     6.462    main_ctrl/Q[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.105     6.567 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.228    10.795    m_debug_led_OBUF[2]
    B24                  OBUF (Prop_obuf_I_O)         3.637    14.432 r  m_debug_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.432    m_debug_led[2]
    B24                                                               r  m_debug_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 4.114ns (44.146%)  route 5.205ns (55.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.361     4.874    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X64Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.379     5.253 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.631    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.105     5.736 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=8, routed)           4.827    10.563    m_debug_led_OBUF[5]
    C22                  OBUF (Prop_obuf_I_O)         3.630    14.193 r  m_debug_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.193    m_debug_led[5]
    C22                                                               r  m_debug_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 3.661ns (45.443%)  route 4.396ns (54.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.426     4.939    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y85         FDRE                                         r  DA_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.379     5.318 r  DA_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           4.396     9.714    m_dac_d_OBUF[7]
    AB11                 OBUF (Prop_obuf_I_O)         3.282    12.997 r  m_dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.997    m_dac_d[7]
    AB11                                                              r  m_dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 3.673ns (46.410%)  route 4.241ns (53.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.426     4.939    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y85         FDRE                                         r  DA_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.379     5.318 r  DA_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           4.241     9.559    m_dac_d_OBUF[6]
    AD13                 OBUF (Prop_obuf_I_O)         3.294    12.852 r  m_dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.852    m_dac_d[6]
    AD13                                                              r  m_dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 3.671ns (47.252%)  route 4.098ns (52.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.426     4.939    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y85         FDRE                                         r  DA_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.379     5.318 r  DA_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           4.098     9.416    m_dac_d_OBUF[5]
    AD14                 OBUF (Prop_obuf_I_O)         3.292    12.708 r  m_dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.708    m_dac_d[5]
    AD14                                                              r  m_dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 3.712ns (55.288%)  route 3.002ns (44.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.426     4.939    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y85         FDRE                                         r  DA_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE (Prop_fdre_C_Q)         0.379     5.318 r  DA_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           3.002     8.320    m_dac_d_OBUF[2]
    AF2                  OBUF (Prop_obuf_I_O)         3.333    11.654 r  m_dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.654    m_dac_d[2]
    AF2                                                               r  m_dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.131     1.938    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.050%)  route 0.141ns (49.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.141     1.947    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.662%)  route 0.182ns (56.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X61Y92         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.182     1.989    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X59Y93         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.162%)  route 0.186ns (56.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X61Y92         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.186     1.992    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X58Y91         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.002%)  route 0.187ns (56.998%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X61Y92         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.187     1.994    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.898%)  route 0.196ns (58.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[6]/Q
                         net (fo=4, routed)           0.196     2.002    clk_gen/CNT0/s_REG_reg[7]_0[6]
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.189ns (54.639%)  route 0.157ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.157     1.964    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X59Y91         LUT3 (Prop_lut3_I0_O)        0.048     2.012 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     2.012    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.182%)  route 0.208ns (52.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.208     2.015    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X59Y91         LUT3 (Prop_lut3_I0_O)        0.045     2.060 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     2.060    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.766%)  route 0.253ns (64.234%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.253     2.060    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X59Y92         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.141ns (35.300%)  route 0.258ns (64.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X60Y92         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.258     2.065    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X59Y93         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.873%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.362    18.375    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.437    18.812 f  clk_gen/CNT0/s_CNT2_reg[1]/Q
                         net (fo=3, routed)           0.695    19.507    clk_gen/CNT0/s_CNT2_reg[1]
    SLICE_X51Y94         LUT4 (Prop_lut4_I3_O)        0.105    19.612 f  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=2, routed)           0.665    20.277    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.105    20.382 f  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.232    20.614    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.105    20.719 f  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=31, routed)          0.805    21.524    clk_gen/CNT0/s_sys_clk_g_i_2_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.105    21.629 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.581    22.210    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.291 f  s_sys_clk_g/O
                         net (fo=56, routed)          2.658    24.949    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    28.235 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.235    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.362    18.375    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.437    18.812 f  clk_gen/CNT0/s_CNT2_reg[1]/Q
                         net (fo=3, routed)           0.695    19.507    clk_gen/CNT0/s_CNT2_reg[1]
    SLICE_X51Y94         LUT4 (Prop_lut4_I3_O)        0.105    19.612 f  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=2, routed)           0.665    20.277    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.105    20.382 f  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.232    20.614    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.105    20.719 f  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=31, routed)          0.805    21.524    clk_gen/CNT0/s_sys_clk_g_i_2_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.105    21.629 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.581    22.210    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.291 f  s_sys_clk_g/O
                         net (fo=56, routed)          2.661    24.952    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    27.734 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    27.734    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.119ns (43.354%)  route 5.382ns (56.646%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.433    14.862    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.379    15.241 r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          1.139    16.380    main_ctrl/ad_ctrl/state[0]
    SLICE_X66Y89         LUT3 (Prop_lut3_I2_O)        0.105    16.485 r  main_ctrl/ad_ctrl/m_debug_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.244    20.729    m_debug_led_OBUF[3]
    C24                  OBUF (Prop_obuf_I_O)         3.635    24.364 r  m_debug_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.364    m_debug_led[3]
    C24                                                               r  m_debug_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.041ns  (logic 4.118ns (45.555%)  route 4.922ns (54.445%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.433    14.862    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X71Y88         FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.379    15.241 f  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.697    15.938    main_ctrl/ad_ctrl/state[1]
    SLICE_X68Y90         LUT3 (Prop_lut3_I0_O)        0.105    16.043 r  main_ctrl/ad_ctrl/m_debug_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.226    20.269    m_debug_led_OBUF[4]
    C23                  OBUF (Prop_obuf_I_O)         3.634    23.903 r  m_debug_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.903    m_debug_led[4]
    C23                                                               r  m_debug_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.652ns (56.627%)  route 2.798ns (43.373%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.428    14.857    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.379    15.236 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           2.798    18.034    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    21.307 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.307    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.646ns (56.813%)  route 2.772ns (43.187%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.428    14.857    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.379    15.236 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           2.772    18.008    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    21.275 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.275    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 3.645ns (57.119%)  route 2.736ns (42.881%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.429    14.858    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.379    15.237 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           2.736    17.974    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    21.240 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.240    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 3.655ns (58.304%)  route 2.614ns (41.696%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.428    14.857    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.379    15.236 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           2.614    17.850    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    21.126 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.126    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.159ns  (logic 3.663ns (59.474%)  route 2.496ns (40.526%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.429    14.858    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.379    15.237 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           2.496    17.734    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    21.018 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.018    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 3.664ns (59.537%)  route 2.490ns (40.463%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.432     5.945    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.433     6.378 r  ADDR_LATCH/latched_input_reg[4]/Q
                         net (fo=8, routed)           0.587     6.966    ADDR_LATCH/sel0[2]
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=9, routed)           0.765     7.836    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.941 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           1.335     9.276    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.381 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.572     9.954    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.379    10.333 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.745    11.078    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.105    11.183 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.657    11.840    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.945 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.718    12.663    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.105    12.768 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.581    13.349    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.430 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.429    14.858    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.379    15.237 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           2.490    17.728    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    21.013 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.013    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.818     3.630    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     4.821 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.821    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.825     3.637    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     4.877 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.877    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.375ns (59.697%)  route 0.928ns (40.303%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.583     3.394    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.141     3.535 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           0.928     4.463    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     5.697 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.697    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.365ns (59.236%)  route 0.940ns (40.764%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.585     3.396    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     3.537 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           0.940     4.477    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     5.701 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.701    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.381ns (59.551%)  route 0.938ns (40.449%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.585     3.396    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     3.537 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.938     4.475    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     5.716 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.716    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.380ns (59.487%)  route 0.940ns (40.513%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.585     3.396    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     3.537 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           0.940     4.477    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     5.717 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.717    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.372ns (58.071%)  route 0.991ns (41.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.583     3.394    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.141     3.535 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           0.991     4.526    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     5.757 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.757    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.362ns (56.418%)  route 1.052ns (43.582%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.585     3.396    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y88         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     3.537 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.052     4.590    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     5.811 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.811    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.364ns (55.970%)  route 1.073ns (44.031%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.583     3.394    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.141     3.535 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           1.073     4.608    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     5.831 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.831    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.370ns (55.743%)  route 1.088ns (44.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.192     2.480    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.525 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.261     2.786    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.583     3.394    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X69Y86         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.141     3.535 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           1.088     4.623    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     5.851 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.851    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.882ns  (logic 1.748ns (17.693%)  route 8.133ns (82.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.503     9.882    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.882ns  (logic 1.748ns (17.693%)  route 8.133ns (82.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.503     9.882    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.882ns  (logic 1.748ns (17.693%)  route 8.133ns (82.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.503     9.882    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X68Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[8]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.878ns  (logic 1.748ns (17.700%)  route 8.130ns (82.300%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.500     9.878    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.878ns  (logic 1.748ns (17.700%)  route 8.130ns (82.300%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.500     9.878    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.878ns  (logic 1.748ns (17.700%)  route 8.130ns (82.300%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.500     9.878    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.878ns  (logic 1.748ns (17.700%)  route 8.130ns (82.300%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.500     9.878    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y84         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.775ns  (logic 1.748ns (17.886%)  route 8.027ns (82.114%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.397     9.775    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X68Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X68Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[9]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.771ns  (logic 1.748ns (17.893%)  route 8.023ns (82.107%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.393     9.771    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.771ns  (logic 1.748ns (17.893%)  route 8.023ns (82.107%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          1.174     8.097    ADDR_LATCH/reset0
    SLICE_X67Y87         LUT4 (Prop_lut4_I0_O)        0.105     8.202 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=12, routed)          1.072     9.273    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X68Y85         LUT5 (Prop_lut5_I2_O)        0.105     9.378 r  main_ctrl/cnt[10]_i_1/O
                         net (fo=11, routed)          0.393     9.771    PCRAM_CTRL/counter/cnt_reg[10]_2[0]
    SLICE_X69Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        1.316     4.655    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X69Y83         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.294%)  route 0.356ns (65.706%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.356     0.497    clk_gen/CNT0/Q[0]
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.542 r  clk_gen/CNT0/s_CNT3_D[1]_i_1/O
                         net (fo=1, routed)           0.000     0.542    clk_gen/CNT0/s_CNT3_D[1]_i_1_n_0
    SLICE_X57Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.831    14.691    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X57Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.887%)  route 0.416ns (69.113%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.416     0.557    clk_gen/CNT0/Q[0]
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.602 r  clk_gen/CNT0/s_CNT3_D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.602    clk_gen/CNT0/s_CNT3_D[0]_i_1_n_0
    SLICE_X57Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.831    14.691    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X57Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.231ns (34.168%)  route 0.445ns (65.832%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.187     0.631    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.676 r  clk_gen/CNT0/s_CNT3_D[4]_i_1/O
                         net (fo=1, routed)           0.000     0.676    clk_gen/CNT0/p_3_in[4]
    SLICE_X58Y92         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.831    14.691    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X58Y92         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.231ns (33.885%)  route 0.451ns (66.115%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.193     0.637    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.682 r  clk_gen/CNT0/s_CNT3_U[8]_i_1/O
                         net (fo=1, routed)           0.000     0.682    clk_gen/CNT0/s_CNT3_U[8]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.830    14.690    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y91         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.256ns (37.404%)  route 0.428ns (62.596%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.428     0.569    clk_gen/CNT0/Q[0]
    SLICE_X50Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.614 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.614    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.684 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.684    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_7
    SLICE_X50Y92         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X50Y92         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.231ns (33.058%)  route 0.468ns (66.942%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.210     0.654    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  clk_gen/CNT0/s_CNT3_U[3]_i_1/O
                         net (fo=1, routed)           0.000     0.699    clk_gen/CNT0/s_CNT3_U[3]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.830    14.690    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.231ns (33.058%)  route 0.468ns (66.942%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.210     0.654    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  clk_gen/CNT0/s_CNT3_U[4]_i_1/O
                         net (fo=1, routed)           0.000     0.699    clk_gen/CNT0/s_CNT3_U[4]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.830    14.690    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.231ns (32.964%)  route 0.470ns (67.036%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.212     0.656    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.701 r  clk_gen/CNT0/s_CNT3_U[2]_i_1/O
                         net (fo=1, routed)           0.000     0.701    clk_gen/CNT0/s_CNT3_U[2]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.830    14.690    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X54Y90         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.884%)  route 0.471ns (67.116%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.213     0.657    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.702 r  clk_gen/CNT0/s_CNT3_U[11]_i_1/O
                         net (fo=1, routed)           0.000     0.702    clk_gen/CNT0/s_CNT3_U[11]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.831    14.691    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X53Y93         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.838%)  route 0.472ns (67.162%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.258     0.399    clk_gen/CNT0/Q[0]
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.444 r  clk_gen/CNT0/s_CNT3_U[14]_i_6/O
                         net (fo=21, routed)          0.214     0.658    clk_gen/CNT0/s_CNT3_U[14]_i_6_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.703 r  clk_gen/CNT0/s_CNT3_U[12]_i_1/O
                         net (fo=1, routed)           0.000     0.703    clk_gen/CNT0/s_CNT3_U[12]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.831    14.691    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X53Y93         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.079ns  (logic 1.643ns (20.340%)  route 6.436ns (79.660%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     8.079    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.079ns  (logic 1.643ns (20.340%)  route 6.436ns (79.660%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     8.079    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.079ns  (logic 1.643ns (20.340%)  route 6.436ns (79.660%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     8.079    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.079ns  (logic 1.643ns (20.340%)  route 6.436ns (79.660%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.410     8.079    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X71Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.643ns (20.618%)  route 6.327ns (79.382%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 6.464 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           5.384     6.817    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.105     6.922 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.642     7.564    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.105     7.669 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.301     7.971    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.077     4.462    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.084     4.546 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.517     5.063    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.140 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.324     6.464    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.298ns (24.431%)  route 0.921ns (75.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.219    AD_LATCH/D[2]
    SLICE_X75Y84         FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X75Y84         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.299ns (23.633%)  route 0.967ns (76.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 8.037 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           0.967     1.266    AD_LATCH/D[3]
    SLICE_X68Y82         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.851     8.037    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y82         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.267ns (17.926%)  route 1.224ns (82.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         0.267     0.267 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           1.224     1.492    AD_LATCH/D[0]
    SLICE_X75Y84         FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X75Y84         FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.291ns (19.179%)  route 1.225ns (80.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         0.291     0.291 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           1.225     1.516    AD_LATCH/D[5]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.269ns (17.616%)  route 1.260ns (82.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 8.037 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         0.269     0.269 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           1.260     1.530    AD_LATCH/D[1]
    SLICE_X68Y82         FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.851     8.037    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X68Y82         FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.271ns (17.691%)  route 1.261ns (82.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           1.261     1.533    AD_LATCH/D[6]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.290ns (18.716%)  route 1.259ns (81.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           1.259     1.548    AD_LATCH/D[4]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.273ns (15.982%)  route 1.437ns (84.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.437     1.710    AD_LATCH/D[7]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X74Y84         FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.501ns  (logic 0.360ns (10.282%)  route 3.141ns (89.718%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           2.738     3.008    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.045     3.053 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.277     3.330    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.045     3.375 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.126     3.501    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.501ns  (logic 0.360ns (10.282%)  route 3.141ns (89.718%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        7.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.044ns = ( 8.044 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=7, routed)           2.738     3.008    ADDR_LATCH/m_debug_led_OBUF[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.045     3.053 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=14, routed)          0.277     3.330    OPTRAM_CTRL/counter/SR[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I1_O)        0.045     3.375 r  OPTRAM_CTRL/counter/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.126     3.501    OPTRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1345, routed)        0.857     3.217    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.175     3.392 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=13, routed)          0.849     4.242    ADDR_LATCH/sel0[5]
    SLICE_X67Y89         LUT6 (Prop_lut6_I1_O)        0.056     4.298 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=5, routed)           0.705     5.003    clk_gen/CNT0/s_sys_clk_g
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.056     5.059 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.408    clk_gen/CNT0/s_wr
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.175     5.583 r  clk_gen/CNT0/s_REG_reg[3]/Q
                         net (fo=7, routed)           0.407     5.990    clk_gen/CNT0/s_REG_reg_n_0_[3]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.056     6.046 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.335     6.382    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.056     6.438 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.369     6.807    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.056     6.863 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.295     7.157    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.186 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.858     8.044    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X72Y89         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C





