
===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
sb_1__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   3.77
grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.37      0.00       3.39

Clock prog_clk
Latency      CRPR       Skew
sb_1__8_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.77
sb_1__8_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.65     -0.03       0.08

