Fitter report for EPT_5M57_AP_U2_Top
Sat Aug 15 02:06:04 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Routing Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------+
; Fitter Summary                                                         ;
+---------------------------+--------------------------------------------+
; Fitter Status             ; Successful - Sat Aug 15 02:06:04 2015      ;
; Quartus II 64-Bit Version ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name             ; EPT_5M57_AP_U2_Top                         ;
; Top-level Entity Name     ; EPT_5M57_AP_U2_Top                         ;
; Family                    ; MAX V                                      ;
; Device                    ; 5M570ZT100C5                               ;
; Timing Models             ; Final                                      ;
; Total logic elements      ; 565 / 570 ( 99 % )                         ;
; Total pins                ; 57 / 74 ( 77 % )                           ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
+---------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; 5M570ZT100C5                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                             ; Off                            ;
; Perform Register Duplication for Performance                               ; On                             ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                             ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; On                             ; Off                            ;
; Physical Synthesis Effort Level                                            ; Fast                           ; Normal                         ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner                     ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 565 / 570 ( 99 % )    ;
;     -- Combinational with no register       ; 233                   ;
;     -- Register only                        ; 62                    ;
;     -- Combinational with a register        ; 270                   ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 227                   ;
;     -- 3 input functions                    ; 101                   ;
;     -- 2 input functions                    ; 160                   ;
;     -- 1 input functions                    ; 11                    ;
;     -- 0 input functions                    ; 3                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 483                   ;
;     -- arithmetic mode                      ; 82                    ;
;     -- qfbk mode                            ; 56                    ;
;     -- register cascade mode                ; 0                     ;
;     -- synchronous clear/load mode          ; 127                   ;
;     -- asynchronous clear/load mode         ; 281                   ;
;                                             ;                       ;
; Total registers                             ; 332 / 570 ( 58 % )    ;
; Total LABs                                  ; 57 / 57 ( 100 % )     ;
; Logic elements in carry chains              ; 92                    ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 57 / 74 ( 77 % )      ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )        ;
;                                             ;                       ;
; Global signals                              ; 4                     ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; Global clocks                               ; 4 / 4 ( 100 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 20.8% / 22.8% / 18.6% ;
; Peak interconnect usage (total/H/V)         ; 20.8% / 22.8% / 18.6% ;
; Maximum fan-out                             ; 298                   ;
; Highest non-global fan-out                  ; 28                    ;
; Total fan-out                               ; 2495                  ;
; Average fan-out                             ; 4.01                  ;
+---------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                       ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; ADC_EOC   ; 67    ; 2        ; 13           ; 4            ; 1           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; ADC_MISO  ; 71    ; 2        ; 13           ; 6            ; 2           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; SW_USER_1 ; 62    ; 2        ; 13           ; 4            ; 4           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ;
; SW_USER_2 ; 21    ; 1        ; 1            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; aa[0]     ; 20    ; 1        ; 1            ; 3            ; 3           ; 294                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; aa[1]     ; 12    ; 1        ; 0            ; 5            ; 0           ; 296                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; bc_in[0]  ; 4     ; 1        ; 0            ; 7            ; 0           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; bc_in[1]  ; 5     ; 1        ; 0            ; 7            ; 2           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; ADC_CLK   ; 69    ; 2        ; 13           ; 5            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; ADC_CNVST ; 72    ; 2        ; 13           ; 6            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; ADC_CS    ; 68    ; 2        ; 13           ; 4            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; ADC_MOSI  ; 70    ; 2        ; 13           ; 6            ; 5           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[0]  ; 41    ; 1        ; 7            ; 3            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[1]  ; 40    ; 1        ; 7            ; 3            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[2]  ; 38    ; 1        ; 7            ; 3            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[3]  ; 36    ; 1        ; 6            ; 3            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[4]  ; 35    ; 1        ; 6            ; 3            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_AD[5]  ; 34    ; 1        ; 6            ; 3            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[0] ; 87    ; 2        ; 7            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[1] ; 89    ; 2        ; 7            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[2] ; 91    ; 2        ; 6            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[3] ; 92    ; 2        ; 6            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[4] ; 96    ; 2        ; 5            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[5] ; 97    ; 2        ; 5            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[6] ; 98    ; 2        ; 4            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOH[7] ; 99    ; 2        ; 4            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[0] ; 81    ; 2        ; 10           ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[1] ; 82    ; 2        ; 9            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[2] ; 83    ; 2        ; 8            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[3] ; 84    ; 2        ; 8            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[4] ; 78    ; 2        ; 12           ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[5] ; 77    ; 2        ; 12           ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[6] ; 76    ; 2        ; 12           ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_IOL[7] ; 75    ; 2        ; 13           ; 7            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_SER[0] ; 42    ; 1        ; 7            ; 3            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_SER[1] ; 33    ; 1        ; 6            ; 3            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[0]    ; 54    ; 2        ; 13           ; 1            ; 1           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[1]    ; 53    ; 2        ; 13           ; 1            ; 3           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[2]    ; 52    ; 2        ; 13           ; 1            ; 4           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[3]    ; 51    ; 1        ; 12           ; 0            ; 2           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_1  ; 100   ; 2        ; 3            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_2  ; 29    ; 1        ; 4            ; 3            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_3  ; 85    ; 2        ; 8            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_1   ; 86    ; 2        ; 8            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_2   ; 28    ; 1        ; 4            ; 3            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_3   ; 74    ; 2        ; 13           ; 7            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[0] ; 1     ; 2        ; 3            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[1] ; 2     ; 1        ; 1            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[2] ; 3     ; 1        ; 1            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source                                                                                              ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+
; bd_inout[0] ; 19    ; 1        ; 0            ; 4            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[1] ; 18    ; 1        ; 0            ; 5            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[2] ; 17    ; 1        ; 0            ; 5            ; 4           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[3] ; 16    ; 1        ; 0            ; 5            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[4] ; 15    ; 1        ; 0            ; 5            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[5] ; 14    ; 1        ; 0            ; 5            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[6] ; 7     ; 1        ; 0            ; 7            ; 4           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[7] ; 6     ; 1        ; 0            ; 7            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 26 / 35 ( 74 % ) ; 3.3V          ; --           ;
; 2        ; 31 / 39 ( 79 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 161        ; 2        ; bc_out[0]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 2        ; 2          ; 1        ; bc_out[1]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 3        ; 4          ; 1        ; bc_out[2]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 4        ; 6          ; 1        ; bc_in[0]       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 8          ; 1        ; bc_in[1]       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 9          ; 1        ; bd_inout[7]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 10         ; 1        ; bd_inout[6]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 20         ; 1        ; aa[1]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; 14       ; 21         ; 1        ; bd_inout[5]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 22         ; 1        ; bd_inout[4]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 23         ; 1        ; bd_inout[3]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 24         ; 1        ; bd_inout[2]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 25         ; 1        ; bd_inout[1]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 32         ; 1        ; bd_inout[0]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 34         ; 1        ; aa[0]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 21       ; 36         ; 1        ; SW_USER_2      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 22       ; 38         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 39         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 24       ; 40         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 25       ; 41         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 47         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 48         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 50         ; 1        ; TR_OE_2        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 29       ; 51         ; 1        ; TR_DIR_2       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 30       ; 52         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ; 58         ; 1        ; LB_SER[1]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 34       ; 59         ; 1        ; LB_AD[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 35       ; 60         ; 1        ; LB_AD[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 36       ; 61         ; 1        ; LB_AD[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 37       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 38       ; 62         ; 1        ; LB_AD[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; 40       ; 63         ; 1        ; LB_AD[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 64         ; 1        ; LB_AD[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 65         ; 1        ; LB_SER[0]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 66         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 67         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 47       ; 71         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 72         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 73         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 75         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 79         ; 1        ; LED[3]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 83         ; 2        ; LED[2]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ; 84         ; 2        ; LED[1]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 54       ; 86         ; 2        ; LED[0]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 55       ; 89         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 91         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 92         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 58       ; 93         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 98         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 62       ; 101        ; 2        ; SW_USER_1      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; 64       ; 102        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 65       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ; 103        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 67       ; 104        ; 2        ; ADC_EOC        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 68       ; 105        ; 2        ; ADC_CS         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 69       ; 111        ; 2        ; ADC_CLK        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 70       ; 112        ; 2        ; ADC_MOSI       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 71       ; 115        ; 2        ; ADC_MISO       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 116        ; 2        ; ADC_CNVST      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 73       ; 118        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 120        ; 2        ; TR_OE_3        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 122        ; 2        ; LB_IOL[7]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 125        ; 2        ; LB_IOL[6]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ; 126        ; 2        ; LB_IOL[5]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 78       ; 127        ; 2        ; LB_IOL[4]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ; 135        ; 2        ; LB_IOL[0]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 82       ; 136        ; 2        ; LB_IOL[1]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 139        ; 2        ; LB_IOL[2]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 140        ; 2        ; LB_IOL[3]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ; 141        ; 2        ; TR_DIR_3       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 142        ; 2        ; TR_OE_1        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 87       ; 143        ; 2        ; LB_IOH[0]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; 89       ; 144        ; 2        ; LB_IOH[1]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 90       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 91       ; 149        ; 2        ; LB_IOH[2]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 92       ; 150        ; 2        ; LB_IOH[3]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 93       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 152        ; 2        ; LB_IOH[4]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 97       ; 153        ; 2        ; LB_IOH[5]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 98       ; 155        ; 2        ; LB_IOH[6]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 156        ; 2        ; LB_IOH[7]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 158        ; 2        ; TR_DIR_1       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 1.2 V                      ; 10 pF ; Not Available          ;
; LVDS_E_3R                  ; 10 pF ; Not Available          ;
; RSDS_E_3R                  ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                     ; Library Name ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |EPT_5M57_AP_U2_Top                                       ; 565 (202)   ; 332          ; 0          ; 57   ; 0            ; 233 (85)     ; 62 (40)           ; 270 (77)         ; 92 (32)         ; 43 (22)    ; |EPT_5M57_AP_U2_Top                                                                                                     ; work         ;
;    |active_block:BLOCK_TRANSFER_INST|                     ; 30 (30)     ; 21           ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 21 (21)          ; 8 (8)           ; 0 (0)      ; |EPT_5M57_AP_U2_Top|active_block:BLOCK_TRANSFER_INST                                                                    ; work         ;
;    |active_transfer:ACTIVE_TRANSFER_INST_1|               ; 26 (26)     ; 21           ; 0          ; 0    ; 0            ; 5 (5)        ; 10 (10)           ; 11 (11)          ; 0 (0)           ; 1 (1)      ; |EPT_5M57_AP_U2_Top|active_transfer:ACTIVE_TRANSFER_INST_1                                                              ; work         ;
;    |active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST| ; 218 (0)     ; 109          ; 0          ; 8    ; 0            ; 109 (0)      ; 11 (0)            ; 98 (0)           ; 52 (0)          ; 18 (0)     ; |EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST                                                ; work         ;
;       |endpoint_registers:ENDPOINT_REGISTERS_INST|        ; 170 (170)   ; 87           ; 0          ; 0    ; 0            ; 83 (83)      ; 11 (11)           ; 76 (76)          ; 44 (44)         ; 18 (18)    ; |EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST     ;              ;
;       |ft_245_state_machine:FT_245_STATE_MACHINE_INST|    ; 48 (48)     ; 22           ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 22 (22)          ; 8 (8)           ; 0 (0)      ; |EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST ;              ;
;    |active_trigger:ACTIVE_TRIGGER_INST|                   ; 32 (32)     ; 15           ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 15 (15)          ; 0 (0)           ; 0 (0)      ; |EPT_5M57_AP_U2_Top|active_trigger:ACTIVE_TRIGGER_INST                                                                  ; work         ;
;    |eptWireOR:wireOR|                                     ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |EPT_5M57_AP_U2_Top|eptWireOR:wireOR                                                                                    ; work         ;
;    |spi_iface_model:SPI_IFACE_INST|                       ; 56 (14)     ; 49           ; 0          ; 0    ; 0            ; 7 (1)        ; 1 (1)             ; 48 (12)          ; 0 (0)           ; 2 (1)      ; |EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST                                                                      ; work         ;
;       |read_SPI:read_spi_inst|                            ; 19 (19)     ; 17           ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst                                               ; work         ;
;       |write_SPI:write_spi_inst|                          ; 23 (23)     ; 19           ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 1 (1)      ; |EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst                                             ; work         ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------+
; Delay Chain Summary                    ;
+-------------+----------+---------------+
; Name        ; Pin Type ; Pad to Core 0 ;
+-------------+----------+---------------+
; bc_out[0]   ; Output   ; --            ;
; bc_out[1]   ; Output   ; --            ;
; bc_out[2]   ; Output   ; --            ;
; LB_SER[0]   ; Output   ; --            ;
; LB_SER[1]   ; Output   ; --            ;
; LB_AD[0]    ; Output   ; --            ;
; LB_AD[1]    ; Output   ; --            ;
; LB_AD[2]    ; Output   ; --            ;
; LB_AD[3]    ; Output   ; --            ;
; LB_AD[4]    ; Output   ; --            ;
; LB_AD[5]    ; Output   ; --            ;
; LB_IOH[0]   ; Output   ; --            ;
; LB_IOH[1]   ; Output   ; --            ;
; LB_IOH[2]   ; Output   ; --            ;
; LB_IOH[3]   ; Output   ; --            ;
; LB_IOH[4]   ; Output   ; --            ;
; LB_IOH[5]   ; Output   ; --            ;
; LB_IOH[6]   ; Output   ; --            ;
; LB_IOH[7]   ; Output   ; --            ;
; LB_IOL[0]   ; Output   ; --            ;
; LB_IOL[1]   ; Output   ; --            ;
; LB_IOL[2]   ; Output   ; --            ;
; LB_IOL[3]   ; Output   ; --            ;
; LB_IOL[4]   ; Output   ; --            ;
; LB_IOL[5]   ; Output   ; --            ;
; LB_IOL[6]   ; Output   ; --            ;
; LB_IOL[7]   ; Output   ; --            ;
; ADC_MOSI    ; Output   ; --            ;
; ADC_CLK     ; Output   ; --            ;
; ADC_CS      ; Output   ; --            ;
; ADC_CNVST   ; Output   ; --            ;
; TR_DIR_1    ; Output   ; --            ;
; TR_OE_1     ; Output   ; --            ;
; TR_DIR_2    ; Output   ; --            ;
; TR_OE_2     ; Output   ; --            ;
; TR_DIR_3    ; Output   ; --            ;
; TR_OE_3     ; Output   ; --            ;
; SW_USER_1   ; Input    ; (0)           ;
; SW_USER_2   ; Input    ; (0)           ;
; LED[0]      ; Output   ; --            ;
; LED[1]      ; Output   ; --            ;
; LED[2]      ; Output   ; --            ;
; LED[3]      ; Output   ; --            ;
; ADC_MISO    ; Input    ; (1)           ;
; ADC_EOC     ; Input    ; (1)           ;
; aa[1]       ; Input    ; (0)           ;
; aa[0]       ; Input    ; (1)           ;
; bc_in[0]    ; Input    ; (1)           ;
; bc_in[1]    ; Input    ; (1)           ;
; bd_inout[0] ; Bidir    ; (1)           ;
; bd_inout[1] ; Bidir    ; (1)           ;
; bd_inout[2] ; Bidir    ; (1)           ;
; bd_inout[3] ; Bidir    ; (1)           ;
; bd_inout[4] ; Bidir    ; (1)           ;
; bd_inout[5] ; Bidir    ; (1)           ;
; bd_inout[6] ; Bidir    ; (1)           ;
; bd_inout[7] ; Bidir    ; (1)           ;
+-------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; Name                                                                                                                           ; Location     ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; aa[0]                                                                                                                          ; PIN_20       ; 294     ; Async. clear  ; yes    ; Global Clock         ; GCLK2            ;
; aa[1]                                                                                                                          ; PIN_12       ; 296     ; Clock         ; yes    ; Global Clock         ; GCLK0            ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.TRANSFER_BYTE                                                            ; LC_X9_Y7_N9  ; 18      ; Sync. load    ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~16                                                                              ; LC_X9_Y7_N6  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer:ACTIVE_TRANSFER_INST_1|state_in[2]                                                                             ; LC_X2_Y4_N3  ; 10      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3                ; LC_X5_Y7_N1  ; 8       ; Sync. load    ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0                      ; LC_X5_Y6_N0  ; 14      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0                      ; LC_X3_Y6_N9  ; 8       ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 ; LC_X2_Y5_N7  ; 2       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0          ; LC_X2_Y5_N9  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg                ; LC_X6_Y4_N7  ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]                       ; LC_X3_Y5_N8  ; 10      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]                       ; LC_X3_Y5_N9  ; 18      ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0             ; LC_X5_Y4_N1  ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0             ; LC_X5_Y4_N8  ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1             ; LC_X12_Y5_N7 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~16        ; LC_X3_Y6_N5  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0              ; LC_X3_Y6_N8  ; 9       ; Output enable ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~18   ; LC_X1_Y7_N0  ; 8       ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19   ; LC_X2_Y6_N7  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~2                                                                 ; LC_X8_Y4_N6  ; 8       ; Sync. load    ; no     ; --                   ; --               ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~1                                                                         ; LC_X10_Y4_N9 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~4                                                                         ; LC_X10_Y3_N4 ; 9       ; Clock enable  ; no     ; --                   ; --               ;
; adc_cnvst_reg~24                                                                                                               ; LC_X12_Y3_N6 ; 2       ; Clock enable  ; no     ; --                   ; --               ;
; adc_convst_delay_value[15]~0                                                                                                   ; LC_X10_Y4_N2 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; always2~0                                                                                                                      ; LC_X11_Y4_N8 ; 2       ; Clock enable  ; no     ; --                   ; --               ;
; always9~4                                                                                                                      ; LC_X11_Y5_N1 ; 5       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[0][0]~3                                                                                                              ; LC_X9_Y5_N5  ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[1][2]~7                                                                                                              ; LC_X10_Y5_N2 ; 6       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[2][0]~1                                                                                                              ; LC_X10_Y5_N4 ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[3][2]~8                                                                                                              ; LC_X10_Y5_N5 ; 6       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[4][0]~2                                                                                                              ; LC_X9_Y5_N3  ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[5][2]~5                                                                                                              ; LC_X10_Y5_N0 ; 6       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[6][0]~4                                                                                                              ; LC_X10_Y5_N8 ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array[7][2]~6                                                                                                              ; LC_X10_Y5_N7 ; 6       ; Clock enable  ; no     ; --                   ; --               ;
; mem_array_index[2]~2                                                                                                           ; LC_X10_Y6_N6 ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; spi_iface_model:SPI_IFACE_INST|CLK_SPI                                                                                         ; LC_X12_Y5_N9 ; 37      ; Clock         ; yes    ; Global Clock         ; GCLK3            ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[4]~1                                                                ; LC_X10_Y7_N7 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|bit_count[0]~1                                                           ; LC_X10_Y7_N4 ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|SCLK~0                                                                 ; LC_X12_Y6_N0 ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[4]~13                                                        ; LC_X12_Y4_N4 ; 7       ; Clock enable  ; no     ; --                   ; --               ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; Name                                                                                                         ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; aa[0]                                                                                                        ; PIN_20       ; 294     ; Global Clock         ; GCLK2            ;
; aa[1]                                                                                                        ; PIN_12       ; 296     ; Global Clock         ; GCLK0            ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; LC_X2_Y7_N6  ; 14      ; Global Clock         ; GCLK1            ;
; spi_iface_model:SPI_IFACE_INST|CLK_SPI                                                                       ; LC_X12_Y5_N9 ; 37      ; Global Clock         ; GCLK3            ;
+--------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_convst_cmd_reg                                                                                                                   ; 28      ;
; adc_cnvst_reg.01                                                                                                                     ; 20      ;
; mem_array_index[0]                                                                                                                   ; 19      ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.TRANSFER_BYTE                                                                  ; 18      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]                             ; 18      ;
; adc_convst_cmd_count~0                                                                                                               ; 18      ;
; adc_cnvst_reg.10                                                                                                                     ; 18      ;
; adc_cnvst_reg~16                                                                                                                     ; 18      ;
; mem_array_index[2]                                                                                                                   ; 16      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in                          ; 16      ;
; mem_array_index[1]                                                                                                                   ; 15      ;
; active_trigger:ACTIVE_TRIGGER_INST|xint[9]                                                                                           ; 14      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0                            ; 14      ;
; active_trigger:ACTIVE_TRIGGER_INST|xint[8]                                                                                           ; 13      ;
; adc_data_rcvd_msb                                                                                                                    ; 13      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]                 ; 11      ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|state[0]                                                                       ; 11      ;
; active_trigger:ACTIVE_TRIGGER_INST|xint[10]                                                                                          ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2                             ; 10      ;
; active_transfer:ACTIVE_TRANSFER_INST_1|state_in[2]                                                                                   ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]                             ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]                         ; 10      ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[3]                                                                        ; 9       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[2]                                                                        ; 9       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.SEND_COMMAND                                                                   ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]                        ; 9       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~4                                                                               ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]                         ; 9       ;
; start_block_out                                                                                                                      ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]                         ; 9       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|always3~0                                                                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]                         ; 9       ;
; ~GND                                                                                                                                 ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0                ; 8       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~2                                                                       ; 8       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~16                                                                                    ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19         ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~18         ; 8       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[4]~1                                                                      ; 8       ;
; receive_endterm_select[1]                                                                                                            ; 8       ;
; receive_endterm_select[0]                                                                                                            ; 8       ;
; mem_array[3][2]~0                                                                                                                    ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6                               ; 8       ;
; active_block:BLOCK_TRANSFER_INST|Selector15~1                                                                                        ; 8       ;
; active_block:BLOCK_TRANSFER_INST|Selector15~0                                                                                        ; 8       ;
; active_trigger:ACTIVE_TRIGGER_INST|to_trigupdate                                                                                     ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~16              ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0                            ; 8       ;
; adc_convst_delay_value[15]~0                                                                                                         ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]                             ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3                      ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1                   ; 8       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~1                                                                               ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[21]~21                         ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19                         ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20                         ; 8       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|always3~2                                                                    ; 8       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[4]~13                                                              ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12                     ; 7       ;
; state[5]                                                                                                                             ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY                  ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1                             ; 7       ;
; state[9]                                                                                                                             ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]                             ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]               ; 7       ;
; adc_channel_select[0]                                                                                                                ; 7       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~3                                                                               ; 7       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~2                                                                               ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte                      ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]                             ; 6       ;
; mem_array[3][2]~8                                                                                                                    ; 6       ;
; mem_array[1][2]~7                                                                                                                    ; 6       ;
; mem_array[7][2]~6                                                                                                                    ; 6       ;
; mem_array[5][2]~5                                                                                                                    ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]                        ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3                            ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0                            ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]               ; 6       ;
; adc_channel_select[1]                                                                                                                ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host                        ; 6       ;
; spi_iface_model:SPI_IFACE_INST|WE_OUT_N                                                                                              ; 6       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|state[2]                                                                       ; 6       ;
; spi_iface_model:SPI_IFACE_INST|state[0]                                                                                              ; 6       ;
; master_spi_initiate_receive                                                                                                          ; 6       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|state[0]                                                                     ; 6       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|state[3]                                                                     ; 6       ;
; Add0~67                                                                                                                              ; 5       ;
; LessThan0~67                                                                                                                         ; 5       ;
; Add0~42                                                                                                                              ; 5       ;
; LessThan0~42                                                                                                                         ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[6]                                                                        ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[5]                                                                        ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[4]                                                                        ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[1]                                                                        ; 5       ;
; always9~4                                                                                                                            ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[0]                                                                        ; 5       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_in                                                                             ; 5       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[8]                             ; 5       ;
; state[8]                                                                                                                             ; 5       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete                   ; 5       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy                        ; 5       ;
; LessThan0~0                                                                                                                          ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|bit_count[0]                                                                   ; 5       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|bit_count[0]                                                                 ; 5       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|state[3]                                                                       ; 5       ;
; spi_iface_model:SPI_IFACE_INST|write_spi_start                                                                                       ; 5       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2                            ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]                        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]                        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]                        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]                        ; 4       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DOUT[7]                                                                        ; 4       ;
; mem_array[6][0]~4                                                                                                                    ; 4       ;
; mem_array[0][0]~3                                                                                                                    ; 4       ;
; mem_array[4][0]~2                                                                                                                    ; 4       ;
; mem_array[2][0]~1                                                                                                                    ; 4       ;
; serial_receive_data_reg.01                                                                                                           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]                        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]                        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4]           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]                            ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg                ; 4       ;
; active_block:BLOCK_TRANSFER_INST|uc_out~14                                                                                           ; 4       ;
; eptWireOR:wireOR|uc_out[20]                                                                                                          ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5]           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]               ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]               ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg                      ; 4       ;
; adc_channels_to_read[0]                                                                                                              ; 4       ;
; state[1]                                                                                                                             ; 4       ;
; state[6]                                                                                                                             ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3]           ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~1                    ; 4       ;
; state[10]                                                                                                                            ; 4       ;
; master_spi_initiate_transmit                                                                                                         ; 4       ;
; state[3]                                                                                                                             ; 4       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|bit_count[1]                                                                   ; 4       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|bit_count[1]                                                                 ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg                    ; 4       ;
; adc_cnvst_reg.00                                                                                                                     ; 4       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|SCLK~0                                                                       ; 4       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|state[1]                                                                     ; 4       ;
; adc_conv_start                                                                                                                       ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR                           ; 4       ;
; adc_convst_cmd_count[0]                                                                                                              ; 3       ;
; adc_convst_cmd_count[1]                                                                                                              ; 3       ;
; adc_convst_cmd_count[2]                                                                                                              ; 3       ;
; adc_convst_cmd_count[3]                                                                                                              ; 3       ;
; adc_convst_cmd_count[4]                                                                                                              ; 3       ;
; adc_convst_cmd_count[5]                                                                                                              ; 3       ;
; adc_convst_cmd_count[6]                                                                                                              ; 3       ;
; adc_convst_cmd_count[7]                                                                                                              ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~17                              ; 3       ;
; active_trigger:ACTIVE_TRIGGER_INST|xint[10]~0                                                                                        ; 3       ;
; adc_convst_cmd_count[8]                                                                                                              ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[0]~reg0                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~17                         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~17                              ; 3       ;
; adc_convst_cmd_count[9]                                                                                                              ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[1]~reg0                                                                    ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.10                                                                          ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.01                                                                          ; 3       ;
; active_block:BLOCK_TRANSFER_INST|data_count[4]~9                                                                                     ; 3       ;
; adc_convst_cmd_count[10]                                                                                                             ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[2]~reg0                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0                   ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg                       ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~19                              ; 3       ;
; adc_convst_cmd_count[11]                                                                                                             ; 3       ;
; Add0~17                                                                                                                              ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1]         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~0                          ; 3       ;
; active_trigger:ACTIVE_TRIGGER_INST|to_trigupdate_counter[8]                                                                          ; 3       ;
; active_trigger:ACTIVE_TRIGGER_INST|to_trigupdate_counter[9]                                                                          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~9               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]                 ; 3       ;
; serial_receive_data_reg.00                                                                                                           ; 3       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~2                                                                                         ; 3       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state_counter[0]                                                                     ; 3       ;
; adc_convst_cmd_count[12]                                                                                                             ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[3]~reg0                                                                    ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[4]~reg0                                                                    ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|state_in[0]                                                                                   ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[1]                                                                       ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_reg                                                                            ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|always0~2                                                                                     ; 3       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~4                                                                                          ; 3       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_host_flag                                                                              ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg                ; 3       ;
; LessThan0~17                                                                                                                         ; 3       ;
; adc_convst_cmd_count[13]                                                                                                             ; 3       ;
; adc_convst_cmd                                                                                                                       ; 3       ;
; mem_array_index[2]~2                                                                                                                 ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[5]~reg0                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]           ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte                      ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|to_transfer_update                                                                            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]                 ; 3       ;
; adc_convst_cmd_count[14]                                                                                                             ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]           ; 3       ;
; adc_channels_to_read[1]                                                                                                              ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[6]~reg0                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_delay                  ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]               ; 3       ;
; adc_convst_cmd_count[15]                                                                                                             ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0                   ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]           ; 3       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|bit_count[0]~1                                                                 ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[7]~reg0                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]                         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN                             ; 3       ;
; adc_eoc_reg                                                                                                                          ; 3       ;
; adc_cnvst_reg.11                                                                                                                     ; 3       ;
; spi_iface_model:SPI_IFACE_INST|state[5]                                                                                              ; 3       ;
; spi_iface_model:SPI_IFACE_INST|read_spi_start                                                                                        ; 3       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|bit_count[2]                                                                   ; 3       ;
; spi_iface_model:SPI_IFACE_INST|clock_spi_count[1]                                                                                    ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|bit_count[2]                                                                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]                         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg                    ; 3       ;
; bc_in[0]                                                                                                                             ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|state[4]                                                                     ; 3       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|state[1]                                                                       ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|DONE                                                                         ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|state[2]                                                                     ; 3       ;
; spi_iface_model:SPI_IFACE_INST|state[3]                                                                                              ; 3       ;
; spi_iface_model:SPI_IFACE_INST|state[4]                                                                                              ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|SCLK                                                                         ; 3       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|DATA_OUT                                                                     ; 3       ;
; adc_cnvst_reg~24                                                                                                                     ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]                  ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]                  ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]                  ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[1]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[0]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[6]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[3]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[2]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[5]                                                                         ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[4]                                                                         ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[4]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[7]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]                                                                                       ; 2       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[0]                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[0]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[2]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[3]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[5]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[4]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[6]            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0       ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0                          ; 2       ;
; serial_receive_data_reg~9                                                                                                            ; 2       ;
; serial_receive_data_reg.10                                                                                                           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.END_TRANSFER                                                                   ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|LessThan0~0                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~14         ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2]         ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[0]                                                                       ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_received~reg0                                                                        ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy~reg0                                                                            ; 2       ;
; always9~3                                                                                                                            ; 2       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.IDLE                                                                           ; 2       ;
; state[4]                                                                                                                             ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|next_in~2                                                                                     ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0                          ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]                             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0                       ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[4]~4                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[5]~5                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]               ; 2       ;
; transfer_storage_register[3]                                                                                                         ; 2       ;
; state[0]                                                                                                                             ; 2       ;
; always2~0                                                                                                                            ; 2       ;
; transfer_storage_register[4]                                                                                                         ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|state_in[1]                                                                                   ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]                             ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[7]~reg0                                                                                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[6]~reg0                                                                                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[5]~reg0                                                                                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22                             ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[4]~reg0                                                                                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]                ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[3]~reg0                                                                                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[2]~reg0                                                                                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[1]~reg0                                                                                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[0]~reg0                                                                                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[1]~1                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0                            ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[0]~0                           ; 2       ;
; state[2]                                                                                                                             ; 2       ;
; state[7]                                                                                                                             ; 2       ;
; spi_iface_model:SPI_IFACE_INST|clock_spi_count[0]                                                                                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~6                        ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~0             ; 2       ;
; bc_in[1]                                                                                                                             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[3]~3                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[2]~2                           ; 2       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|DONE                                                                           ; 2       ;
; spi_iface_model:SPI_IFACE_INST|state[2]                                                                                              ; 2       ;
; spi_iface_model:SPI_IFACE_INST|state[1]                                                                                              ; 2       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|always3~1                                                                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg               ; 2       ;
; ADC_EOC                                                                                                                              ; 2       ;
; spi_iface_model:SPI_IFACE_INST|SPI_CS_N                                                                                              ; 2       ;
; ADC_MISO                                                                                                                             ; 2       ;
; spi_iface_model:SPI_IFACE_INST|SPI_CLK~0                                                                                             ; 2       ;
; spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst|SCLK                                                                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N                         ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[7]~7                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[6]~6                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[5]~5                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[4]~4                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[3]~3                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[2]~2                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[1]~1                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[0]~0                                                                   ; 1       ;
; adc_convst_cmd_count~31                                                                                                              ; 1       ;
; Add0~77COUT1_94                                                                                                                      ; 1       ;
; Add0~77                                                                                                                              ; 1       ;
; Add0~75                                                                                                                              ; 1       ;
; adc_convst_delay_value[0]                                                                                                            ; 1       ;
; adc_convst_cmd_count~29                                                                                                              ; 1       ;
; Add0~72COUT1_96                                                                                                                      ; 1       ;
; Add0~72                                                                                                                              ; 1       ;
; Add0~70                                                                                                                              ; 1       ;
; LessThan0~77COUT1_94                                                                                                                 ; 1       ;
; LessThan0~77                                                                                                                         ; 1       ;
; adc_convst_delay_value[1]                                                                                                            ; 1       ;
; adc_convst_cmd_count~27                                                                                                              ; 1       ;
; Add0~65                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]                  ; 1       ;
; LessThan0~72COUT1_96                                                                                                                 ; 1       ;
; LessThan0~72                                                                                                                         ; 1       ;
; adc_convst_delay_value[2]                                                                                                            ; 1       ;
; adc_convst_cmd_count~25                                                                                                              ; 1       ;
; Add0~62COUT1_98                                                                                                                      ; 1       ;
; Add0~62                                                                                                                              ; 1       ;
; Add0~60                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]                  ; 1       ;
; adc_convst_delay_value[3]                                                                                                            ; 1       ;
; adc_convst_cmd_count~23                                                                                                              ; 1       ;
; Add0~57COUT1_100                                                                                                                     ; 1       ;
; Add0~57                                                                                                                              ; 1       ;
; Add0~55                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~37COUT1_8                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~37                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~35                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]                  ; 1       ;
; LessThan0~62COUT1_98                                                                                                                 ; 1       ;
; LessThan0~62                                                                                                                         ; 1       ;
; adc_convst_delay_value[4]                                                                                                            ; 1       ;
; adc_convst_cmd_count~21                                                                                                              ; 1       ;
; Add0~52COUT1_102                                                                                                                     ; 1       ;
; Add0~52                                                                                                                              ; 1       ;
; Add0~50                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_8                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~37                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~32COUT1_10                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~32                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~30                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]                  ; 1       ;
; LessThan0~57COUT1_100                                                                                                                ; 1       ;
; LessThan0~57                                                                                                                         ; 1       ;
; adc_convst_delay_value[5]                                                                                                            ; 1       ;
; adc_convst_cmd_count~19                                                                                                              ; 1       ;
; Add0~47COUT1_104                                                                                                                     ; 1       ;
; Add0~47                                                                                                                              ; 1       ;
; Add0~45                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_10                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~32                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~27COUT1_12                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~27                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~25                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~5                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32COUT1_7                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32                              ; 1       ;
; LessThan0~52COUT1_102                                                                                                                ; 1       ;
; LessThan0~52                                                                                                                         ; 1       ;
; adc_convst_delay_value[6]                                                                                                            ; 1       ;
; adc_convst_cmd_count~17                                                                                                              ; 1       ;
; Add0~40                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_12                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~27                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~22COUT1_14                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~22                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~20                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~6                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27COUT1_9                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27                              ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Mux0~0                                                                                            ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Mux0~2                                                                                            ; 1       ;
; LessThan0~47COUT1_104                                                                                                                ; 1       ;
; LessThan0~47                                                                                                                         ; 1       ;
; adc_convst_delay_value[7]                                                                                                            ; 1       ;
; adc_convst_cmd_count~15                                                                                                              ; 1       ;
; Add0~37COUT1_106                                                                                                                     ; 1       ;
; Add0~37                                                                                                                              ; 1       ;
; Add0~35                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_14                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~22                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~15                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22COUT1_11                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20                              ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Mux0~1                                                                                            ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Mux0~3                                                                                            ; 1       ;
; adc_convst_delay_value[8]                                                                                                            ; 1       ;
; adc_convst_cmd_count~13                                                                                                              ; 1       ;
; Add0~32COUT1_108                                                                                                                     ; 1       ;
; Add0~32                                                                                                                              ; 1       ;
; Add0~30                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~12COUT1_16                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~12                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~10                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~8                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22COUT1_6                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15                              ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~1                                                                       ; 1       ;
; LessThan0~37COUT1_106                                                                                                                ; 1       ;
; LessThan0~37                                                                                                                         ; 1       ;
; adc_convst_delay_value[9]                                                                                                            ; 1       ;
; adc_convst_cmd_count~11                                                                                                              ; 1       ;
; Add0~27COUT1_110                                                                                                                     ; 1       ;
; Add0~27                                                                                                                              ; 1       ;
; Add0~25                                                                                                                              ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg~11                                                                 ; 1       ;
; transfer_storage_register[0]                                                                                                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_16                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~7COUT1_18                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~7                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~5                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17COUT1_8                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12COUT1_13                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10                              ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~1COUT1_8                                                                              ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~1                                                                                     ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]~3COUT1_10                                                                             ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]~3                                                                                     ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]~11COUT1_16                                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]~11                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]~13COUT1_18                                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]~13                                                                                    ; 1       ;
; LessThan0~32COUT1_108                                                                                                                ; 1       ;
; LessThan0~32                                                                                                                         ; 1       ;
; adc_convst_delay_value[10]                                                                                                           ; 1       ;
; adc_convst_cmd_count~9                                                                                                               ; 1       ;
; Add0~22COUT1_112                                                                                                                     ; 1       ;
; Add0~22                                                                                                                              ; 1       ;
; Add0~20                                                                                                                              ; 1       ;
; transfer_storage_register[1]                                                                                                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[9]~9                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[8]~8                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_10  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_8   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_12  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_14  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_16 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_18 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14COUT1_16                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9COUT1_18                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~5                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_18                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan7~7                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add5~0                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12COUT1_10                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7COUT1_15                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5                               ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy~0                                                                               ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~0                                                                                         ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]~7COUT1_14                                                                             ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]~7                                                                                     ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]~5COUT1_12                                                                             ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]~5                                                                                     ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~1                                                                                         ; 1       ;
; LessThan0~27COUT1_110                                                                                                                ; 1       ;
; LessThan0~27                                                                                                                         ; 1       ;
; adc_convst_delay_value[11]                                                                                                           ; 1       ;
; adc_convst_cmd_count~7                                                                                                               ; 1       ;
; Add0~15                                                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39COUT1_8                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37                              ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[1]                                                                 ; 1       ;
; transfer_storage_register[2]                                                                                                         ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|state_in[3]                                                                                   ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|next_in~1                                                                                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[10]~10                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34COUT1_10                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29COUT1_12                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24COUT1_14                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7COUT1_12                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0                               ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~0                                                                                          ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~3                                                                                          ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~1                                                                                          ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~2                                                                                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_14       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_12       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_16      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11              ; 1       ;
; receive_endterm_select[2]                                                                                                            ; 1       ;
; LessThan0~22COUT1_112                                                                                                                ; 1       ;
; LessThan0~22                                                                                                                         ; 1       ;
; adc_convst_delay_value[12]                                                                                                           ; 1       ;
; adc_convst_cmd_count~5                                                                                                               ; 1       ;
; Add0~12COUT1_114                                                                                                                     ; 1       ;
; Add0~12                                                                                                                              ; 1       ;
; Add0~10                                                                                                                              ; 1       ;
; adc_convst_cmd~1                                                                                                                     ; 1       ;
; adc_convst_cmd~0                                                                                                                     ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[2]                                                                 ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|next_in[2]~4                                                                                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~17         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~2                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~2                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~1                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0                             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0                          ; 1       ;
; Mux0~2                                                                                                                               ; 1       ;
; Mux0~1                                                                                                                               ; 1       ;
; mem_array[7][7]                                                                                                                      ; 1       ;
; Mux0~0                                                                                                                               ; 1       ;
; mem_array[1][7]                                                                                                                      ; 1       ;
; Mux1~2                                                                                                                               ; 1       ;
; Mux1~1                                                                                                                               ; 1       ;
; mem_array[7][6]                                                                                                                      ; 1       ;
; Mux1~0                                                                                                                               ; 1       ;
; mem_array[1][6]                                                                                                                      ; 1       ;
; Mux2~2                                                                                                                               ; 1       ;
; Mux2~1                                                                                                                               ; 1       ;
; mem_array[7][5]                                                                                                                      ; 1       ;
; Mux2~0                                                                                                                               ; 1       ;
; mem_array[1][5]                                                                                                                      ; 1       ;
; Mux3~2                                                                                                                               ; 1       ;
; Mux3~1                                                                                                                               ; 1       ;
; mem_array[7][4]                                                                                                                      ; 1       ;
; Mux3~0                                                                                                                               ; 1       ;
; mem_array[1][4]                                                                                                                      ; 1       ;
; Mux4~4                                                                                                                               ; 1       ;
; Mux4~3                                                                                                                               ; 1       ;
; mem_array[3][3]                                                                                                                      ; 1       ;
; Mux4~2                                                                                                                               ; 1       ;
; mem_array[0][3]                                                                                                                      ; 1       ;
; Mux4~1                                                                                                                               ; 1       ;
; mem_array[7][3]                                                                                                                      ; 1       ;
; Mux4~0                                                                                                                               ; 1       ;
; mem_array[4][3]                                                                                                                      ; 1       ;
; Mux5~4                                                                                                                               ; 1       ;
; Mux5~3                                                                                                                               ; 1       ;
; mem_array[3][2]                                                                                                                      ; 1       ;
; Mux5~2                                                                                                                               ; 1       ;
; mem_array[0][2]                                                                                                                      ; 1       ;
; Mux5~1                                                                                                                               ; 1       ;
; mem_array[7][2]                                                                                                                      ; 1       ;
; Mux5~0                                                                                                                               ; 1       ;
; mem_array[4][2]                                                                                                                      ; 1       ;
; Mux6~2                                                                                                                               ; 1       ;
; Mux6~1                                                                                                                               ; 1       ;
; mem_array[6][1]                                                                                                                      ; 1       ;
; Mux6~0                                                                                                                               ; 1       ;
; mem_array[0][1]                                                                                                                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_18      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13              ; 1       ;
; Mux7~2                                                                                                                               ; 1       ;
; Mux7~1                                                                                                                               ; 1       ;
; mem_array[6][0]                                                                                                                      ; 1       ;
; Mux7~0                                                                                                                               ; 1       ;
; mem_array[0][0]                                                                                                                      ; 1       ;
; adc_convst_delay_value[13]                                                                                                           ; 1       ;
; adc_convst_cmd_count~3                                                                                                               ; 1       ;
; Add0~7COUT1_116                                                                                                                      ; 1       ;
; Add0~7                                                                                                                               ; 1       ;
; Add0~5                                                                                                                               ; 1       ;
; transfer_storage_register[7]                                                                                                         ; 1       ;
; mem_array_index~0                                                                                                                    ; 1       ;
; next[9]~7                                                                                                                            ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[3]                                                                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[6]~6                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan1~0                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~11                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next~14                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next~13                              ; 1       ;
; active_block:BLOCK_TRANSFER_INST|uc_out~13                                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1COUT1_8        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]               ; 1       ;
; active_block:BLOCK_TRANSFER_INST|uc_out~2                                                                                            ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST_1|uc_out~8                                                                                      ; 1       ;
; LessThan0~12COUT1_114                                                                                                                ; 1       ;
; LessThan0~12                                                                                                                         ; 1       ;
; adc_convst_delay_value[14]                                                                                                           ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~5                                                                               ; 1       ;
; Add0~0                                                                                                                               ; 1       ;
; adc_convst_cmd_count~1                                                                                                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~0                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]               ; 1       ;
; adc_channel_select[0]~2                                                                                                              ; 1       ;
; adc_channel_select[1]~0                                                                                                              ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[4]                                                                 ; 1       ;
; transfer_storage_register[5]                                                                                                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[7]~7                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~23                             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3COUT1_10       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3               ; 1       ;
; LessThan0~7COUT1_116                                                                                                                 ; 1       ;
; LessThan0~7                                                                                                                          ; 1       ;
; adc_convst_delay_value[15]                                                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]                     ; 1       ;
; next[3]~1                                                                                                                            ; 1       ;
; next[3]~0                                                                                                                            ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[5]                                                                 ; 1       ;
; transfer_storage_register[6]                                                                                                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]                        ; 1       ;
; adc_cnvst_reg~22                                                                                                                     ; 1       ;
; adc_cnvst_reg~19                                                                                                                     ; 1       ;
; adc_cnvst_reg~17                                                                                                                     ; 1       ;
; spi_iface_model:SPI_IFACE_INST|next[0]~2                                                                                             ; 1       ;
; master_spi_initiate_receive_reg                                                                                                      ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[6]                                                                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~3                           ; 1       ;
; adc_conv_start~0                                                                                                                     ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|DATA_OUT~2                                                                   ; 1       ;
; spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|shift_reg[7]                                                                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~1                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0                         ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------+
; Routing Usage Summary                        ;
+-----------------------+----------------------+
; Routing Resource Type ; Usage                ;
+-----------------------+----------------------+
; C4s                   ; 256 / 1,624 ( 16 % ) ;
; Direct links          ; 131 / 1,930 ( 7 % )  ;
; Global clocks         ; 4 / 4 ( 100 % )      ;
; LAB clocks            ; 30 / 56 ( 54 % )     ;
; LUT chains            ; 5 / 513 ( < 1 % )    ;
; Local interconnects   ; 595 / 1,930 ( 31 % ) ;
; R4s                   ; 281 / 1,472 ( 19 % ) ;
+-----------------------+----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.91) ; Number of LABs  (Total = 57) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 0                            ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 1                            ;
; 8                                          ; 0                            ;
; 9                                          ; 2                            ;
; 10                                         ; 54                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.25) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 47                           ;
; 1 Clock                            ; 53                           ;
; 1 Clock enable                     ; 11                           ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Clock enables                    ; 9                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 9.70) ; Number of LABs  (Total = 57) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 2                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 40                           ;
; 11                                          ; 5                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.86) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 4                            ;
; 3                                               ; 6                            ;
; 4                                               ; 9                            ;
; 5                                               ; 7                            ;
; 6                                               ; 8                            ;
; 7                                               ; 6                            ;
; 8                                               ; 8                            ;
; 9                                               ; 2                            ;
; 10                                              ; 4                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.60) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 2                            ;
; 8                                            ; 4                            ;
; 9                                            ; 8                            ;
; 10                                           ; 8                            ;
; 11                                           ; 6                            ;
; 12                                           ; 6                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device 5M570ZT100C5 for design "EPT_5M57_AP_U2_Top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 5M80ZT100C5 is compatible
    Info (176445): Device 5M80ZT100I5 is compatible
    Info (176445): Device 5M160ZT100C5 is compatible
    Info (176445): Device 5M160ZT100I5 is compatible
    Info (176445): Device 5M240ZT100C5 is compatible
    Info (176445): Device 5M240ZT100I5 is compatible
    Info (176445): Device 5M570ZT100I5 is compatible
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 57 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Info (332104): Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'
Warning (332049): Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Positional argument: object_list targets with value [get_ports {LB_SER[0]}] contains no input ports
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {CLK_66}]  1.000 [get_ports {LB_SER[0]}]
Warning (332049): Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Positional argument: object_list targets with value [get_ports {LB_SER[1]}] contains no input ports
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {CLK_66}]  1.000 [get_ports {LB_SER[1]}]
Warning (332060): Node: aa[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR is being clocked by aa[1]
Warning (332060): Node: spi_iface_model:SPI_IFACE_INST|CLK_SPI was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst|DATA_OUT is being clocked by spi_iface_model:SPI_IFACE_INST|CLK_SPI
Warning (332060): Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]
Warning (332061): Virtual clock aa[1] is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   15.150        aa[1]
    Info (332111):   15.150       CLK_66
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186215): Automatically promoted signal "aa[1]" to use Global clock in PIN 12
Info (186216): Automatically promoted some destinations of signal "spi_iface_model:SPI_IFACE_INST|CLK_SPI" to use Global clock
    Info (186217): Destination "spi_iface_model:SPI_IFACE_INST|CLK_SPI" may be non-global or may not use global clock
Info (186216): Automatically promoted some destinations of signal "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]" to use Global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~1_I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_I" may be non-global or may not use global clock
Info (186216): Automatically promoted some destinations of signal "aa[0]" to use Global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~1_I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3]~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I" may be non-global or may not use global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5]~I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~2_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~8_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~13_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~14_I" may be non-global or may not use global clock
    Info (186218): Limited to 10 non-global destinations
Info (186228): Pin "aa[0]" drives global clock, but is not placed in a dedicated clock pin position
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  9 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.04 seconds.
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 806 megabytes
    Info: Processing ended: Sat Aug 15 02:06:04 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg.


