<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.639</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.639</CP_FINAL>
  <CP_ROUTE>8.639</CP_ROUTE>
  <CP_SYNTH>8.276</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.361</SLACK_FINAL>
  <SLACK_ROUTE>1.361</SLACK_ROUTE>
  <SLACK_SYNTH>1.724</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.361</WNS_FINAL>
  <WNS_ROUTE>1.361</WNS_ROUTE>
  <WNS_SYNTH>1.724</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>24</BRAM>
    <CLB>0</CLB>
    <DSP>4</DSP>
    <FF>635</FF>
    <LATCH>0</LATCH>
    <LUT>578</LUT>
    <SLICE>256</SLICE>
    <SRL>12</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="flashattn" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="6">K_tile_U Q_tile_U V_tile_U grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120 grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96 grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82</SubModules>
    <Resources BRAM="24" DSP="4" FF="635" LUT="578" LogicLUT="566" RAMB36="12" SRL="12"/>
    <LocalResources FF="40"/>
  </RtlModule>
  <RtlModule CELL="inst/K_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/Q_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/V_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3">
    <SubModules count="3">fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U17 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources DSP="4" FF="509" LUT="478" LogicLUT="466" SRL="12"/>
    <LocalResources FF="96" LUT="64" LogicLUT="52" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
    <Resources DSP="2" FF="206" LUT="189" LogicLUT="189"/>
    <LocalResources FF="97" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
    <Resources DSP="2" FF="205" LUT="204" LogicLUT="204"/>
    <LocalResources FF="96"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="53" LogicLUT="53"/>
    <LocalResources FF="41" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="47" LogicLUT="47"/>
    <LocalResources FF="41" LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.998" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="2.418" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="20" SLACK="1.361" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.925" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="2.345" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="20" SLACK="1.434" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.796" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="2.154" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="19" SLACK="1.563" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.750" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="2.108" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="19" SLACK="1.609" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.448" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="1.806" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]" LOGIC_LEVELS="1" MAX_FANOUT="54" SLACK="1.994" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/flashattn_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/flashattn_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/flashattn_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/flashattn_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/flashattn_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/flashattn_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/flashattn_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/flashattn_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
