xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 CORE_MS2.ngc CORE_MS2.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CORE_MS2_map.ncd CORE_MS2.ngd CORE_MS2.pcf 
par -w -intstyle ise -ol high -mt off CORE_MS2_map.ncd CORE_MS2.ncd CORE_MS2.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CORE_MS2.twx CORE_MS2.ncd -o CORE_MS2.twr CORE_MS2.pcf 
bitgen -intstyle ise -f CORE_MS2.ut CORE_MS2.ncd 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/CORE_MS2.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 CORE_MS2.ngc CORE_MS2.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CORE_MS2_map.ncd CORE_MS2.ngd CORE_MS2.pcf 
par -w -intstyle ise -ol high -mt off CORE_MS2_map.ncd CORE_MS2.ncd CORE_MS2.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CORE_MS2.twx CORE_MS2.ncd -o CORE_MS2.twr CORE_MS2.pcf 
bitgen -intstyle ise -f CORE_MS2.ut CORE_MS2.ncd 
