Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:23:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.088ns (37.257%)  route 0.148ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Net Delay (Source):      1.979ns (routing 0.855ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.937ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.540    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.599 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.979     2.578    a4_add/clock_IBUF_BUFG
    SLICE_X28Y165                                                     r  a4_add/out_o1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.088     2.666 r  a4_add/out_o1_reg[25]/Q
                         net (fo=1, estimated)        0.148     2.814    delay_a5/out_o1[23]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     2.225     3.172    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[25]_srl2/CLK
                         clock pessimism             -0.495     2.676    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     2.867    delay_a5/d5_reg1_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.087ns (36.990%)  route 0.148ns (63.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Net Delay (Source):      1.981ns (routing 0.855ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.937ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.540    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.599 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.981     2.580    a4_add/clock_IBUF_BUFG
    SLICE_X28Y165                                                     r  a4_add/out_o1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.087     2.667 r  a4_add/out_o1_reg[26]/Q
                         net (fo=1, estimated)        0.148     2.815    delay_a5/out_o1[24]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     2.225     3.172    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[26]_srl2/CLK
                         clock pessimism             -0.495     2.676    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     2.867    delay_a5/d5_reg1_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.051ns (31.511%)  route 0.111ns (68.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.266ns (routing 0.605ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.266     1.713    a4_add/clock_IBUF_BUFG
    SLICE_X30Y164                                                     r  a4_add/out_o1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDRE (Prop_FDRE_C_Q)         0.051     1.764 r  a4_add/out_o1_reg[18]/Q
                         net (fo=1, estimated)        0.111     1.874    delay_a5/out_o1[17]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[18]_srl2/CLK
                         clock pessimism             -0.381     1.766    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.886    delay_a5/d5_reg1_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.051ns (29.002%)  route 0.125ns (70.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.257ns (routing 0.605ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.257     1.704    a4_add/clock_IBUF_BUFG
    SLICE_X28Y165                                                     r  a4_add/out_o1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDRE (Prop_FDRE_C_Q)         0.051     1.755 r  a4_add/out_o1_reg[12]/Q
                         net (fo=1, estimated)        0.125     1.879    delay_a5/out_o1[11]
    SLICE_X29Y164        SRL16E                                       r  delay_a5/d5_reg1_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y164                                                     r  delay_a5/d5_reg1_reg[12]_srl2/CLK
                         clock pessimism             -0.381     1.766    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.886    delay_a5/d5_reg1_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.051ns (28.622%)  route 0.127ns (71.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.257ns (routing 0.605ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.257     1.704    a4_add/clock_IBUF_BUFG
    SLICE_X28Y163                                                     r  a4_add/out_o1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDSE (Prop_FDSE_C_Q)         0.051     1.755 r  a4_add/out_o1_reg[28]/Q
                         net (fo=1, estimated)        0.127     1.882    delay_a5/out_o1[26]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[28]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[28]_srl2/CLK
                         clock pessimism             -0.381     1.766    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.886    delay_a5/d5_reg1_reg[28]_srl2
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 x7_mul/u0/infb_f_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/inf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.097ns (52.008%)  route 0.090ns (47.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      1.202ns (routing 0.605ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.686ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.202     1.649    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X22Y178                                                     r  x7_mul/u0/infb_f_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_FDRE_C_Q)         0.052     1.701 r  x7_mul/u0/infb_f_r_reg/Q
                         net (fo=3, estimated)        0.074     1.774    x7_mul/u0/infb_f_r
    SLICE_X22Y180                                                     r  x7_mul/u0/inf_i_1__16/I2
    SLICE_X22Y180        LUT4 (Prop_LUT4_I2_O)        0.045     1.819 r  x7_mul/u0/inf_i_1__16/O
                         net (fo=1, routed)           0.016     1.835    x7_mul/u0/inf0
    SLICE_X22Y180        FDRE                                         r  x7_mul/u0/inf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.415     2.104    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X22Y180                                                     r  x7_mul/u0/inf_reg/C
                         clock pessimism             -0.324     1.781    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.056     1.837    x7_mul/u0/inf_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.051ns (32.812%)  route 0.104ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.262ns (routing 0.605ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.262     1.709    a4_add/clock_IBUF_BUFG
    SLICE_X29Y166                                                     r  a4_add/out_o1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y166        FDRE (Prop_FDRE_C_Q)         0.051     1.760 r  a4_add/out_o1_reg[17]/Q
                         net (fo=1, estimated)        0.104     1.864    delay_a5/out_o1[16]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[17]_srl2/CLK
                         clock pessimism             -0.403     1.745    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.865    delay_a5/d5_reg1_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.052ns (27.414%)  route 0.138ns (72.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.257ns (routing 0.605ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.257     1.704    a4_add/clock_IBUF_BUFG
    SLICE_X28Y165                                                     r  a4_add/out_o1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.052     1.756 r  a4_add/out_o1_reg[24]/Q
                         net (fo=1, estimated)        0.138     1.893    delay_a5/out_o1[22]
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[24]_srl2/CLK
                         clock pessimism             -0.381     1.766    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.886    delay_a5/d5_reg1_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 x7_mul/u0/infb_f_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/opb_inf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.082ns (41.551%)  route 0.115ns (58.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      1.202ns (routing 0.605ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.686ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.202     1.649    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X22Y178                                                     r  x7_mul/u0/infb_f_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_FDRE_C_Q)         0.052     1.701 r  x7_mul/u0/infb_f_r_reg/Q
                         net (fo=3, estimated)        0.100     1.801    x7_mul/u0/infb_f_r
    SLICE_X22Y180                                                     r  x7_mul/u0/opb_inf_i_1__4/I1
    SLICE_X22Y180        LUT2 (Prop_LUT2_I1_O)        0.030     1.831 r  x7_mul/u0/opb_inf_i_1__4/O
                         net (fo=1, routed)           0.015     1.846    x7_mul/u0/ind1
    SLICE_X22Y180        FDRE                                         r  x7_mul/u0/opb_inf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.415     2.104    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X22Y180                                                     r  x7_mul/u0/opb_inf_reg/C
                         clock pessimism             -0.324     1.781    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.056     1.837    x7_mul/u0/opb_inf_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.052ns (21.839%)  route 0.186ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.246ns (routing 0.605ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.686ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.246     1.693    a4_add/clock_IBUF_BUFG
    SLICE_X27Y165                                                     r  a4_add/out_o1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165        FDRE (Prop_FDRE_C_Q)         0.052     1.745 r  a4_add/out_o1_reg[31]/Q
                         net (fo=1, estimated)        0.186     1.931    delay_a5/I1
    SLICE_X29Y165        SRL16E                                       r  delay_a5/d5_reg1_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.458     2.147    delay_a5/clock_IBUF_BUFG
    SLICE_X29Y165                                                     r  delay_a5/d5_reg1_reg[31]_srl2/CLK
                         clock pessimism             -0.381     1.766    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.154     1.920    delay_a5/d5_reg1_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.010    




