{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705437367070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705437367071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 23:36:06 2024 " "Processing started: Tue Jan 16 23:36:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705437367071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705437367071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE --gen_testbench " "Command: quartus_eda --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE --gen_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705437367071 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2C_CORE EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"I2C_CORE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1705437367351 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram\|ram_block1a0 " "Atom \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1705437367578 "|I2C_CORE|FIFO_RX:FIFO_RX|scfifo:scfifo_component|scfifo_h231:auto_generated|a_dpfifo_4q21:dpfifo|altsyncram_ihm1:FIFOram|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "EDA Netlist Writer" 0 -1 1705437367578 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "/home/turdi/Quartus_projects/I2C/simulation/modelsim/I2C_CORE.vt " "Generated Verilog Test Bench File /home/turdi/Quartus_projects/I2C/simulation/modelsim/I2C_CORE.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1705437367592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705437367618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 23:36:07 2024 " "Processing ended: Tue Jan 16 23:36:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705437367618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705437367618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705437367618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705437367618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705437388543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705437388544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 23:36:28 2024 " "Processing started: Tue Jan 16 23:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705437388544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1705437388544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp I2C_CORE -c I2C_CORE --netlist_type=sgate " "Command: quartus_npp I2C_CORE -c I2C_CORE --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1705437388545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705437388716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 23:36:28 2024 " "Processing ended: Tue Jan 16 23:36:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705437388716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705437388716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705437388716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1705437388716 ""}
