==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'dct/dct.c' ... 
dct/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
@I [HLS-10] Analyzing design file 'dct/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:40) in function 'MAT_Multiply2' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'RowCaching' (dct/matrixmath.c:47) because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'RowCaching' (dct/matrixmath.c:47) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:51) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_cached_row' (dct/matrixmath.c:36) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.0' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.1' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.2' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.3' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.4' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.5' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.6' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.7' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:39) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (dct/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc5556'
	 'MAT_Multiply_Loop_Row_proc440'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply2' (dct/matrixmath.c:31), detected/extracted 1 process function(s):
	 'MAT_Multiply2_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'DCT' (dct/dct.c:7), detected/extracted 1 process function(s):
	 'Block__proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (dct/matrixmath.c:40:4) to (dct/matrixmath.c:39:23) in function 'MAT_Multiply2_Loop_Row_proc'... converting 3 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc440'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:39:3) in function 'MAT_Multiply2_Loop_Row_proc'.
@W [XFORM-631] Renaming function 'MAT_Multiply_Loop_LoadRow_proc5556' (dct/matrixmath.c:11:4) into MAT_Multiply_Loop_LoadRow_proc.
@I [HLS-111] Elapsed time: 97.171 seconds; current memory usage: 146 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'DCT' ...
@W [SYN-103] Legalizing function name 'DCT_Block__proc' to 'DCT_Block_proc'.
@W [SYN-107] Renaming port name 'DCT/function' to 'DCT/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.656 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.876 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 46.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 4.969 seconds; current memory usage: 159 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.422 seconds; current memory usage: 160 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.624 seconds; current memory usage: 160 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.438 seconds; current memory usage: 161 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_load_2', dct/matrixmath.c:47) on array 'A' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.874 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.375 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.422 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.156 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.282 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.296 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.297 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 163 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 6.75 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 16 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_Row_proc440'.
@I [HLS-111] Elapsed time: 6.47 seconds; current memory usage: 185 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply'.
@I [HLS-111] Elapsed time: 1.937 seconds; current memory usage: 190 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 2.328 seconds; current memory usage: 192 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2'.
@I [HLS-111] Elapsed time: 2.374 seconds; current memory usage: 194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Block_proc'.
@I [HLS-111] Elapsed time: 0.454 seconds; current memory usage: 194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'DCT/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'DCT/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'DCT/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'DCT'.
@I [HLS-111] Elapsed time: 0.657 seconds; current memory usage: 194 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_171' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_272' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_173' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_074' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_675' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_076' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_277' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_178' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_779' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_680' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_681' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_582' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_483' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_784' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_785' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_586' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_087' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_488' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_189' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_690' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_091' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_592' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_393' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_394' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_295' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_596' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_497' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_498' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_799' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_3100' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_7101' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_5102' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_7103' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_2104' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_0105' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_2106' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_2107' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_3108' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_3109' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_4110' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_6111' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_4112' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_4113' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_1114' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_1115' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_6116' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_2117' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_1118' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_3119' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_1120' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_0121' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_6122' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_0123' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_7124' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_6125' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_0126' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_7127' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_5128' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_4129' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_3130' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_3131' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_5132' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_5133' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_2134' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_7_channel' using Shift Registers.
@I [RTMG-278] Implementing memory 'DCT_Block_proc_temp_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'DCT'.
@I [WVHDL-304] Generating RTL VHDL for 'DCT'.
@I [WVLOG-307] Generating RTL Verilog for 'DCT'.
@I [HLS-112] Total elapsed time: 155.844 seconds; peak memory usage: 194 MB.
@I [LIC-101] Checked in feature [HLS]
