(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "uart_onBoard")
  (DATE "Tue Feb 26 14:15:36 2019")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 0.95)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:137:137)(65:137:137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (63:133:133)(63:133:133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (95:95:189)(95:95:189))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_5\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT DI[1] (4:17:17)(4:17:17))
          (PORT DI[2] (6:19:19)(6:19:19))
          (PORT DI[3] (4:15:15)(4:15:15))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (PORT S[2] (9:18:18)(9:18:18))
          (PORT S[3] (9:17:17)(9:17:17))
          (IOPATH CYINIT CO[0] (165:402:402)(165:402:402))
          (IOPATH CYINIT CO[1] (144:366:366)(144:366:366))
          (IOPATH CYINIT CO[2] (169:441:441)(169:441:441))
          (IOPATH CYINIT CO[3] (173:432:432)(173:432:432))
          (IOPATH CYINIT O[0] (147:346:346)(147:346:346))
          (IOPATH CYINIT O[1] (176:421:421)(176:421:421))
          (IOPATH CYINIT O[2] (167:428:428)(167:428:428))
          (IOPATH CYINIT O[3] (190:478:478)(190:478:478))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH DI[1] CO[1] (92:278:278)(92:278:278))
          (IOPATH DI[1] CO[2] (118:340:340)(118:340:340))
          (IOPATH DI[1] CO[3] (115:331:331)(115:331:331))
          (IOPATH DI[1] O[2] (110:350:350)(110:350:350))
          (IOPATH DI[1] O[3] (131:394:394)(131:394:394))
          (IOPATH DI[2] CO[2] (71:216:216)(71:216:216))
          (IOPATH DI[2] CO[3] (88:239:239)(88:239:239))
          (IOPATH DI[2] O[3] (98:272:272)(98:272:272))
          (IOPATH DI[3] CO[3] (88:242:242)(88:242:242))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH S[2] CO[2] (72:218:218)(72:218:218))
          (IOPATH S[2] CO[3] (106:283:283)(106:283:283))
          (IOPATH S[2] O[2] (57:171:171)(57:171:171))
          (IOPATH S[2] O[3] (90:249:249)(90:249:249))
          (IOPATH S[3] CO[3] (106:282:282)(106:282:282))
          (IOPATH S[3] O[3] (54:170:170)(54:170:170))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (149:149:312)(149:149:312))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_4\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (147:147:313)(147:147:313))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_3\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (96:96:189)(96:96:189))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cathodes_7_OBUF\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:137:137)(65:137:137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (63:133:133)(63:133:133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:396)(207:207:396))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_9\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT DI[1] (4:17:17)(4:17:17))
          (PORT DI[2] (6:19:19)(6:19:19))
          (PORT DI[3] (4:15:15)(4:15:15))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (PORT S[2] (9:18:18)(9:18:18))
          (PORT S[3] (9:17:17)(9:17:17))
          (IOPATH CI CO[0] (76:187:187)(76:187:187))
          (IOPATH CI CO[1] (45:120:120)(45:120:120))
          (IOPATH CI CO[2] (65:173:173)(65:173:173))
          (IOPATH CI CO[3] (39:89:89)(39:89:89))
          (IOPATH CI O[0] (54:159:159)(54:159:159))
          (IOPATH CI O[1] (91:230:230)(91:230:230))
          (IOPATH CI O[2] (65:181:181)(65:181:181))
          (IOPATH CI O[3] (90:234:234)(90:234:234))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH DI[1] CO[1] (92:278:278)(92:278:278))
          (IOPATH DI[1] CO[2] (118:340:340)(118:340:340))
          (IOPATH DI[1] CO[3] (115:331:331)(115:331:331))
          (IOPATH DI[1] O[2] (110:350:350)(110:350:350))
          (IOPATH DI[1] O[3] (131:394:394)(131:394:394))
          (IOPATH DI[2] CO[2] (71:216:216)(71:216:216))
          (IOPATH DI[2] CO[3] (88:239:239)(88:239:239))
          (IOPATH DI[2] O[3] (98:272:272)(98:272:272))
          (IOPATH DI[3] CO[3] (88:242:242)(88:242:242))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH S[2] CO[2] (72:218:218)(72:218:218))
          (IOPATH S[2] CO[3] (106:283:283)(106:283:283))
          (IOPATH S[2] O[2] (57:171:171)(57:171:171))
          (IOPATH S[2] O[3] (90:249:249)(90:249:249))
          (IOPATH S[3] CO[3] (106:282:282)(106:282:282))
          (IOPATH S[3] O[3] (54:170:170)(54:170:170))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:402)(193:193:402))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_8\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (189:189:380)(189:189:380))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_7\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (134:134:289)(134:134:289))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_6\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:137:137)(65:137:137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (63:133:133)(63:133:133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (150:150:317)(150:150:317))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_15\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT DI[1] (4:17:17)(4:17:17))
          (PORT DI[2] (6:19:19)(6:19:19))
          (PORT DI[3] (4:15:15)(4:15:15))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (PORT S[2] (9:18:18)(9:18:18))
          (PORT S[3] (9:17:17)(9:17:17))
          (IOPATH CYINIT CO[0] (165:402:402)(165:402:402))
          (IOPATH CYINIT CO[1] (144:366:366)(144:366:366))
          (IOPATH CYINIT CO[2] (169:441:441)(169:441:441))
          (IOPATH CYINIT CO[3] (173:432:432)(173:432:432))
          (IOPATH CYINIT O[0] (147:346:346)(147:346:346))
          (IOPATH CYINIT O[1] (176:421:421)(176:421:421))
          (IOPATH CYINIT O[2] (167:428:428)(167:428:428))
          (IOPATH CYINIT O[3] (190:478:478)(190:478:478))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH DI[1] CO[1] (92:278:278)(92:278:278))
          (IOPATH DI[1] CO[2] (118:340:340)(118:340:340))
          (IOPATH DI[1] CO[3] (115:331:331)(115:331:331))
          (IOPATH DI[1] O[2] (110:350:350)(110:350:350))
          (IOPATH DI[1] O[3] (131:394:394)(131:394:394))
          (IOPATH DI[2] CO[2] (71:216:216)(71:216:216))
          (IOPATH DI[2] CO[3] (88:239:239)(88:239:239))
          (IOPATH DI[2] O[3] (98:272:272)(98:272:272))
          (IOPATH DI[3] CO[3] (88:242:242)(88:242:242))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH S[2] CO[2] (72:218:218)(72:218:218))
          (IOPATH S[2] CO[3] (106:283:283)(106:283:283))
          (IOPATH S[2] O[2] (57:171:171)(57:171:171))
          (IOPATH S[2] O[3] (90:249:249)(90:249:249))
          (IOPATH S[3] CO[3] (106:282:282)(106:282:282))
          (IOPATH S[3] O[3] (54:170:170)(54:170:170))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (151:151:308)(151:151:308))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_14\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (97:97:191)(97:97:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_13\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (155:155:310)(155:155:310))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cathodes_7_OBUF_1_2\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:137:137)(65:137:137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (63:133:133)(63:133:133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (201:201:401)(201:201:401))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_19\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT DI[1] (4:17:17)(4:17:17))
          (PORT DI[2] (6:19:19)(6:19:19))
          (PORT DI[3] (4:15:15)(4:15:15))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (PORT S[2] (9:18:18)(9:18:18))
          (PORT S[3] (9:17:17)(9:17:17))
          (IOPATH CI CO[0] (76:187:187)(76:187:187))
          (IOPATH CI CO[1] (45:120:120)(45:120:120))
          (IOPATH CI CO[2] (65:173:173)(65:173:173))
          (IOPATH CI CO[3] (39:89:89)(39:89:89))
          (IOPATH CI O[0] (54:159:159)(54:159:159))
          (IOPATH CI O[1] (91:230:230)(91:230:230))
          (IOPATH CI O[2] (65:181:181)(65:181:181))
          (IOPATH CI O[3] (90:234:234)(90:234:234))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH DI[1] CO[1] (92:278:278)(92:278:278))
          (IOPATH DI[1] CO[2] (118:340:340)(118:340:340))
          (IOPATH DI[1] CO[3] (115:331:331)(115:331:331))
          (IOPATH DI[1] O[2] (110:350:350)(110:350:350))
          (IOPATH DI[1] O[3] (131:394:394)(131:394:394))
          (IOPATH DI[2] CO[2] (71:216:216)(71:216:216))
          (IOPATH DI[2] CO[3] (88:239:239)(88:239:239))
          (IOPATH DI[2] O[3] (98:272:272)(98:272:272))
          (IOPATH DI[3] CO[3] (88:242:242)(88:242:242))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH S[2] CO[2] (72:218:218)(72:218:218))
          (IOPATH S[2] CO[3] (106:283:283)(106:283:283))
          (IOPATH S[2] O[2] (57:171:171)(57:171:171))
          (IOPATH S[2] O[3] (90:249:249)(90:249:249))
          (IOPATH S[3] CO[3] (106:282:282)(106:282:282))
          (IOPATH S[3] O[3] (54:170:170)(54:170:170))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (150:150:307)(150:150:307))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_18\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (95:95:189)(95:95:189))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_17\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:405)(205:205:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_16\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:137:137)(65:137:137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (63:133:133)(63:133:133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>\/display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (264:264:464)(264:264:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_23\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT DI[1] (4:17:17)(4:17:17))
          (PORT DI[2] (6:19:19)(6:19:19))
          (PORT DI[3] (4:15:15)(4:15:15))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (PORT S[2] (9:18:18)(9:18:18))
          (PORT S[3] (9:17:17)(9:17:17))
          (IOPATH CI CO[0] (76:187:187)(76:187:187))
          (IOPATH CI CO[1] (45:120:120)(45:120:120))
          (IOPATH CI CO[2] (65:173:173)(65:173:173))
          (IOPATH CI CO[3] (39:89:89)(39:89:89))
          (IOPATH CI O[0] (54:159:159)(54:159:159))
          (IOPATH CI O[1] (91:230:230)(91:230:230))
          (IOPATH CI O[2] (65:181:181)(65:181:181))
          (IOPATH CI O[3] (90:234:234)(90:234:234))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH DI[1] CO[1] (92:278:278)(92:278:278))
          (IOPATH DI[1] CO[2] (118:340:340)(118:340:340))
          (IOPATH DI[1] CO[3] (115:331:331)(115:331:331))
          (IOPATH DI[1] O[2] (110:350:350)(110:350:350))
          (IOPATH DI[1] O[3] (131:394:394)(131:394:394))
          (IOPATH DI[2] CO[2] (71:216:216)(71:216:216))
          (IOPATH DI[2] CO[3] (88:239:239)(88:239:239))
          (IOPATH DI[2] O[3] (98:272:272)(98:272:272))
          (IOPATH DI[3] CO[3] (88:242:242)(88:242:242))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH S[2] CO[2] (72:218:218)(72:218:218))
          (IOPATH S[2] CO[3] (106:283:283)(106:283:283))
          (IOPATH S[2] O[2] (57:171:171)(57:171:171))
          (IOPATH S[2] O[3] (90:249:249)(90:249:249))
          (IOPATH S[3] CO[3] (106:282:282)(106:282:282))
          (IOPATH S[3] O[3] (54:170:170)(54:170:170))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (151:151:308)(151:151:308))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_22\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (206:206:407)(206:206:407))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_21\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (96:96:189)(96:96:189))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_20\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE rx_empty_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1268:3190:3190)(1268:3190:3190))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1276:3198:3198)(1276:3198:3198))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1235:3157:3157)(1235:3157:3157))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1255:3177:3177)(1255:3177:3177))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1235:3157:3157)(1235:3157:3157))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1193:3114:3114)(1193:3114:3114))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1274:3196:3196)(1274:3196:3196))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1250:3172:3172)(1250:3172:3172))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1252:3173:3173)(1252:3173:3173))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1233:3155:3155)(1233:3155:3155))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1250:3171:3171)(1250:3171:3171))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1260:3182:3182)(1260:3182:3182))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1251:3173:3173)(1251:3173:3173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rx_IBUF)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (257:1338:1338)(257:1338:1338))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1237:3159:3159)(1237:3159:3159))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1218:3139:3139)(1218:3139:3139))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1239:3160:3160)(1239:3160:3160))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1253:3175:3175)(1253:3175:3175))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_BUFGP\/IBUFG)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (250:1330:1330)(250:1330:1330))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clock_BUFGP\/BUFG)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (26:76:76)(26:76:76))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_4_OBUF\/anodes_4_OBUF_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:142:142)(62:142:142))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/anodes_instance\/anodes\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (456:456:840)(456:456:840))
          (PORT ADR0 (460:460:837)(460:460:837))
          (PORT ADR2 (513:513:913)(513:513:913))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/anodes_instance\/anodes\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (456:456:840)(456:456:840))
          (PORT ADR0 (460:460:837)(460:460:837))
          (PORT ADR2 (513:513:913)(513:513:913))
          (IOPATH ADR1 O (44:97:97)(44:97:97))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
          (IOPATH ADR2 O (42:111:111)(42:111:111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_2_OBUF\/anodes_2_OBUF_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (67:148:148)(67:148:148))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/anodes_instance\/anodes\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (505:505:901)(505:505:901))
          (PORT ADR4 (372:372:627)(372:372:627))
          (PORT ADR1 (459:459:846)(459:459:846))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/anodes_instance\/anodes\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (505:505:901)(505:505:901))
          (PORT ADR4 (372:372:627)(372:372:627))
          (PORT ADR1 (459:459:846)(459:459:846))
          (IOPATH ADR2 O (42:110:110)(42:110:110))
          (IOPATH ADR4 O (49:104:104)(49:104:104))
          (IOPATH ADR1 O (43:95:95)(43:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_0_OBUF\/anodes_0_OBUF_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (67:148:148)(67:148:148))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/anodes_instance\/anodes\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (613:613:1083)(613:613:1083))
          (PORT ADR0 (760:760:1399)(760:760:1399))
          (PORT ADR1 (708:708:1311)(708:708:1311))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/anodes_instance\/anodes\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (613:613:1083)(613:613:1083))
          (PORT ADR0 (760:760:1399)(760:760:1399))
          (PORT ADR1 (708:708:1311)(708:708:1311))
          (IOPATH ADR4 O (49:104:104)(49:104:104))
          (IOPATH ADR0 O (44:102:102)(44:102:102))
          (IOPATH ADR1 O (43:95:95)(43:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display\/counter_mod4\/COUNTS_temp_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (27:68:68)(27:68:68))
          (IOPATH CLK O (118:275:275)(118:275:275))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mmux_nibble\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (169:169:344)(169:169:344))
          (PORT ADR2 (271:271:517)(271:271:517))
          (PORT ADR1 (346:346:722)(346:346:722))
          (PORT ADR4 (198:198:362)(198:198:362))
          (PORT ADR0 (840:840:1638)(840:840:1638))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/counter_mod4\/Mcount_count\.counter_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (169:169:344)(169:169:344))
          (PORT ADR2 (271:271:517)(271:271:517))
          (PORT ADR4 (198:198:362)(198:198:362))
          (IOPATH ADR3 O (49:114:114)(49:114:114))
          (IOPATH ADR2 O (43:115:115)(43:115:115))
          (IOPATH ADR4 O (49:103:103)(49:103:103))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (255:255:531)(255:255:531))
          (PORT ADR4 (167:167:312)(167:167:312))
          (PORT ADR0 (358:358:752)(358:358:752))
          (PORT ADR5 (80:80:130)(80:80:130))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE cathodes_0_OBUF\/cathodes_0_OBUF_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (68:142:142)(68:142:142))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE cathodes_0_OBUF\/cathodes_0_OBUF_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (73:153:153)(73:153:153))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (243:243:514)(243:243:514))
          (PORT ADR4 (163:163:317)(163:163:317))
          (PORT ADR2 (366:366:732)(366:366:732))
          (PORT ADR1 (300:300:614)(300:300:614))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (243:243:514)(243:243:514))
          (PORT ADR4 (163:163:317)(163:163:317))
          (PORT ADR2 (366:366:732)(366:366:732))
          (PORT ADR1 (300:300:614)(300:300:614))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
          (IOPATH ADR4 O (49:103:103)(49:103:103))
          (IOPATH ADR2 O (43:115:115)(43:115:115))
          (IOPATH ADR1 O (45:100:100)(45:100:100))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (298:298:621)(298:298:621))
          (PORT ADR2 (316:316:638)(316:316:638))
          (PORT ADR1 (298:298:608)(298:298:608))
          (PORT ADR4 (109:109:210)(109:109:210))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (298:298:621)(298:298:621))
          (PORT ADR2 (316:316:638)(316:316:638))
          (PORT ADR1 (298:298:608)(298:298:608))
          (PORT ADR4 (109:109:210)(109:109:210))
          (IOPATH ADR0 O (45:100:100)(45:100:100))
          (IOPATH ADR2 O (43:113:113)(43:113:113))
          (IOPATH ADR1 O (44:98:98)(44:98:98))
          (IOPATH ADR4 O (48:102:102)(48:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mmux_nibble\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:345)(185:185:345))
          (PORT ADR2 (272:272:534)(272:272:534))
          (PORT ADR5 (216:216:357)(216:216:357))
          (PORT ADR1 (283:283:604)(283:283:604))
          (PORT ADR0 (302:302:639)(302:302:639))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/counter_mod4\/COUNTS_temp\<1\>\/display\/counter_mod4\/COUNTS_temp\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (67:150:150)(67:150:150))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display\/counter_mod4\/COUNTS_temp_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (28:65:65)(28:65:65))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mmux_nibble\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (268:268:522)(268:268:522))
          (PORT ADR3 (245:245:453)(245:245:453))
          (PORT ADR0 (398:398:822)(398:398:822))
          (PORT ADR4 (180:180:337)(180:180:337))
          (PORT ADR1 (423:423:845)(423:423:845))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/counter_mod4\/Mcount_count\.counter_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (245:245:453)(245:245:453))
          (PORT ADR4 (180:180:337)(180:180:337))
          (IOPATH ADR3 O (45:115:115)(45:115:115))
          (IOPATH ADR4 O (51:107:107)(51:107:107))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (238:238:479)(238:238:479))
          (PORT ADR1 (348:348:723)(348:348:723))
          (PORT ADR3 (269:269:541)(269:269:541))
          (PORT ADR4 (175:175:343)(175:175:343))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/cathodes_instance\/Mram_cathodes_for_digit21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (238:238:479)(238:238:479))
          (PORT ADR1 (348:348:723)(348:348:723))
          (PORT ADR3 (269:269:541)(269:269:541))
          (PORT ADR4 (175:175:343)(175:175:343))
          (IOPATH ADR2 O (43:111:111)(43:111:111))
          (IOPATH ADR1 O (43:97:97)(43:97:97))
          (IOPATH ADR3 O (45:113:113)(45:113:113))
          (IOPATH ADR4 O (49:105:105)(49:105:105))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display\/counter_mod4\/COUNTS_temp_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/counter_mod4\/Mcount_count\.counter1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:252)(160:160:252))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_6_OBUF\/anodes_6_OBUF_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:142:142)(62:142:142))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/anodes_instance\/anodes\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (315:315:608)(315:315:608))
          (PORT ADR0 (313:313:635)(313:313:635))
          (PORT ADR1 (361:361:726)(361:361:726))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/anodes_instance\/anodes\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (315:315:608)(315:315:608))
          (PORT ADR0 (313:313:635)(313:313:635))
          (PORT ADR1 (361:361:726)(361:361:726))
          (IOPATH ADR2 O (42:111:111)(42:111:111))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
          (IOPATH ADR1 O (44:97:97)(44:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[0\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (60:149:149)(60:149:149))
          (PORT RST (992:1032:1772)(992:1032:1772))
          (IOPATH CLK O (112:259:259)(112:259:259))
          (IOPATH RST O (246:568:568)(246:568:568))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[3\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[3\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:114:114)(53:114:114))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[3\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (64:159:159)(64:159:159))
          (PORT RST (939:979:1672)(939:979:1672))
          (IOPATH CLK O (112:259:259)(112:259:259))
          (IOPATH RST O (246:568:568)(246:568:568))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[5\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:310)(164:164:310))
          (IOPATH ADR4 O (49:105:105)(49:105:105))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[4\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (22:46:46)(22:46:46))
          (PORT RST (939:979:1672)(939:979:1672))
          (IOPATH CLK O (99:231:231)(99:231:231))
          (IOPATH RST O (233:544:544)(233:544:544))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[1\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (60:149:149)(60:149:149))
          (PORT RST (939:979:1672)(939:979:1672))
          (IOPATH CLK O (112:259:259)(112:259:259))
          (IOPATH RST O (246:568:568)(246:568:568))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/cathodes_instance\/Mmux_nibble\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:744)(374:374:744))
          (PORT ADR5 (200:200:355)(200:200:355))
          (PORT ADR2 (166:166:357)(166:166:357))
          (PORT ADR4 (231:231:430)(231:231:430))
          (PORT ADR3 (216:216:432)(216:216:432))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[2\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[2\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:102:102)(53:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[2\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (94:148:148)(94:148:148))
          (PORT RST (941:982:1675)(941:982:1675))
          (IOPATH CLK O (102:243:243)(102:243:243))
          (IOPATH RST O (233:551:551)(233:551:551))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (139:279:279)(-93:-184:-184))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[5\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (60:149:149)(60:149:149))
          (PORT RST (825:865:1456)(825:865:1456))
          (IOPATH CLK O (112:259:259)(112:259:259))
          (IOPATH RST O (246:568:568)(246:568:568))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[6\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (100:159:159)(100:159:159))
          (PORT RST (827:868:1459)(827:868:1459))
          (IOPATH CLK O (118:275:275)(118:275:275))
          (IOPATH RST O (247:577:577)(247:577:577))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (113:249:249)(-93:-184:-184))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/clock_out_temp\/display\/clock_divisor_instance\/clock_out_temp_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:114:114)(53:114:114))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_out_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/PWR_27_o_clock_division\.counter\[13\]_equal_1_o\<13\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (473:473:905)(473:473:905))
          (PORT ADR0 (450:450:857)(450:450:857))
          (PORT ADR3 (381:381:711)(381:381:711))
          (PORT ADR2 (284:284:585)(284:284:585))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:407)(207:207:407))
          (PORT ADR1 (473:473:905)(473:473:905))
          (PORT ADR0 (450:450:857)(450:450:857))
          (PORT ADR3 (381:381:711)(381:381:711))
          (PORT ADR2 (284:284:585)(284:284:585))
          (IOPATH ADR4 O (49:105:105)(49:105:105))
          (IOPATH ADR1 O (43:97:97)(43:97:97))
          (IOPATH ADR0 O (45:101:101)(45:101:101))
          (IOPATH ADR3 O (45:113:113)(45:113:113))
          (IOPATH ADR2 O (43:111:111)(43:111:111))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (22:46:46)(22:46:46))
          (IOPATH CLK O (99:231:231)(99:231:231))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/PWR_27_o_clock_division\.counter\[13\]_equal_1_o\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (295:295:612)(295:295:612))
          (PORT ADR1 (282:282:594)(282:282:594))
          (PORT ADR4 (213:213:399)(213:213:399))
          (PORT ADR2 (281:281:565)(281:281:565))
          (PORT ADR5 (474:474:703)(474:474:703))
          (PORT ADR3 (267:267:524)(267:267:524))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (528:528:999)(528:528:999))
          (PORT ADR5 (378:378:608)(378:378:608))
          (PORT ADR3 (335:335:622)(335:335:622))
          (PORT ADR2 (302:302:585)(302:302:585))
          (PORT ADR4 (146:146:287)(146:146:287))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (532:532:1001)(532:532:1001))
          (PORT ADR5 (373:373:602)(373:373:602))
          (PORT ADR3 (341:341:624)(341:341:624))
          (PORT ADR2 (305:305:588)(305:305:588))
          (PORT ADR4 (146:146:284)(146:146:284))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (402:402:695)(402:402:695))
          (PORT ADR0 (468:468:908)(468:468:908))
          (PORT ADR3 (336:336:622)(336:336:622))
          (PORT ADR2 (243:243:483)(243:243:483))
          (PORT ADR5 (169:169:323)(169:169:323))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_14)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (399:399:762)(399:399:762))
          (PORT ADR3 (463:463:810)(463:463:810))
          (PORT ADR4 (280:280:491)(280:280:491))
          (PORT ADR2 (243:243:480)(243:243:480))
          (PORT ADR5 (114:114:223)(114:114:223))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (442:442:848)(442:442:848))
          (PORT ADR5 (312:312:498)(312:312:498))
          (PORT ADR3 (174:174:341)(174:174:341))
          (PORT ADR2 (316:316:602)(316:316:602))
          (PORT ADR4 (143:143:281)(143:143:281))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/PWR_27_o_clock_division\.counter\[13\]_equal_1_o\<13\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (228:228:466)(228:228:466))
          (PORT ADR5 (126:126:234)(126:126:234))
          (PORT ADR0 (295:295:627)(295:295:627))
          (PORT ADR1 (285:285:597)(285:285:597))
          (PORT ADR4 (165:165:309)(165:165:309))
          (PORT ADR3 (264:264:518)(264:264:518))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (316:316:544)(316:316:544))
          (PORT ADR0 (477:477:902)(477:477:902))
          (PORT ADR3 (355:355:679)(355:355:679))
          (PORT ADR2 (257:257:500)(257:257:500))
          (PORT ADR5 (169:169:323)(169:169:323))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (262:262:448)(262:262:448))
          (PORT ADR0 (484:484:909)(484:484:909))
          (PORT ADR3 (362:362:684)(362:362:684))
          (PORT ADR2 (256:256:496)(256:256:496))
          (PORT ADR5 (198:198:397)(198:198:397))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:332)(193:193:332))
          (PORT ADR1 (347:347:659)(347:347:659))
          (PORT ADR3 (233:233:442)(233:233:442))
          (PORT ADR2 (387:387:719)(387:387:719))
          (PORT ADR5 (110:110:202)(110:110:202))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_101)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (257:257:441)(257:257:441))
          (PORT ADR0 (349:349:666)(349:349:666))
          (PORT ADR2 (253:253:490)(253:253:490))
          (PORT ADR3 (423:423:791)(423:423:791))
          (PORT ADR5 (167:167:320)(167:167:320))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (327:327:641)(327:327:641))
          (PORT ADR5 (180:180:271)(180:180:271))
          (PORT ADR2 (253:253:487)(253:253:487))
          (PORT ADR3 (365:365:691)(365:365:691))
          (PORT ADR4 (146:146:286)(146:146:286))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (127:127:222)(127:127:222))
          (PORT ADR3 (253:253:465)(253:253:465))
          (PORT ADR1 (282:282:550)(282:282:550))
          (PORT ADR2 (456:456:834)(456:456:834))
          (PORT ADR5 (110:110:202)(110:110:202))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (424:424:845)(424:424:845))
          (PORT ADR4 (301:301:481)(301:301:481))
          (PORT ADR3 (300:300:562)(300:300:562))
          (PORT ADR2 (506:506:930)(506:506:930))
          (PORT ADR5 (113:113:205)(113:113:205))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<12\>\/display\/clock_divisor_instance\/clock_division\.counter\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<12\>\/display\/clock_divisor_instance\/clock_division\.counter\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_eqn_121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (339:339:673)(339:339:673))
          (PORT ADR4 (250:250:455)(250:250:455))
          (PORT ADR5 (153:153:246)(153:153:246))
          (PORT ADR2 (453:453:831)(453:453:831))
          (PORT ADR3 (137:137:304)(137:137:304))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display\/clock_divisor_instance\/Mcount_clock_division\.counter_xor\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (IOPATH CI CO[0] (76:187:187)(76:187:187))
          (IOPATH CI CO[1] (45:120:120)(45:120:120))
          (IOPATH CI CO[2] (65:173:173)(65:173:173))
          (IOPATH CI CO[3] (39:89:89)(39:89:89))
          (IOPATH CI O[0] (54:159:159)(54:159:159))
          (IOPATH CI O[1] (91:230:230)(91:230:230))
          (IOPATH CI O[2] (65:181:181)(65:181:181))
          (IOPATH CI O[3] (90:234:234)(90:234:234))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (184:184:343)(184:184:343))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display\/clock_divisor_instance\/clock_division\.counter\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (183:183:322)(183:183:322))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_24\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[7\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (60:149:149)(60:149:149))
          (PORT RST (388:428:721)(388:428:721))
          (IOPATH CLK O (112:259:259)(112:259:259))
          (IOPATH RST O (246:568:568)(246:568:568))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (26:63:63)(26:63:63))
          (PORT SRST (213:253:431)(213:253:431))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/count_hit_temp_COUNTS_temp\[4\]_MUX_18_o\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (283:283:597)(283:283:597))
          (PORT ADR3 (216:216:443)(216:216:443))
          (PORT ADR2 (189:189:383)(189:189:383))
          (PORT ADR1 (240:240:508)(240:240:508))
          (PORT ADR4 (233:233:441)(233:233:441))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/Mcount_COUNTS_temp_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (189:189:383)(189:189:383))
          (PORT ADR1 (240:240:508)(240:240:508))
          (PORT ADR4 (233:233:441)(233:233:441))
          (IOPATH ADR2 O (43:111:111)(43:111:111))
          (IOPATH ADR1 O (43:97:97)(43:97:97))
          (IOPATH ADR4 O (49:105:105)(49:105:105))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (PORT SRST (213:253:431)(213:253:431))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/Mcount_COUNTS_temp_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (187:187:378)(187:187:378))
          (PORT ADR5 (258:258:481)(258:258:481))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp\<4\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:116:116)(53:116:116))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (PORT SRST (208:248:413)(208:248:413))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/Mcount_COUNTS_temp_xor\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:720)(345:345:720))
          (PORT ADR4 (207:207:389)(207:207:389))
          (PORT ADR3 (279:279:554)(279:279:554))
          (PORT ADR0 (288:288:606)(288:288:606))
          (PORT ADR2 (234:234:469)(234:234:469))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/Mcount_COUNTS_temp_xor\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:720)(345:345:720))
          (PORT ADR4 (207:207:389)(207:207:389))
          (PORT ADR3 (279:279:554)(279:279:554))
          (PORT ADR0 (288:288:606)(288:288:606))
          (PORT ADR2 (234:234:469)(234:234:469))
          (IOPATH ADR1 O (43:95:95)(43:95:95))
          (IOPATH ADR4 O (49:104:104)(49:104:104))
          (IOPATH ADR3 O (44:111:111)(44:111:111))
          (IOPATH ADR0 O (44:102:102)(44:102:102))
          (IOPATH ADR2 O (42:110:110)(42:110:110))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (22:46:46)(22:46:46))
          (PORT SRST (208:248:413)(208:248:413))
          (IOPATH CLK O (99:231:231)(99:231:231))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp\<3\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (65:143:143)(65:143:143))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/Mmux_increase_n_bits11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (202:202:412)(202:202:412))
          (PORT ADR3 (345:345:606)(345:345:606))
          (PORT ADR2 (279:279:520)(279:279:520))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/Mmux_reset_out11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (202:202:412)(202:202:412))
          (PORT ADR3 (345:345:606)(345:345:606))
          (PORT ADR2 (279:279:520)(279:279:520))
          (IOPATH ADR4 O (51:107:107)(51:107:107))
          (IOPATH ADR3 O (45:115:115)(45:115:115))
          (IOPATH ADR2 O (42:114:114)(42:114:114))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (PORT SRST (250:290:466)(250:290:466))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_3_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (239:239:486)(239:239:486))
          (PORT ADR3 (281:281:546)(281:281:546))
          (PORT ADR1 (407:407:825)(407:407:825))
          (PORT ADR5 (129:129:237)(129:129:237))
          (PORT ADR0 (327:327:688)(327:327:688))
          (PORT ADR4 (121:121:215)(121:121:215))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd2\/uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd2_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (67:148:148)(67:148:148))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (275:275:460)(275:275:460))
          (PORT ADR3 (300:300:562)(300:300:562))
          (PORT ADR1 (323:323:708)(323:323:708))
          (PORT ADR2 (213:213:405)(213:213:405))
          (PORT ADR0 (1279:1279:2412)(1279:1279:2412))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/Mmux_load_tick_counter11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (275:275:460)(275:275:460))
          (PORT ADR2 (213:213:405)(213:213:405))
          (PORT ADR0 (1279:1279:2412)(1279:1279:2412))
          (IOPATH ADR4 O (49:104:104)(49:104:104))
          (IOPATH ADR2 O (42:110:110)(42:110:110))
          (IOPATH ADR0 O (44:102:102)(44:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<6\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:115:115)(53:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (434:434:847)(434:434:847))
          (PORT ADR3 (265:265:481)(265:265:481))
          (PORT ADR1 (306:306:576)(306:306:576))
          (PORT ADR4 (225:225:397)(225:225:397))
          (PORT ADR5 (174:174:326)(174:174:326))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (287:287:528)(287:287:528))
          (PORT ADR3 (357:357:664)(357:357:664))
          (PORT ADR1 (306:306:574)(306:306:574))
          (PORT ADR0 (385:385:792)(385:385:792))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count_hit_temp_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (225:225:398)(225:225:398))
          (PORT ADR2 (287:287:528)(287:287:528))
          (PORT ADR3 (357:357:664)(357:357:664))
          (PORT ADR1 (306:306:574)(306:306:574))
          (IOPATH ADR4 O (51:107:107)(51:107:107))
          (IOPATH ADR2 O (42:114:114)(42:114:114))
          (IOPATH ADR3 O (45:115:115)(45:115:115))
          (IOPATH ADR1 O (43:99:99)(43:99:99))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count_hit_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (22:46:46)(22:46:46))
          (IOPATH CLK O (99:231:231)(99:231:231))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count_hit_temp_PWR_11_o_MUX_11_o\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (326:326:702)(326:326:702))
          (PORT ADR5 (102:102:210)(102:102:210))
          (PORT ADR3 (313:313:644)(313:313:644))
          (PORT ADR2 (213:213:460)(213:213:460))
          (PORT ADR1 (325:325:689)(325:325:689))
          (PORT ADR4 (80:80:174)(80:80:174))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count_hit_temp_PWR_11_o_MUX_11_o\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (282:282:594)(282:282:594))
          (PORT ADR4 (145:145:282)(145:145:282))
          (PORT ADR3 (200:200:410)(200:200:410))
          (PORT ADR5 (158:158:301)(158:158:301))
          (PORT ADR2 (260:260:557)(260:260:557))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (512:512:950)(512:512:950))
          (PORT ADR4 (277:277:482)(277:277:482))
          (PORT ADR2 (311:311:567)(311:311:567))
          (PORT ADR5 (94:94:202)(94:94:202))
          (PORT ADR3 (244:244:456)(244:244:456))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (512:512:950)(512:512:950))
          (PORT ADR4 (276:276:480)(276:276:480))
          (PORT ADR2 (309:309:562)(309:309:562))
          (PORT ADR5 (147:147:290)(147:147:290))
          (PORT ADR3 (244:244:454)(244:244:454))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/count_hit_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (27:68:68)(27:68:68))
          (PORT SRST (304:345:566)(304:345:566))
          (IOPATH CLK O (118:275:275)(118:275:275))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/Mcount_COUNTS_temp_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (398:398:715)(398:398:715))
          (PORT ADR2 (334:334:628)(334:334:628))
          (PORT ADR1 (256:256:524)(256:256:524))
          (PORT ADR0 (1341:1341:2517)(1341:1341:2517))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/count_hit_temp_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:429)(205:205:429))
          (PORT ADR3 (398:398:715)(398:398:715))
          (PORT ADR2 (334:334:628)(334:334:628))
          (PORT ADR1 (256:256:524)(256:256:524))
          (PORT ADR0 (1341:1341:2517)(1341:1341:2517))
          (IOPATH ADR4 O (49:103:103)(49:103:103))
          (IOPATH ADR3 O (49:114:114)(49:114:114))
          (IOPATH ADR2 O (43:115:115)(43:115:115))
          (IOPATH ADR1 O (45:100:100)(45:100:100))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:102:102)(53:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (54:105:105)(54:105:105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:102:102)(53:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (38:79:79)(38:79:79))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (118:275:275)(118:275:275))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/Mcount_count\.counter411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (150:150:295)(150:150:295))
          (PORT ADR2 (298:298:612)(298:298:612))
          (PORT ADR0 (247:247:518)(247:247:518))
          (PORT ADR1 (230:230:498)(230:230:498))
          (PORT ADR3 (149:149:324)(149:149:324))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/Mcount_count\.counter1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (150:150:295)(150:150:295))
          (PORT ADR2 (298:298:612)(298:298:612))
          (PORT ADR0 (247:247:518)(247:247:518))
          (PORT ADR1 (230:230:498)(230:230:498))
          (PORT ADR3 (149:149:324)(149:149:324))
          (IOPATH ADR4 O (49:103:103)(49:103:103))
          (IOPATH ADR2 O (43:115:115)(43:115:115))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
          (IOPATH ADR1 O (45:100:100)(45:100:100))
          (IOPATH ADR3 O (49:114:114)(49:114:114))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (23:49:49)(23:49:49))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (102:243:243)(102:243:243))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (38:77:77)(38:77:77))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (118:275:275)(118:275:275))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/Mcount_count\.counter31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (183:183:385)(183:183:385))
          (PORT ADR4 (113:113:214)(113:113:214))
          (PORT ADR1 (231:231:498)(231:231:498))
          (PORT ADR3 (269:269:552)(269:269:552))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/PWR_13_o_count\.counter\[4\]_equal_2_o\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (290:290:623)(290:290:623))
          (PORT ADR2 (183:183:385)(183:183:385))
          (PORT ADR4 (113:113:214)(113:113:214))
          (PORT ADR1 (231:231:498)(231:231:498))
          (PORT ADR3 (269:269:552)(269:269:552))
          (IOPATH ADR0 O (45:100:100)(45:100:100))
          (IOPATH ADR2 O (43:113:113)(43:113:113))
          (IOPATH ADR4 O (48:102:102)(48:102:102))
          (IOPATH ADR1 O (44:98:98)(44:98:98))
          (IOPATH ADR3 O (47:113:113)(47:113:113))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/count_hit_temp)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (23:49:49)(23:49:49))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (102:243:243)(102:243:243))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (39:80:80)(39:80:80))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (118:275:275)(118:275:275))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-55:-55)(102:190:190))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/Mcount_count\.counter_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (300:300:638)(300:300:638))
          (PORT ADR2 (183:183:383)(183:183:383))
          (PORT ADR4 (160:160:305)(160:160:305))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/Mcount_count\.counter_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (300:300:638)(300:300:638))
          (PORT ADR4 (160:160:305)(160:160:305))
          (IOPATH ADR3 O (46:112:112)(46:112:112))
          (IOPATH ADR4 O (48:102:102)(48:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:336:554)(242:336:554))
          (PORT CLK (46:118:118)(46:118:118))
          (PORT I (23:49:49)(23:49:49))
          (PORT SRST (252:293:469)(252:293:469))
          (IOPATH CLK O (102:243:243)(102:243:243))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-53:-53)(97:176:176))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120:395:395)(-17:-33:-33))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count_hit_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (PORT SRST (340:380:638)(340:380:638))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count_hit_temp_PWR_14_o_MUX_26_o\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (135:135:244)(135:135:244))
          (PORT ADR3 (165:165:329)(165:165:329))
          (PORT ADR4 (122:122:215)(122:122:215))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (456:456:848)(456:456:848))
          (PORT ADR2 (271:271:525)(271:271:525))
          (PORT ADR3 (272:272:500)(272:272:500))
          (PORT ADR4 (202:202:404)(202:202:404))
          (PORT ADR5 (149:149:258)(149:149:258))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (459:459:849)(459:459:849))
          (PORT ADR2 (274:274:528)(274:274:528))
          (PORT ADR3 (278:278:502)(278:278:502))
          (PORT ADR5 (113:113:221)(113:113:221))
          (PORT ADR4 (192:192:340)(192:192:340))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (456:456:848)(456:456:848))
          (PORT ADR4 (203:203:350)(203:203:350))
          (PORT ADR3 (335:335:598)(335:335:598))
          (PORT ADR2 (213:213:453)(213:213:453))
          (PORT ADR5 (200:200:343)(200:200:343))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (25:63:63)(25:63:63))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_enable_stop_count1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (325:325:646)(325:325:646))
          (PORT ADR3 (341:341:602)(341:341:602))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (464:464:856)(464:464:856))
          (PORT ADR2 (215:215:468)(215:215:468))
          (PORT ADR4 (240:240:430)(240:240:430))
          (PORT ADR1 (325:325:646)(325:325:646))
          (PORT ADR3 (341:341:602)(341:341:602))
          (IOPATH ADR0 O (44:101:101)(44:101:101))
          (IOPATH ADR2 O (42:111:111)(42:111:111))
          (IOPATH ADR4 O (48:105:105)(48:105:105))
          (IOPATH ADR1 O (44:97:97)(44:97:97))
          (IOPATH ADR3 O (46:113:113)(46:113:113))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (498:498:939)(498:498:939))
          (PORT ADR2 (343:343:646)(343:343:646))
          (PORT ADR3 (272:272:501)(272:272:501))
          (PORT ADR4 (231:231:428)(231:231:428))
          (PORT ADR5 (115:115:208)(115:115:208))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter\<1\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (53:114:114)(53:114:114))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (PORT SRST (149:189:311)(149:189:311))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/Mcount_count\.counter_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (161:161:317)(161:161:317))
          (PORT ADR2 (189:189:383)(189:189:383))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/Mcount_count\.counter_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (213:213:441)(213:213:441))
          (PORT ADR4 (161:161:317)(161:161:317))
          (PORT ADR2 (189:189:383)(189:189:383))
          (IOPATH ADR3 O (45:113:113)(45:113:113))
          (IOPATH ADR4 O (49:105:105)(49:105:105))
          (IOPATH ADR2 O (43:111:111)(43:111:111))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (22:46:46)(22:46:46))
          (PORT SRST (149:189:311)(149:189:311))
          (IOPATH CLK O (99:231:231)(99:231:231))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-44:-44)(93:165:165))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (39:80:80)(39:80:80))
          (PORT SRST (149:189:311)(149:189:311))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:311:311)(-25:-48:-48))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/Mcount_count\.counter_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (134:134:226)(134:134:226))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<8\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:128:128)(62:128:128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<8\>\/uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (62:127:127)(62:127:127))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:77:77)(38:77:77))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (557:557:1050)(557:557:1050))
          (PORT ADR4 (267:267:472)(267:267:472))
          (PORT ADR2 (342:342:633)(342:342:633))
          (PORT ADR5 (148:148:255)(148:148:255))
          (PORT ADR3 (137:137:304)(137:137:304))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:82:82)(29:82:82))
          (PORT I (38:78:78)(38:78:78))
          (IOPATH CLK O (112:259:259)(112:259:259))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-44:-44)(94:177:177))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:78:78)(-32:-10:-10))
        (RECREM(negedge RST) (posedge CLK) (146:290:290)(-99:-199:-199))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/Mcount_count\.counter_xor\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:17:17)(3:17:17))
          (PORT S[0] (10:20:20)(10:20:20))
          (PORT S[1] (9:18:18)(9:18:18))
          (IOPATH CI CO[0] (76:187:187)(76:187:187))
          (IOPATH CI CO[1] (45:120:120)(45:120:120))
          (IOPATH CI CO[2] (65:173:173)(65:173:173))
          (IOPATH CI CO[3] (39:89:89)(39:89:89))
          (IOPATH CI O[0] (54:159:159)(54:159:159))
          (IOPATH CI O[1] (91:230:230)(91:230:230))
          (IOPATH CI O[2] (65:181:181)(65:181:181))
          (IOPATH CI O[3] (90:234:234)(90:234:234))
          (IOPATH DI[0] CO[0] (85:249:249)(85:249:249))
          (IOPATH DI[0] CO[1] (103:294:294)(103:294:294))
          (IOPATH DI[0] CO[2] (129:354:354)(129:354:354))
          (IOPATH DI[0] CO[3] (129:341:341)(129:341:341))
          (IOPATH DI[0] O[1] (94:248:248)(94:248:248))
          (IOPATH DI[0] O[2] (122:362:362)(122:362:362))
          (IOPATH DI[0] O[3] (143:406:406)(143:406:406))
          (IOPATH S[0] CO[0] (89:256:256)(89:256:256))
          (IOPATH S[0] CO[1] (118:322:322)(118:322:322))
          (IOPATH S[0] CO[2] (144:383:383)(144:383:383))
          (IOPATH S[0] CO[3] (142:375:375)(142:375:375))
          (IOPATH S[0] O[0] (60:167:167)(60:167:167))
          (IOPATH S[0] O[1] (96:283:283)(96:283:283))
          (IOPATH S[0] O[2] (136:387:387)(136:387:387))
          (IOPATH S[0] O[3] (156:432:432)(156:432:432))
          (IOPATH S[1] CO[1] (126:349:349)(126:349:349))
          (IOPATH S[1] CO[2] (153:410:410)(153:410:410))
          (IOPATH S[1] CO[3] (146:394:394)(146:394:394))
          (IOPATH S[1] O[1] (56:151:151)(56:151:151))
          (IOPATH S[1] O[2] (143:414:414)(143:414:414))
          (IOPATH S[1] O[3] (163:459:459)(163:459:459))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (486:486:931)(486:486:931))
          (PORT ADR2 (344:344:647)(344:344:647))
          (PORT ADR3 (271:271:496)(271:271:496))
          (PORT ADR5 (145:145:251)(145:145:251))
          (PORT ADR4 (82:82:177)(82:82:177))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (170:170:321)(170:170:321))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (147:147:286)(147:147:286))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv_10\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/Mcount_count\.counter_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (475:475:902)(475:475:902))
          (PORT ADR2 (414:414:768)(414:414:768))
          (PORT ADR0 (335:335:654)(335:335:654))
          (PORT ADR3 (229:229:448)(229:229:448))
          (PORT ADR4 (219:219:428)(219:219:428))
          (PORT ADR5 (120:120:218)(120:120:218))
          (IOPATH ADR1 O (45:97:97)(45:97:97))
          (IOPATH ADR2 O (45:97:97)(45:97:97))
          (IOPATH ADR0 O (45:97:97)(45:97:97))
          (IOPATH ADR3 O (45:97:97)(45:97:97))
          (IOPATH ADR4 O (45:97:97)(45:97:97))
          (IOPATH ADR5 O (45:97:97)(45:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_0_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (807:807:2034)(807:807:2034))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_0_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (313:313:1188)(313:313:1188))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_1_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (1005:1005:2377)(1005:1005:2377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_1_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (338:338:1212)(338:338:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_2_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (623:623:1676)(623:623:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_2_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (842:842:2157)(842:842:2157))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_3_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (784:784:2035)(784:784:2035))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_3_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (663:663:1840)(663:663:1840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_4_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (727:727:1810)(727:727:1810))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_4_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (269:269:1090)(269:269:1090))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_5_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (841:841:2071)(841:841:2071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_5_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (508:508:1517)(508:508:1517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_6_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (574:574:1576)(574:574:1576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_6_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (1242:1242:2767)(1242:1242:2767))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_7_OBUF\/I)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (926:926:2222)(926:926:2222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clock_BUFGP\/BUFG\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (644:644:1525)(644:644:1525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/counter_mod4\/COUNTS_temp_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (635:635:1067)(635:635:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/counter_mod4\/COUNTS_temp_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (635:635:1067)(635:635:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/counter_mod4\/COUNTS_temp_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (635:635:1067)(635:635:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[0\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (932:932:1622)(932:932:1622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[0\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (117:117:228)(117:117:228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[3\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (871:871:1515)(871:871:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[3\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (180:180:355)(180:180:355))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[4\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (871:871:1515)(871:871:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[1\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (871:871:1515)(871:871:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[1\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (119:119:233)(119:119:233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[2\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (871:871:1515)(871:871:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[2\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (124:124:253)(124:124:253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[5\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (853:853:1522)(853:853:1522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[5\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (181:181:372)(181:181:372))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[6\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (853:853:1522)(853:853:1522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[6\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (1050:1050:1941)(1050:1050:1941))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_out_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (564:564:1246)(564:564:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (564:564:1246)(564:564:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_4\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (563:563:1246)(563:563:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_3\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (563:563:1246)(563:563:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (563:563:1246)(563:563:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (563:563:1246)(563:563:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_9\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1244)(562:562:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_6\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1244)(562:562:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_5\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1244)(562:562:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_7\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1242)(562:562:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_10\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1242)(562:562:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_8\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (562:562:1242)(562:562:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_11\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (560:560:1241)(560:560:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_13\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (559:559:1240)(559:559:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display\/clock_divisor_instance\/clock_division\.counter_12\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (560:560:1241)(560:560:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[7\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (295:295:549)(295:295:549))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/received_byte_reg\/shift_reg\[7\]\.shift_reg_right\.flipflop\/flipflop_d\/q_temp\/IN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (1361:1361:2507)(1361:1361:2507))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (275:275:503)(275:275:503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (275:275:503)(275:275:503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_4\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (223:223:407)(223:223:407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (223:223:407)(223:223:407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/COUNTS_temp_3\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1222)(556:556:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_6\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1219)(556:556:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_cu_inst\/current_state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1219)(556:556:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count_hit_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1219)(556:556:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_5\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (555:555:1218)(555:555:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_4\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (555:555:1218)(555:555:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_tick\/count_hit_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (316:316:560)(316:316:560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_4\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_3\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/count_hit_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_stop\/COUNTS_temp_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (278:278:478)(278:278:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count_hit_temp\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (258:258:489)(258:258:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_3\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1220)(556:556:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1220)(556:556:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1220)(556:556:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (556:556:1220)(556:556:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_7\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (555:555:1218)(555:555:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_1\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (258:258:489)(258:258:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_2\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (258:258:489)(258:258:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/counter_n_bits\/count\.counter_0\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (258:258:489)(258:258:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_8\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (555:555:1218)(555:555:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst\/uart_rx_inst\/uart_rx_po_inst\/baud_generator\/count\.counter_9\/CLK)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (555:555:1218)(555:555:1218))
        )
      )
  )
)
