Flow report for cyclone_PLL
Wed Sep 02 13:03:27 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Flow Summary                                                       ;
+-------------------------+------------------------------------------+
; Flow Status             ; Successful - Wed Sep 02 13:03:26 2009    ;
; Quartus II Version      ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name           ; cyclone_PLL                              ;
; Top-level Entity Name   ; cyclone_PLL_top                          ;
; Family                  ; Cyclone                                  ;
; Device                  ; EP1C3T144C8                              ;
; Timing Models           ; Final                                    ;
; Met timing requirements ; N/A                                      ;
; Total logic elements    ; 0 / 2,910 ( 0 % )                        ;
; Total pins              ; 4 / 104 ( 4 % )                          ;
; Total virtual pins      ; 0                                        ;
; Total memory bits       ; 0 / 59,904 ( 0 % )                       ;
; Total PLLs              ; 1 / 1 ( 100 % )                          ;
+-------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/02/2009 13:02:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; cyclone_PLL         ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                          ;
+------------------------------------+-----------------------------------------------------------------------------------+---------------+-----------------+----------------+
; Assignment Name                    ; Value                                                                             ; Default Value ; Entity Name     ; Section Id     ;
+------------------------------------+-----------------------------------------------------------------------------------+---------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID              ; 133845674237.125186777502876                                                      ; --            ; --              ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                                                                           ; --            ; --              ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim (Verilog)                                                                ; <None>        ; --              ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                                                                              ; --            ; --              ; eda_simulation ;
; IP_TOOL_NAME                       ; ALTPLL                                                                            ; --            ; --              ; --             ;
; IP_TOOL_VERSION                    ; 8.1                                                                               ; --            ; --              ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                                                ; --            ; --              ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                                                 ; --            ; --              ; --             ;
; MISC_FILE                          ; PLL_ctrl.bsf                                                                      ; --            ; --              ; --             ;
; MISC_FILE                          ; PLL_ctrl_inst.v                                                                   ; --            ; --              ; --             ;
; MISC_FILE                          ; PLL_ctrl_bb.v                                                                     ; --            ; --              ; --             ;
; MISC_FILE                          ; PLL_ctrl.ppf                                                                      ; --            ; --              ; --             ;
; MISC_FILE                          ; E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex7_Cyclone_PLL_Test1/cyclone_PLL.dpf ; --            ; --              ; --             ;
; PARTITION_COLOR                    ; 16764057                                                                          ; --            ; cyclone_PLL_top ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                                                                            ; --            ; cyclone_PLL_top ; Top            ;
; TOP_LEVEL_ENTITY                   ; cyclone_PLL_top                                                                   ; cyclone_PLL   ; --              ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                                               ; --            ; --              ; eda_blast_fpga ;
; USE_TIMEQUEST_TIMING_ANALYZER      ; On                                                                                ; Off           ; --              ; --             ;
+------------------------------------+-----------------------------------------------------------------------------------+---------------+-----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 171 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 204 MB              ; 00:00:02                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 140 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 134 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 122 MB              ; 00:00:01                           ;
; Total                     ; 00:00:16     ; --                      ; --                  ; 00:00:09                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; e227072982a2428  ; Windows XP ; 5.1        ; i686           ;
; Fitter                    ; e227072982a2428  ; Windows XP ; 5.1        ; i686           ;
; Assembler                 ; e227072982a2428  ; Windows XP ; 5.1        ; i686           ;
; TimeQuest Timing Analyzer ; e227072982a2428  ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer        ; e227072982a2428  ; Windows XP ; 5.1        ; i686           ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off cyclone_PLL -c cyclone_PLL
quartus_fit --read_settings_files=off --write_settings_files=off cyclone_PLL -c cyclone_PLL
quartus_asm --read_settings_files=off --write_settings_files=off cyclone_PLL -c cyclone_PLL
quartus_sta cyclone_PLL -c cyclone_PLL
quartus_eda --read_settings_files=off --write_settings_files=off cyclone_PLL -c cyclone_PLL



