DECL|ADC_CLK_EN_RX_WD|macro|ADC_CLK_EN_RX_WD
DECL|ADC_CLK_EN_RX_WU|macro|ADC_CLK_EN_RX_WU
DECL|ADC_CLK_EN_TX_WD|macro|ADC_CLK_EN_TX_WD
DECL|ADC_CLK_EN_TX_WU|macro|ADC_CLK_EN_TX_WU
DECL|ADC_DAC_EN_RX_WD|macro|ADC_DAC_EN_RX_WD
DECL|ADC_DAC_EN_RX_WU|macro|ADC_DAC_EN_RX_WU
DECL|ADC_DAC_EN_TX_WD|macro|ADC_DAC_EN_TX_WD
DECL|ADC_DAC_EN_TX_WU|macro|ADC_DAC_EN_TX_WU
DECL|ADC_EN_RX_WD|macro|ADC_EN_RX_WD
DECL|ADC_EN_RX_WU|macro|ADC_EN_RX_WU
DECL|ADC_EN_TX_WD|macro|ADC_EN_TX_WD
DECL|ADC_EN_TX_WU|macro|ADC_EN_TX_WU
DECL|ADC_I_Q_EN_RX_WD|macro|ADC_I_Q_EN_RX_WD
DECL|ADC_I_Q_EN_RX_WU|macro|ADC_I_Q_EN_RX_WU
DECL|ADC_I_Q_EN_TX_WD|macro|ADC_I_Q_EN_TX_WD
DECL|ADC_I_Q_EN_TX_WU|macro|ADC_I_Q_EN_TX_WU
DECL|ADC_PRECHARGE_TIME|macro|ADC_PRECHARGE_TIME
DECL|ADC_REG_EN_RX_WD|macro|ADC_REG_EN_RX_WD
DECL|ADC_REG_EN_RX_WU|macro|ADC_REG_EN_RX_WU
DECL|ADC_REG_EN_TX_WD|macro|ADC_REG_EN_TX_WD
DECL|ADC_REG_EN_TX_WU|macro|ADC_REG_EN_TX_WU
DECL|ADC_RST_EN_RX_WD|macro|ADC_RST_EN_RX_WD
DECL|ADC_RST_EN_RX_WU|macro|ADC_RST_EN_RX_WU
DECL|ADC_RST_EN_TX_WD|macro|ADC_RST_EN_TX_WD
DECL|ADC_RST_EN_TX_WU|macro|ADC_RST_EN_TX_WU
DECL|ADC_RST_TIME|macro|ADC_RST_TIME
DECL|AGC_ADAPT_TIME|macro|AGC_ADAPT_TIME
DECL|AGC_SEQ_SETTLE|macro|AGC_SEQ_SETTLE
DECL|BBF_EN_RX_WD|macro|BBF_EN_RX_WD
DECL|BBF_EN_RX_WU|macro|BBF_EN_RX_WU
DECL|BBF_EN_TX_WD|macro|BBF_EN_TX_WD
DECL|BBF_EN_TX_WU|macro|BBF_EN_TX_WU
DECL|DATA_PADDING_TIME|macro|DATA_PADDING_TIME
DECL|DCOC_ADJUST_WORKAROUND|macro|DCOC_ADJUST_WORKAROUND
DECL|DCOC_COMPLETED_TIME_RX|macro|DCOC_COMPLETED_TIME_RX
DECL|DCOC_EN_RX_WD|macro|DCOC_EN_RX_WD
DECL|DCOC_EN_RX_WU|macro|DCOC_EN_RX_WU
DECL|DCOC_EN_TX_WD|macro|DCOC_EN_TX_WD
DECL|DCOC_EN_TX_WU|macro|DCOC_EN_TX_WU
DECL|DCOC_INIT_EN_RX_WD|macro|DCOC_INIT_EN_RX_WD
DECL|DCOC_INIT_EN_RX_WU|macro|DCOC_INIT_EN_RX_WU
DECL|DCOC_INIT_EN_TX_WD|macro|DCOC_INIT_EN_TX_WD
DECL|DCOC_INIT_EN_TX_WU|macro|DCOC_INIT_EN_TX_WU
DECL|DCOC_INIT_TIME|macro|DCOC_INIT_TIME
DECL|DCOC_TIME|macro|DCOC_TIME
DECL|END_OF_RX_WD_BLE|macro|END_OF_RX_WD_BLE
DECL|END_OF_RX_WU_BLE|macro|END_OF_RX_WU_BLE
DECL|END_OF_SEQ_VALUE|macro|END_OF_SEQ_VALUE
DECL|END_OF_TX_WARMUP|macro|END_OF_TX_WARMUP
DECL|END_OF_TX_WD_BLE|macro|END_OF_TX_WD_BLE
DECL|END_OF_TX_WU_BLE|macro|END_OF_TX_WU_BLE
DECL|FREQ_TARG_LD_EN_RX_WD|macro|FREQ_TARG_LD_EN_RX_WD
DECL|FREQ_TARG_LD_EN_RX_WU|macro|FREQ_TARG_LD_EN_RX_WU
DECL|FREQ_TARG_LD_EN_TX_WD|macro|FREQ_TARG_LD_EN_TX_WD
DECL|FREQ_TARG_LD_EN_TX_WU|macro|FREQ_TARG_LD_EN_TX_WU
DECL|GPIO0_TRIG_EN_RX_WD|macro|GPIO0_TRIG_EN_RX_WD
DECL|GPIO0_TRIG_EN_RX_WD|macro|GPIO0_TRIG_EN_RX_WD
DECL|GPIO0_TRIG_EN_RX_WU|macro|GPIO0_TRIG_EN_RX_WU
DECL|GPIO0_TRIG_EN_TX_WD|macro|GPIO0_TRIG_EN_TX_WD
DECL|GPIO0_TRIG_EN_TX_WU|macro|GPIO0_TRIG_EN_TX_WU
DECL|GPIO1_TRIG_EN_RX_WD|macro|GPIO1_TRIG_EN_RX_WD
DECL|GPIO1_TRIG_EN_RX_WU|macro|GPIO1_TRIG_EN_RX_WU
DECL|GPIO1_TRIG_EN_TX_WD|macro|GPIO1_TRIG_EN_TX_WD
DECL|GPIO1_TRIG_EN_TX_WU|macro|GPIO1_TRIG_EN_TX_WU
DECL|GPIO2_TRIG_EN_RX_WD|macro|GPIO2_TRIG_EN_RX_WD
DECL|GPIO2_TRIG_EN_RX_WU|macro|GPIO2_TRIG_EN_RX_WU
DECL|GPIO2_TRIG_EN_TX_WD|macro|GPIO2_TRIG_EN_TX_WD
DECL|GPIO2_TRIG_EN_TX_WU|macro|GPIO2_TRIG_EN_TX_WU
DECL|GPIO3_TRIG_EN_RX_WD|macro|GPIO3_TRIG_EN_RX_WD
DECL|GPIO3_TRIG_EN_RX_WU|macro|GPIO3_TRIG_EN_RX_WU
DECL|GPIO3_TRIG_EN_TX_WD|macro|GPIO3_TRIG_EN_TX_WD
DECL|GPIO3_TRIG_EN_TX_WU|macro|GPIO3_TRIG_EN_TX_WU
DECL|PA_BIAS_ENTRIES_2US|macro|PA_BIAS_ENTRIES_2US
DECL|PA_BIAS_ENTRIES|macro|PA_BIAS_ENTRIES
DECL|PA_RAMP_2US|macro|PA_RAMP_2US
DECL|PA_RAMP_TIME|macro|PA_RAMP_TIME
DECL|PDET_RESET_WORKAROUND|macro|PDET_RESET_WORKAROUND
DECL|PLL_CTUNE_TIME|macro|PLL_CTUNE_TIME
DECL|PLL_CYCLE_SLIP_LD_EN_RX_WD|macro|PLL_CYCLE_SLIP_LD_EN_RX_WD
DECL|PLL_CYCLE_SLIP_LD_EN_RX_WU|macro|PLL_CYCLE_SLIP_LD_EN_RX_WU
DECL|PLL_CYCLE_SLIP_LD_EN_TX_WD|macro|PLL_CYCLE_SLIP_LD_EN_TX_WD
DECL|PLL_CYCLE_SLIP_LD_EN_TX_WU|macro|PLL_CYCLE_SLIP_LD_EN_TX_WU
DECL|PLL_DIG_EN_RX_WD|macro|PLL_DIG_EN_RX_WD
DECL|PLL_DIG_EN_RX_WU|macro|PLL_DIG_EN_RX_WU
DECL|PLL_DIG_EN_TX_WD|macro|PLL_DIG_EN_TX_WD
DECL|PLL_DIG_EN_TX_WU|macro|PLL_DIG_EN_TX_WU
DECL|PLL_FILTER_CHARGE_EN_RX_WD|macro|PLL_FILTER_CHARGE_EN_RX_WD
DECL|PLL_FILTER_CHARGE_EN_RX_WU|macro|PLL_FILTER_CHARGE_EN_RX_WU
DECL|PLL_FILTER_CHARGE_EN_TX_WD|macro|PLL_FILTER_CHARGE_EN_TX_WD
DECL|PLL_FILTER_CHARGE_EN_TX_WU|macro|PLL_FILTER_CHARGE_EN_TX_WU
DECL|PLL_HPMCAL1_TIME|macro|PLL_HPMCAL1_TIME
DECL|PLL_HPMCAL2_TIME|macro|PLL_HPMCAL2_TIME
DECL|PLL_LDV_EN_RX_WD|macro|PLL_LDV_EN_RX_WD
DECL|PLL_LDV_EN_RX_WU|macro|PLL_LDV_EN_RX_WU
DECL|PLL_LDV_EN_TX_WD|macro|PLL_LDV_EN_TX_WD
DECL|PLL_LDV_EN_TX_WU|macro|PLL_LDV_EN_TX_WU
DECL|PLL_LOCKED_TIME_RX|macro|PLL_LOCKED_TIME_RX
DECL|PLL_LOCKED_TIME_TX|macro|PLL_LOCKED_TIME_TX
DECL|PLL_LOCK_PREP_TIME|macro|PLL_LOCK_PREP_TIME
DECL|PLL_LOCK_START_TIME_RX|macro|PLL_LOCK_START_TIME_RX
DECL|PLL_LOCK_START_TIME_TX|macro|PLL_LOCK_START_TIME_TX
DECL|PLL_PA_BUF_EN_RX_WD|macro|PLL_PA_BUF_EN_RX_WD
DECL|PLL_PA_BUF_EN_RX_WU|macro|PLL_PA_BUF_EN_RX_WU
DECL|PLL_PA_BUF_EN_TX_WD|macro|PLL_PA_BUF_EN_TX_WD
DECL|PLL_PA_BUF_EN_TX_WU|macro|PLL_PA_BUF_EN_TX_WU
DECL|PLL_PHDET_EN_RX_WD|macro|PLL_PHDET_EN_RX_WD
DECL|PLL_PHDET_EN_RX_WU|macro|PLL_PHDET_EN_RX_WU
DECL|PLL_PHDET_EN_TX_WD|macro|PLL_PHDET_EN_TX_WD
DECL|PLL_PHDET_EN_TX_WU|macro|PLL_PHDET_EN_TX_WU
DECL|PLL_QGEN_REG_EN_RX_WD|macro|PLL_QGEN_REG_EN_RX_WD
DECL|PLL_QGEN_REG_EN_RX_WU|macro|PLL_QGEN_REG_EN_RX_WU
DECL|PLL_QGEN_REG_EN_TX_WD|macro|PLL_QGEN_REG_EN_TX_WD
DECL|PLL_QGEN_REG_EN_TX_WU|macro|PLL_QGEN_REG_EN_TX_WU
DECL|PLL_REF_CLK_EN_RX_WD|macro|PLL_REF_CLK_EN_RX_WD
DECL|PLL_REF_CLK_EN_RX_WU|macro|PLL_REF_CLK_EN_RX_WU
DECL|PLL_REF_CLK_EN_TX_WD|macro|PLL_REF_CLK_EN_TX_WD
DECL|PLL_REF_CLK_EN_TX_WU|macro|PLL_REF_CLK_EN_TX_WU
DECL|PLL_REG_EN_RX_WD|macro|PLL_REG_EN_RX_WD
DECL|PLL_REG_EN_RX_WU|macro|PLL_REG_EN_RX_WU
DECL|PLL_REG_EN_TX_WD|macro|PLL_REG_EN_TX_WD
DECL|PLL_REG_EN_TX_WU|macro|PLL_REG_EN_TX_WU
DECL|PLL_RX_LDV_RIPPLE_MUX_EN_RX_WD|macro|PLL_RX_LDV_RIPPLE_MUX_EN_RX_WD
DECL|PLL_RX_LDV_RIPPLE_MUX_EN_RX_WU|macro|PLL_RX_LDV_RIPPLE_MUX_EN_RX_WU
DECL|PLL_RX_LDV_RIPPLE_MUX_EN_TX_WD|macro|PLL_RX_LDV_RIPPLE_MUX_EN_TX_WD
DECL|PLL_RX_LDV_RIPPLE_MUX_EN_TX_WU|macro|PLL_RX_LDV_RIPPLE_MUX_EN_TX_WU
DECL|PLL_SEQ_SETTLE|macro|PLL_SEQ_SETTLE
DECL|PLL_TCA_TX_REG_EN_RX_WD|macro|PLL_TCA_TX_REG_EN_RX_WD
DECL|PLL_TCA_TX_REG_EN_RX_WU|macro|PLL_TCA_TX_REG_EN_RX_WU
DECL|PLL_TCA_TX_REG_EN_TX_WD|macro|PLL_TCA_TX_REG_EN_TX_WD
DECL|PLL_TCA_TX_REG_EN_TX_WU|macro|PLL_TCA_TX_REG_EN_TX_WU
DECL|PLL_TX_LDV_RIPPLE_MUX_EN_RX_WD|macro|PLL_TX_LDV_RIPPLE_MUX_EN_RX_WD
DECL|PLL_TX_LDV_RIPPLE_MUX_EN_RX_WU|macro|PLL_TX_LDV_RIPPLE_MUX_EN_RX_WU
DECL|PLL_TX_LDV_RIPPLE_MUX_EN_TX_WD|macro|PLL_TX_LDV_RIPPLE_MUX_EN_TX_WD
DECL|PLL_TX_LDV_RIPPLE_MUX_EN_TX_WU|macro|PLL_TX_LDV_RIPPLE_MUX_EN_TX_WU
DECL|PLL_VCO_AUTOTUNE_RX_WD|macro|PLL_VCO_AUTOTUNE_RX_WD
DECL|PLL_VCO_AUTOTUNE_RX_WU|macro|PLL_VCO_AUTOTUNE_RX_WU
DECL|PLL_VCO_AUTOTUNE_TX_WD|macro|PLL_VCO_AUTOTUNE_TX_WD
DECL|PLL_VCO_AUTOTUNE_TX_WU|macro|PLL_VCO_AUTOTUNE_TX_WU
DECL|PLL_VCO_BUF_RX_EN_RX_WD|macro|PLL_VCO_BUF_RX_EN_RX_WD
DECL|PLL_VCO_BUF_RX_EN_RX_WU|macro|PLL_VCO_BUF_RX_EN_RX_WU
DECL|PLL_VCO_BUF_RX_EN_TX_WD|macro|PLL_VCO_BUF_RX_EN_TX_WD
DECL|PLL_VCO_BUF_RX_EN_TX_WU|macro|PLL_VCO_BUF_RX_EN_TX_WU
DECL|PLL_VCO_BUF_TX_EN_RX_WD|macro|PLL_VCO_BUF_TX_EN_RX_WD
DECL|PLL_VCO_BUF_TX_EN_RX_WU|macro|PLL_VCO_BUF_TX_EN_RX_WU
DECL|PLL_VCO_BUF_TX_EN_TX_WD|macro|PLL_VCO_BUF_TX_EN_TX_WD
DECL|PLL_VCO_BUF_TX_EN_TX_WU|macro|PLL_VCO_BUF_TX_EN_TX_WU
DECL|PLL_VCO_EN_RX_WD|macro|PLL_VCO_EN_RX_WD
DECL|PLL_VCO_EN_RX_WU|macro|PLL_VCO_EN_RX_WU
DECL|PLL_VCO_EN_TX_WD|macro|PLL_VCO_EN_TX_WD
DECL|PLL_VCO_EN_TX_WU|macro|PLL_VCO_EN_TX_WU
DECL|PLL_VCO_REG_EN_RX_WD|macro|PLL_VCO_REG_EN_RX_WD
DECL|PLL_VCO_REG_EN_RX_WU|macro|PLL_VCO_REG_EN_RX_WU
DECL|PLL_VCO_REG_EN_TX_WD|macro|PLL_VCO_REG_EN_TX_WD
DECL|PLL_VCO_REG_EN_TX_WU|macro|PLL_VCO_REG_EN_TX_WU
DECL|QGEN25_EN_RX_WD|macro|QGEN25_EN_RX_WD
DECL|QGEN25_EN_RX_WU|macro|QGEN25_EN_RX_WU
DECL|QGEN25_EN_TX_WD|macro|QGEN25_EN_TX_WD
DECL|QGEN25_EN_TX_WU|macro|QGEN25_EN_TX_WU
DECL|REG_PLL_WU_OVERLAP|macro|REG_PLL_WU_OVERLAP
DECL|REG_WU_SKEW|macro|REG_WU_SKEW
DECL|REG_WU_TIME|macro|REG_WU_TIME
DECL|RX_DIG_EN_RX_WD|macro|RX_DIG_EN_RX_WD
DECL|RX_DIG_EN_RX_WU|macro|RX_DIG_EN_RX_WU
DECL|RX_DIG_EN_TX_WD|macro|RX_DIG_EN_TX_WD
DECL|RX_DIG_EN_TX_WU|macro|RX_DIG_EN_TX_WU
DECL|RX_INIT_RX_WD|macro|RX_INIT_RX_WD
DECL|RX_INIT_RX_WU|macro|RX_INIT_RX_WU
DECL|RX_INIT_SETTLE_TIME|macro|RX_INIT_SETTLE_TIME
DECL|RX_INIT_TIME|macro|RX_INIT_TIME
DECL|RX_INIT_TX_WD|macro|RX_INIT_TX_WD
DECL|RX_INIT_TX_WU|macro|RX_INIT_TX_WU
DECL|RX_PLL_LOCK_TIME|macro|RX_PLL_LOCK_TIME
DECL|RX_WD_COMMON_DELAY|macro|RX_WD_COMMON_DELAY
DECL|RX_WD_START_DELAY|macro|RX_WD_START_DELAY
DECL|RX_WU_START_DELAY|macro|RX_WU_START_DELAY
DECL|SAR_ADC_TRIG_EN_RX_WD|macro|SAR_ADC_TRIG_EN_RX_WD
DECL|SAR_ADC_TRIG_EN_RX_WU|macro|SAR_ADC_TRIG_EN_RX_WU
DECL|SAR_ADC_TRIG_EN_TX_WD|macro|SAR_ADC_TRIG_EN_TX_WD
DECL|SAR_ADC_TRIG_EN_TX_WU|macro|SAR_ADC_TRIG_EN_TX_WU
DECL|SIGMA_DELTA_EN_RX_WD|macro|SIGMA_DELTA_EN_RX_WD
DECL|SIGMA_DELTA_EN_RX_WU|macro|SIGMA_DELTA_EN_RX_WU
DECL|SIGMA_DELTA_EN_TX_WD|macro|SIGMA_DELTA_EN_TX_WD
DECL|SIGMA_DELTA_EN_TX_WU|macro|SIGMA_DELTA_EN_TX_WU
DECL|TCA_EN_RX_WD|macro|TCA_EN_RX_WD
DECL|TCA_EN_RX_WU|macro|TCA_EN_RX_WU
DECL|TCA_EN_TX_WD|macro|TCA_EN_TX_WD
DECL|TCA_EN_TX_WU|macro|TCA_EN_TX_WU
DECL|TSM_REG_VALUE|macro|TSM_REG_VALUE
DECL|TSM_RX_HI_MASK|macro|TSM_RX_HI_MASK
DECL|TSM_RX_HI_SHIFT|macro|TSM_RX_HI_SHIFT
DECL|TSM_RX_LO_MASK|macro|TSM_RX_LO_MASK
DECL|TSM_RX_LO_SHIFT|macro|TSM_RX_LO_SHIFT
DECL|TSM_SIGNAL_RX_DIS|macro|TSM_SIGNAL_RX_DIS
DECL|TSM_SIGNAL_TX_DIS|macro|TSM_SIGNAL_TX_DIS
DECL|TSM_SIGNAL_TX_RX_DIS|macro|TSM_SIGNAL_TX_RX_DIS
DECL|TSM_SIG_DIS|macro|TSM_SIG_DIS
DECL|TSM_SPARE03_EN_RX_WD|macro|TSM_SPARE03_EN_RX_WD
DECL|TSM_SPARE03_EN_RX_WU|macro|TSM_SPARE03_EN_RX_WU
DECL|TSM_SPARE03_EN_TX_WD|macro|TSM_SPARE03_EN_TX_WD
DECL|TSM_SPARE03_EN_TX_WU|macro|TSM_SPARE03_EN_TX_WU
DECL|TSM_SPARE0_EN_RX_WD|macro|TSM_SPARE0_EN_RX_WD
DECL|TSM_SPARE0_EN_RX_WU|macro|TSM_SPARE0_EN_RX_WU
DECL|TSM_SPARE0_EN_TX_WD|macro|TSM_SPARE0_EN_TX_WD
DECL|TSM_SPARE0_EN_TX_WU|macro|TSM_SPARE0_EN_TX_WU
DECL|TSM_SPARE1_EN_RX_WD|macro|TSM_SPARE1_EN_RX_WD
DECL|TSM_SPARE1_EN_RX_WU|macro|TSM_SPARE1_EN_RX_WU
DECL|TSM_SPARE1_EN_TX_WD|macro|TSM_SPARE1_EN_TX_WD
DECL|TSM_SPARE1_EN_TX_WU|macro|TSM_SPARE1_EN_TX_WU
DECL|TSM_SPARE2_EN_RX_WD|macro|TSM_SPARE2_EN_RX_WD
DECL|TSM_SPARE2_EN_RX_WU|macro|TSM_SPARE2_EN_RX_WU
DECL|TSM_SPARE2_EN_TX_WD|macro|TSM_SPARE2_EN_TX_WD
DECL|TSM_SPARE2_EN_TX_WU|macro|TSM_SPARE2_EN_TX_WU
DECL|TSM_TIMING_BLE_H|macro|TSM_TIMING_BLE_H
DECL|TSM_TX_HI_MASK|macro|TSM_TX_HI_MASK
DECL|TSM_TX_HI_SHIFT|macro|TSM_TX_HI_SHIFT
DECL|TSM_TX_LO_MASK|macro|TSM_TX_LO_MASK
DECL|TSM_TX_LO_SHIFT|macro|TSM_TX_LO_SHIFT
DECL|TXDIG_RAMP_DOWN_TIME|macro|TXDIG_RAMP_DOWN_TIME
DECL|TX_DIG_EN_RX_WD|macro|TX_DIG_EN_RX_WD
DECL|TX_DIG_EN_RX_WU|macro|TX_DIG_EN_RX_WU
DECL|TX_DIG_EN_TX_WD|macro|TX_DIG_EN_TX_WD
DECL|TX_DIG_EN_TX_WU|macro|TX_DIG_EN_TX_WU
DECL|TX_EN_RX_WD|macro|TX_EN_RX_WD
DECL|TX_EN_RX_WU|macro|TX_EN_RX_WU
DECL|TX_EN_TX_WD|macro|TX_EN_TX_WD
DECL|TX_EN_TX_WU|macro|TX_EN_TX_WU
DECL|TX_PLL_LOCK_TIME|macro|TX_PLL_LOCK_TIME
DECL|TX_WD_START_DELAY|macro|TX_WD_START_DELAY
DECL|TX_WU_START_DELAY|macro|TX_WU_START_DELAY
DECL|ZBDEM_RX_EN_RX_WD|macro|ZBDEM_RX_EN_RX_WD
DECL|ZBDEM_RX_EN_RX_WU|macro|ZBDEM_RX_EN_RX_WU
DECL|ZBDEM_RX_EN_TX_WD|macro|ZBDEM_RX_EN_TX_WD
DECL|ZBDEM_RX_EN_TX_WU|macro|ZBDEM_RX_EN_TX_WU
