WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250064 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250064 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 21 sec)
Simulation finished CPU 0 instructions: 1000003 cycles: 4474632 cumulative IPC: 0.2235 (Simulation time: 00 hr 00 min 58 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 4474632 cumulative IPC: 0.2235 (Simulation time: 00 hr 00 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_205B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2235 instructions: 1000003 cycles: 4474632
CPU 0 Branch Prediction Accuracy: 89.24% MPKI: 17.28 Average ROB Occupancy at Mispredict: 26.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.364
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.9
BRANCH_DIRECT_CALL: 0.014
BRANCH_INDIRECT_CALL: 0.002
BRANCH_RETURN: 0.015

LLC TOTAL        ACCESS:      70062 HIT:      16885 MISS:      53177
LLC LOAD         ACCESS:      47525 HIT:       4574 MISS:      42951
LLC RFO          ACCESS:      10445 HIT:        653 MISS:       9792
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      11423 HIT:      11423 MISS:          0
LLC TRANSLATION  ACCESS:        669 HIT:        235 MISS:        434
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 414.9 cycles
cpu0_DTLB TOTAL        ACCESS:     195908 HIT:     185248 MISS:      10660
cpu0_DTLB LOAD         ACCESS:     195908 HIT:     185248 MISS:      10660
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 61.68 cycles
cpu0_ITLB TOTAL        ACCESS:        157 HIT:        137 MISS:         20
cpu0_ITLB LOAD         ACCESS:        157 HIT:        137 MISS:         20
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 169.5 cycles
cpu0_L1D TOTAL        ACCESS:     235668 HIT:     126361 MISS:     109307
cpu0_L1D LOAD         ACCESS:     173447 HIT:     105399 MISS:      68048
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      59928 HIT:      20140 MISS:      39788
cpu0_L1D TRANSLATION  ACCESS:       2293 HIT:        822 MISS:       1471
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 216.4 cycles
cpu0_L1I TOTAL        ACCESS:        183 HIT:         63 MISS:        120
cpu0_L1I LOAD         ACCESS:        183 HIT:         63 MISS:        120
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 217.1 cycles
cpu0_L2C TOTAL        ACCESS:      82370 HIT:      23731 MISS:      58639
cpu0_L2C LOAD         ACCESS:      54900 HIT:       7375 MISS:      47525
cpu0_L2C RFO          ACCESS:      10538 HIT:         93 MISS:      10445
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15487 HIT:      15487 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1445 HIT:        776 MISS:        669
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 397.1 cycles
cpu0_STLB TOTAL        ACCESS:       4971 HIT:       2696 MISS:       2275
cpu0_STLB LOAD         ACCESS:       4971 HIT:       2696 MISS:       2275
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 311.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35322
  ROW_BUFFER_MISS:      17837
 AVG DBUS CONGESTED CYCLE: 3.931
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        155
  FULL:        178
