<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › mtrr › cyrix.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cyrix.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/processor-cyrix.h&gt;</span>
<span class="cp">#include &lt;asm/processor-flags.h&gt;</span>
<span class="cp">#include &lt;asm/mtrr.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>

<span class="cp">#include &quot;mtrr.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">cyrix_get_arr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
	      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">size</span><span class="p">,</span> <span class="n">mtrr_type</span> <span class="o">*</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">arr</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">,</span> <span class="n">rcr</span><span class="p">,</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">arr</span> <span class="o">=</span> <span class="n">CX86_ARR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>	<span class="cm">/* avoid multiplication by 3 */</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>	<span class="cm">/* enable MAPEN */</span>
	<span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">base</span><span class="p">)[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">arr</span><span class="p">);</span>
	<span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">base</span><span class="p">)[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">arr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">base</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">arr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rcr</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_RCR_BASE</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>			<span class="cm">/* disable MAPEN */</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">shift</span> <span class="o">=</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">base</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="o">*</span><span class="n">base</span> <span class="o">&gt;&gt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Power of two, at least 4K on ARR0-ARR6, 256K on ARR7</span>
<span class="cm">	 * Note: shift==0xf means 4G, this is unsupported.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">shift</span><span class="p">)</span>
		<span class="o">*</span><span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="mi">7</span> <span class="o">?</span> <span class="mh">0x1UL</span> <span class="o">:</span> <span class="mh">0x40UL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Bit 0 is Cache Enable on ARR7, Cache Disable on ARR0-ARR6 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rcr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRBACK</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">9</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRCOMB</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">24</span>:
		<span class="nl">default:</span>
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRTHROUGH</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rcr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRCOMB</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">9</span>:
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRBACK</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">25</span>:
		<span class="nl">default:</span>
			<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRTHROUGH</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * cyrix_get_free_region - get a free ARR.</span>
<span class="cm"> *</span>
<span class="cm"> * @base: the starting (base) address of the region.</span>
<span class="cm"> * @size: the size (in bytes) of the region.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns: the index of the region on success, else -1 on error.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">cyrix_get_free_region</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">replace_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lbase</span><span class="p">,</span> <span class="n">lsize</span><span class="p">;</span>
	<span class="n">mtrr_type</span> <span class="n">ltype</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">replace_reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;</span> <span class="mh">0x40</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
	<span class="k">case</span> <span class="mi">5</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">return</span> <span class="n">replace_reg</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="n">replace_reg</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* If we are to set up a region &gt;32M then look at ARR7 immediately */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mh">0x2000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cyrix_get_arr</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lbase</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lsize</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ltype</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">7</span><span class="p">;</span>
		<span class="cm">/* Else try ARR0-ARR6 first  */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cyrix_get_arr</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lbase</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lsize</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ltype</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * ARR0-ARR6 isn&#39;t free</span>
<span class="cm">		 * try ARR7 but its size must be at least 256K</span>
<span class="cm">		 */</span>
		<span class="n">cyrix_get_arr</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lbase</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lsize</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ltype</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;=</span> <span class="mh">0x40</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">cr4</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">prepare_set</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr0</span><span class="p">;</span>

	<span class="cm">/*  Save value of CR4 and clear Page Global Enable (bit 7)  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_pge</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cr4</span> <span class="o">=</span> <span class="n">read_cr4</span><span class="p">();</span>
		<span class="n">write_cr4</span><span class="p">(</span><span class="n">cr4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">X86_CR4_PGE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable and flush caches.</span>
<span class="cm">	 * Note that wbinvd flushes the TLBs as a side-effect</span>
<span class="cm">	 */</span>
	<span class="n">cr0</span> <span class="o">=</span> <span class="n">read_cr0</span><span class="p">()</span> <span class="o">|</span> <span class="n">X86_CR0_CD</span><span class="p">;</span>
	<span class="n">wbinvd</span><span class="p">();</span>
	<span class="n">write_cr0</span><span class="p">(</span><span class="n">cr0</span><span class="p">);</span>
	<span class="n">wbinvd</span><span class="p">();</span>

	<span class="cm">/* Cyrix ARRs - everything else was excluded at the top */</span>
	<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>

	<span class="cm">/* Cyrix ARRs - everything else was excluded at the top */</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">post_set</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Flush caches and TLBs */</span>
	<span class="n">wbinvd</span><span class="p">();</span>

	<span class="cm">/* Cyrix ARRs - everything else was excluded at the top */</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>

	<span class="cm">/* Enable caches */</span>
	<span class="n">write_cr0</span><span class="p">(</span><span class="n">read_cr0</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xbfffffff</span><span class="p">);</span>

	<span class="cm">/* Restore value of CR4 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_pge</span><span class="p">)</span>
		<span class="n">write_cr4</span><span class="p">(</span><span class="n">cr4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cyrix_set_arr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">mtrr_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">arr</span><span class="p">,</span> <span class="n">arr_type</span><span class="p">,</span> <span class="n">arr_size</span><span class="p">;</span>

	<span class="n">arr</span> <span class="o">=</span> <span class="n">CX86_ARR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>	<span class="cm">/* avoid multiplication by 3 */</span>

	<span class="cm">/* count down from 32M (ARR0-ARR6) or from 2G (ARR7) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">&gt;&gt;=</span> <span class="mi">6</span><span class="p">;</span>

	<span class="n">size</span> <span class="o">&amp;=</span> <span class="mh">0x7fff</span><span class="p">;</span>		<span class="cm">/* make sure arr_size &lt;= 14 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">arr_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">size</span><span class="p">;</span> <span class="n">arr_size</span><span class="o">++</span><span class="p">,</span> <span class="n">size</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_UNCACHABLE</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_WRCOMB</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_WRTHROUGH</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_UNCACHABLE</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_WRCOMB</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MTRR_TYPE_WRTHROUGH</span>:
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">arr_type</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">prepare_set</span><span class="p">();</span>

	<span class="n">base</span> <span class="o">&lt;&lt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">arr</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span>  <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">base</span><span class="p">)[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">arr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>  <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">base</span><span class="p">)[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">arr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">base</span><span class="p">)[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="n">arr_size</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_RCR_BASE</span> <span class="o">+</span> <span class="n">reg</span><span class="p">,</span> <span class="n">arr_type</span><span class="p">);</span>

	<span class="n">post_set</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">size</span><span class="p">;</span>
	<span class="n">mtrr_type</span>	<span class="n">type</span><span class="p">;</span>
<span class="p">}</span> <span class="n">arr_state_t</span><span class="p">;</span>

<span class="k">static</span> <span class="n">arr_state_t</span> <span class="n">arr_state</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ccr_state</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cyrix_set_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">prepare_set</span><span class="p">();</span>

	<span class="cm">/* the CCRs are not contiguous */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">ccr_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR4</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">ccr_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cyrix_set_arr</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">arr_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base</span><span class="p">,</span>
			      <span class="n">arr_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">,</span> <span class="n">arr_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">type</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">post_set</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mtrr_ops</span> <span class="n">cyrix_mtrr_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vendor</span>            <span class="o">=</span> <span class="n">X86_VENDOR_CYRIX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_all</span>	   <span class="o">=</span> <span class="n">cyrix_set_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set</span>               <span class="o">=</span> <span class="n">cyrix_set_arr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>               <span class="o">=</span> <span class="n">cyrix_get_arr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_free_region</span>   <span class="o">=</span> <span class="n">cyrix_get_free_region</span><span class="p">,</span>
	<span class="p">.</span><span class="n">validate_add_page</span> <span class="o">=</span> <span class="n">generic_validate_add_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">have_wrcomb</span>       <span class="o">=</span> <span class="n">positive_have_wrcomb</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">cyrix_init_mtrr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_mtrr_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cyrix_mtrr_ops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
