Warning: sky130_fd_sc_hd__ff_100C_1v65.lib line 23, default_fanout_load is 0.0.
Warning: reg_constraints.sdc line 31, set_input_delay relative to a clock defined on the same port/pin not allowed.



Units:
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um




Check timing


Warning: STA_reg16bit.tcl line 20, unknown field slew,.
Warning: STA_reg16bit.tcl line 20, unknown field net,.
Startpoint: _01_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: Rout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap     Delay      Time   Description
----------------------------------------------------------------------------
                    0.0000    0.0000   clock clk (rise edge)
                    0.2000    0.2000   clock network delay (ideal)
                    0.0000    0.2000 ^ _01_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.1000    0.8186    1.0186 ^ _01_/Q (sky130_fd_sc_hd__edfxtp_1)
                    0.0000    1.0186 ^ Rout[0] (out)
                              1.0186   data arrival time

                    4.0000    4.0000   clock clk (rise edge)
                    0.2000    4.2000   clock network delay (ideal)
                   -0.2000    4.0000   clock uncertainty
                    0.0000    4.0000   clock reconvergence pessimism
                   -1.6000    2.4000   output external delay
                              2.4000   data required time
----------------------------------------------------------------------------
                              2.4000   data required time
                             -1.0186   data arrival time
----------------------------------------------------------------------------
                              1.3814   slack (MET)


Warning: STA_reg16bit.tcl line 21, unknown field slew,.
Warning: STA_reg16bit.tcl line 21, unknown field net,.
Startpoint: buswires[15] (input port clocked by clk)
Endpoint: _00_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap     Delay      Time   Description
----------------------------------------------------------------------------
                    0.0000    0.0000   clock clk (rise edge)
                    0.2000    0.2000   clock network delay (ideal)
                    1.6000    1.8000 ^ input external delay
     1    0.0019    0.0000    1.8000 ^ buswires[15] (in)
                    0.0000    1.8000 ^ _00_/D (sky130_fd_sc_hd__edfxtp_1)
                              1.8000   data arrival time

                    0.0000    0.0000   clock clk (rise edge)
                    0.2000    0.2000   clock network delay (ideal)
                    0.2000    0.4000   clock uncertainty
                    0.0000    0.4000   clock reconvergence pessimism
                              0.4000 ^ _00_/CLK (sky130_fd_sc_hd__edfxtp_1)
                   -0.0682    0.3318   library hold time
                              0.3318   data required time
----------------------------------------------------------------------------
                              0.3318   data required time
                             -1.8000   data arrival time
----------------------------------------------------------------------------
                              1.4682   slack (MET)






Check violators


Group                                  Slack
--------------------------------------------





Power


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential           1.7369e-04 8.1675e-05 3.1947e-07 2.5568e-04 100.0%
Combinational        0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00   0.0%
Clock                0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00   0.0%
Macro                0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00   0.0%
Pad                  0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00   0.0%
----------------------------------------------------------------
Total                1.7369e-04 8.1675e-05 3.1947e-07 2.5568e-04 100.0%
                          67.9%      31.9%       0.1%



Clock                   Period          Waveform
----------------------------------------------------
clk                       4.00        0.00      2.00
