m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim
vLab1
Z1 !s110 1572312888
!i10b 1
!s100 XH9M?C:?l:?NzcUiVM6]>3
IbmNF?TmeQ6U1]M>J[LL7Q2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572005663
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1572312888.000000
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1}
Z6 tCvgOpt 0
n@lab1
vLab1_vlg_tst
R1
!i10b 1
!s100 4z_z[P3fcIJ92]EBBe:lT1
Ij9Q:<K5d_An]iOXbgF6>A2
R2
R0
w1572005694
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt
L0 33
R3
r1
!s85 0
31
R4
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim}
R6
n@lab1_vlg_tst
