{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588734111432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588734111436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 22:01:51 2020 " "Processing started: Tue May 05 22:01:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588734111436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734111436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734111436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588734112623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588734112623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioram.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioRAM " "Found entity 1: audioRAM" {  } { { "audioRAM.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/audioRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121805 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hz13/desktop/final_project_503/final_project_503/final_project_502/final_project502/385_final_428/palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hz13/desktop/final_project_503/final_project_503/final_project_502/final_project502/385_final_428/palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "../385_final_428/palette.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/385_final_428/palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121876 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121908 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_003 " "Found entity 2: final_soc_mm_interconnect_0_router_003" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121913 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121917 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_001 " "Found entity 2: final_soc_mm_interconnect_0_router_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734121920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121922 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121962 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121962 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_l0b2 " "Found entity 3: final_soc_sdram_pll_altpll_l0b2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121962 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121969 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_data " "Found entity 1: final_soc_otg_hpi_data" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_cs " "Found entity 1: final_soc_otg_hpi_cs" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_address " "Found entity 1: final_soc_otg_hpi_address" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734121994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734121994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122068 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122068 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122068 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122068 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122068 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588734122071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bg BG lab8.sv(208) " "Verilog HDL Declaration information at lab8.sv(208): object \"bg\" differs only in case from object \"BG\" in the same scope" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734122084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "en EN lab8.sv(212) " "Verilog HDL Declaration information at lab8.sv(212): object \"en\" differs only in case from object \"EN\" in the same scope" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734122084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588734122091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank1 " "Found entity 1: tank1" {  } { { "ball.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundrom.sv 3 3 " "Found 3 design units, including 3 entities, in source file backgroundrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgROM " "Found entity 1: bgROM" {  } { { "backgroundROM.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/backgroundROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122134 ""} { "Info" "ISGN_ENTITY_NAME" "2 ennumROM " "Found entity 2: ennumROM" {  } { { "backgroundROM.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/backgroundROM.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122134 ""} { "Info" "ISGN_ENTITY_NAME" "3 endROM " "Found entity 3: endROM" {  } { { "backgroundROM.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/backgroundROM.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tanks_selector " "Found entity 1: tanks_selector" {  } { { "selector.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122147 ""} { "Info" "ISGN_ENTITY_NAME" "2 en_draw " "Found entity 2: en_draw" {  } { { "selector.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/selector.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122147 ""} { "Info" "ISGN_ENTITY_NAME" "3 en_game " "Found entity 3: en_game" {  } { { "selector.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/selector.sv" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spROM " "Found entity 1: spROM" {  } { { "spROM.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/spROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_addr_lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file sp_addr_lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sp_addr_lookup " "Found entity 1: sp_addr_lookup" {  } { { "sp_addr_lookup.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/sp_addr_lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bullet_load BULLET_LOAD bullets.sv(39) " "Verilog HDL Declaration information at bullets.sv(39): object \"bullet_load\" differs only in case from object \"BULLET_LOAD\" in the same scope" {  } { { "bullets.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734122164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullets.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullets.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullets1 " "Found entity 1: bullets1" {  } { { "bullets.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall.sv 1 1 " "Found 1 design units, including 1 entities, in source file wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wall " "Found entity 1: wall" {  } { { "wall.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank2 " "Found entity 1: tank2" {  } { { "tank2.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/tank2.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bullet_load BULLET_LOAD bullets2.sv(39) " "Verilog HDL Declaration information at bullets2.sv(39): object \"bullet_load\" differs only in case from object \"BULLET_LOAD\" in the same scope" {  } { { "bullets2.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets2.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734122185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullets2.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullets2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullets2 " "Found entity 1: bullets2" {  } { { "bullets2.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall2.sv 1 1 " "Found 1 design units, including 1 entities, in source file wall2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wall2 " "Found entity 1: wall2" {  } { { "wall2.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/wall2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.sv 2 2 " "Found 2 design units, including 2 entities, in source file enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy1 " "Found entity 1: enemy1" {  } { { "enemy.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122207 ""} { "Info" "ISGN_ENTITY_NAME" "2 enemy2 " "Found entity 2: enemy2" {  } { { "enemy.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy.sv" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bullet_load BULLET_LOAD enemy_wall.sv(224) " "Verilog HDL Declaration information at enemy_wall.sv(224): object \"bullet_load\" differs only in case from object \"BULLET_LOAD\" in the same scope" {  } { { "enemy_wall.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy_wall.sv" 224 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588734122211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_wall.sv 3 3 " "Found 3 design units, including 3 entities, in source file enemy_wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_wall " "Found entity 1: enemy_wall" {  } { { "enemy_wall.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy_wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122222 ""} { "Info" "ISGN_ENTITY_NAME" "2 enemy_bullets " "Found entity 2: enemy_bullets" {  } { { "enemy_wall.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy_wall.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122222 ""} { "Info" "ISGN_ENTITY_NAME" "3 enemy_wall2 " "Found entity 3: enemy_wall2" {  } { { "enemy_wall.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy_wall.sv" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.sv 3 3 " "Found 3 design units, including 3 entities, in source file heart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartRom " "Found entity 1: heartRom" {  } { { "heart.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/heart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122236 ""} { "Info" "ISGN_ENTITY_NAME" "2 heart_mapper " "Found entity 2: heart_mapper" {  } { { "heart.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/heart.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122236 ""} { "Info" "ISGN_ENTITY_NAME" "3 heart_mapper1 " "Found entity 3: heart_mapper1" {  } { { "heart.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/heart.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart2p.sv 1 1 " "Found 1 design units, including 1 entities, in source file heart2p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_mapper_2p " "Found entity 1: heart_mapper_2p" {  } { { "heart2p.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/heart2p.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734122243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734122243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bullety_en2 lab8.sv(246) " "Verilog HDL Implicit Net warning at lab8.sv(246): created implicit net for \"bullety_en2\"" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop_bullet2 lab8.sv(257) " "Verilog HDL Implicit Net warning at lab8.sv(257): created implicit net for \"stop_bullet2\"" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shoot_on bullets.sv(42) " "Verilog HDL Implicit Net warning at bullets.sv(42): created implicit net for \"shoot_on\"" {  } { { "bullets.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shoot_on bullets2.sv(43) " "Verilog HDL Implicit Net warning at bullets2.sv(43): created implicit net for \"shoot_on\"" {  } { { "bullets2.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets2.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122244 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588734122258 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588734122258 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588734122258 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588734122259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588734122683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.sv(316) " "Verilog HDL assignment warning at lab8.sv(316): truncated value with size 32 to match size of target (6)" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588734122694 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.sv(331) " "Verilog HDL assignment warning at lab8.sv(331): truncated value with size 32 to match size of target (6)" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588734122694 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.sv(333) " "Verilog HDL assignment warning at lab8.sv(333): truncated value with size 32 to match size of target (6)" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588734122694 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.sv(349) " "Verilog HDL assignment warning at lab8.sv(349): truncated value with size 32 to match size of target (6)" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588734122694 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.sv(366) " "Verilog HDL assignment warning at lab8.sv(366): truncated value with size 32 to match size of target (6)" {  } { { "lab8.sv" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588734122695 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:nios_system " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/final_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734122900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734123294 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588734123294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588734123733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588734123733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734123792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734124171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588734124200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734124200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734124200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734124200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588734124200 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588734124200 ""}
