"![](media/image1.jpeg){width=\"1.24375in\" height=\"1.2347222222222223in\"}\n\n**EECE240 Digital System Design w/lab**\n\n##\n\n## COURSE INFORMATION\n\n+----------------+----------------+----------------+----------------+\n| **[Credits] | 4 credits (2.5 | **[ | EECE200, MATH |\n| {.smallcaps}** | hours of | Prerequisites] | 240 |\n| | lecture/ 2.5 | {.smallcaps}** | |\n| | | | |\n| | hours Digital | | |\n| | Systems lab) | | |\n+================+================+================+================+\n| **[Days and | MWF, 08.00 -- | **[Location] | Lecture E205 |\n| Times] | 08:50AM | {.smallcaps}** | |\n| {.smallcaps}** | | | Lab E218 |\n| | Lab: T | | |\n| | (Section A)/R | | |\n| | (Section B) | | |\n| | | | |\n| | 11.00AM to | | |\n| | 1.25PM | | |\n+----------------+----------------+----------------+----------------+\n\n**[INSTRUCTOR INFORMATION]{.smallcaps}**\n\n+----------+----------+----------+----------+----------+----------+\n| **[Nam | Dr | **[E-mai | mmadi\\ | **[Phon | Contact |\n| e]{.smal | Mervat | l]{.smal | @adjunct | e]{.smal | No |\n| lcaps}** | Madi | lcaps}** | .aud.edu | lcaps}** | |\n+==========+==========+==========+==========+==========+==========+\n| **[Offic | **NA** | * | W | | |\n| e]{.smal | | *[Office | ednesday | | |\n| lcaps}** | | Hour | 10 am -- | | |\n| | | s]{.smal | 12 pm | | |\n| | | lcaps}** | | | |\n+----------+----------+----------+----------+----------+----------+\n| **Name** | Dr Marwa | ** | <melrai@ | | |\n| | Chendeb | E-Mail** | aud.edu> | | |\n| | EL RAI | | | | |\n| | (lab | * | MW: | | |\n| | ins | *[Office | 10: | | |\n| | tructor) | Hour | 00-12:00 | | |\n| | | s]{.smal | and MW: | | |\n| | | lcaps}** | 1: | | |\n| | | | 30-2:30. | | |\n+----------+----------+----------+----------+----------+----------+\n\n**[DESCRIPTION]{.smallcaps}**\n\n## Introduction to digital logic design. Boolean algebra and switching theory, logic minimization and K-Maps, combinational design, programmable logic, sate elements, synchronous sequential design and basic memory structure.\n\n## LEARNING OUTCOMES\n\n<table>\n<thead>\n<tr class=\"header\">\n<th><strong>Course Learning Outcome</strong></th>\n<th><strong>Program Learning Outcomes*</strong></th>\n<th><strong>Assessment Methods**</strong></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n<th></th>\n</tr>\n</thead>\n<tbody>\n<tr class=\"odd\">\n<td></td>\n<td>PLO1L</td>\n<td>PLO2L</td>\n<td>PLO3</td>\n<td>PLO4</td>\n<td>PLO5</td>\n<td>PLO6</td>\n<td>PLO7</td>\n<td>Assignment</td>\n<td>Lab Work</td>\n<td>Quizzes</td>\n<td>Midterm</td>\n<td>Lab Exam</td>\n<td>Final Exam</td>\n</tr>\n<tr class=\"even\">\n<td><ol type=\"1\">\n<li><p>Utilize Boolean algebra and binary math operations to solve logic design problems</p></li>\n</ol></td>\n<td>H</td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td>X</td>\n<td>X</td>\n<td>X</td>\n<td>X</td>\n<td>X</td>\n<td>X</td>\n</tr>\n<tr class=\"odd\">\n<td><ol start=\"2\" type=\"1\">\n<li><p>Design logic circuits using the principles of switching theory and combinational and sequential circuits</p></li>\n</ol></td>\n<td></td>\n<td>H</td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td>X</td>\n<td>X</td>\n<td></td>\n<td>X</td>\n<td>X</td>\n<td>X</td>\n</tr>\n<tr class=\"even\">\n<td><ol start=\"3\" type=\"1\">\n<li><p>Construct digital electronic circuits through hands-on laboratory activities</p></li>\n</ol></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td>M</td>\n<td></td>\n<td></td>\n<td>X</td>\n<td></td>\n<td></td>\n<td>X</td>\n<td></td>\n</tr>\n<tr class=\"odd\">\n<td><ol start=\"4\" type=\"1\">\n<li><p>Work effectively in groups of electrical and computer engineering students to analyze and design digital circuits</p></li>\n</ol></td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n<td>L</td>\n<td></td>\n<td></td>\n<td></td>\n<td>X</td>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n</tr>\n</tbody>\n</table>\n\n\\*must indicate if the CLO has a High (H) Medium (M) Low (L) to the PLO\n\n\\*\\* put an x which CLO corresponds to the assessment methods\n\n##\n\n## TEXTBOOK/READINGS (*All readings should include full citation;*\n\n## *Use the most updated books)*\n\n+----------------------------------+----------------------------------+\n| **[Textbook]{.smallcaps}** | |\n+==================================+==================================+\n| ![ | *Logic and Computer Design* |\n| https://images-na.ssl-images-ama | *Fundamentals* |\n| zon.com/images/I/51MBkhl-V+L.\\_S | |\n| X378_BO1,204,203,200\\_.jpg](medi | Morris Mano and Charles Kime |\n| a/image2.jpeg){width=\"1.19375in\" | |\n| height=\"1.4029844706911636in\"} | 5^th^ Edition, |\n| | |\n| | Pearson, |\n| | |\n| | November 2019. |\n| | |\n| | ISBN-13: 9780133760637 |\n| | |\n| | ISBN-10: 0133760634 |\n+----------------------------------+----------------------------------+\n| **Reference Book** | *Digital Design: Principles and |\n| | Practices* |\n| ![https://ima | |\n| ges-na.ssl-images-amazon.com/ima | By JohnWakerly |\n| ges/I/61GDyuxWHxL.\\_SX395_BO1,20 | |\n| 4,203,200\\_.jpg](media/image3.jp | 5^th^ Edition |\n| eg){width=\"1.1034722222222222in\" | |\n| height=\"1.25in\"} | Pearson, 2018 |\n| | |\n| | ISBN-13: 978-0134460093 |\n| | |\n| | ISBN-10:013446009X\\ |\n| | Copyright: 2018 |\n+----------------------------------+----------------------------------+\n| ![https://im | *Introduction to Logic and |\n| ages-na.ssl-images-amazon.com/im | Computer Design* |\n| ages/I/516NwD5K9qL.\\_SX403_BO1,2 | |\n| 04,203,200\\_.jpg](media/image4.j | Alan Marcovitz, |\n| peg){width=\"1.066159230096238in\" | |\n| height=\"1.3333333333333333in\"} | 3^rd^ edition |\n| | |\n| | McGraw Hill, |\n| | |\n| | 2010, |\n| | |\n| | ISBN-13: 9780073191645 |\n| | |\n| | ISBN-10: 0073191645 |\n+----------------------------------+----------------------------------+\n\n##\n\n**[TEACHING METHODOLOGY]{.smallcaps}**\n\n**[Assessment/Course Requirements]{.smallcaps}**\n\nAssessment Type Percentage or Points\n----------------- ----------------------\nAssignments 10\nLaboratory work 10\nQuizzes 15\nLab exam 15\nMidterm Exam 25\nFinal Exam 25\n\n**[Information on Course Assessments]{.smallcaps}**\n\n*[Include information/ Instructions for Each of the course assessments]{.smallcaps}*\n\n**[GRADING SCALE]{.smallcaps}**\n\n**[A]{.smallcaps}** **[A-]{.smallcaps}** **[B+]{.smallcaps}** **[B]{.smallcaps}** **[B-]{.smallcaps}** **[C+]{.smallcaps}** **[C]{.smallcaps}** **[C-]{.smallcaps}** **[D+]{.smallcaps}** **[D]{.smallcaps}** **[F]{.smallcaps}** **[W]{.smallcaps}**\n---------------------- ---------------------- ---------------------- --------------------- ---------------------- ---------------------- --------------------- ---------------------- ---------------------- --------------------- --------------------- ---------------------\n[90-100]{.smallcaps} [87-89]{.smallcaps} [84-86]{.smallcaps} [80-83]{.smallcaps} [77-79]{.smallcaps} [74-76]{.smallcaps} [70-73]{.smallcaps} [67-69]{.smallcaps} [64-66]{.smallcaps} [60-63]{.smallcaps} [\\< 60]{.smallcaps} [N/A]{.smallcaps}\n\n**Note:** To obtain a *W* grade, students must withdraw from the course prior to week 10 for Fall and Spring semesters or before the end of the week 5 for the Summer term. After this date, it is not possible to withdraw from the course (Refer to *Undergraduate Catalog*).\n\n**[ACADEMIC POLICIES]{.smallcaps}**\n\n+----------------------+----------------------------------------------+\n| Academic Integrity | Academic honesty is of utmost importance at |\n| | AUD, as described in the *Student Handbook*. |\n| | Students are expected to demonstrate |\n| | academic integrity by completing their own |\n| | work, assignments and assessments. Effective |\n| | planning and progress must be accomplished |\n| | for students to be successful in their |\n| | degree program of study. Submission of work |\n| | from another person, whether it is from |\n| | printed sources or someone other than the |\n| | student; previously graded papers; papers |\n| | submitted without proper source citation; or |\n| | submitting the same paper to multiple |\n| | courses without the approval of all |\n| | instructors involved can result in a failing |\n| | grade or be reported to the Dean, Associate |\n| | Dean or Chair for appropriate sanction or |\n| | disciplinary actions. |\n| | |\n| | Furthermore, students must always submit |\n| | work that represents their original words or |\n| | ideas. If any words or ideas used in a class |\n| | posting or assignment submission do not |\n| | represent the student's original words or |\n| | ideas, all relevant sources must be cited |\n| | along with the extent to which such sources |\n| | were used. Words or ideas that require |\n| | citation include, but are not limited to, |\n| | all hard copy or electronic publications, |\n| | whether copyrighted or not, and all verbal |\n| | or visual communication when the content of |\n| | such communication clearly originates from |\n| | an identifiable source. |\n+======================+==============================================+\n| Classroom Atmosphere | As a courtesy to the class, mobile phones |\n| | and smart watches must be silenced or turned |\n| | off so that they will not disturb the class. |\n| | Possession of active cell phones or |\n| | communication devices during exams is |\n| | unacceptable and will be considered a |\n| | violation of exam rules and policies. |\n+----------------------+----------------------------------------------+\n| Attendance | Due to the nature of the course, attendance |\n| | and class participation are both important |\n| | aspects of the learning experience. For this |\n| | reason, students are expected to arrive to |\n| | class on-time, to attend all classes, and |\n| | actively participate in class discussions. |\n| | Students are required to abide by the |\n| | university policy on attendance published in |\n| | the *Undergraduate Catalog* and the *Student |\n| | Handbook*. |\n+----------------------+----------------------------------------------+\n| Make-ups | Some scheduled class meetings that do not |\n| | take place because of declared holidays, |\n| | instructor illness or any unforeseen |\n| | circumstances may be rescheduled by the |\n| | University or the instructor during the |\n| | semester. Any class activity (lecture, exam, |\n| | class presentation, etc.) that cannot be |\n| | performed because of such class |\n| | cancellations will take place during the |\n| | first-class meeting held after reconvening, |\n| | in order to preserve the order of the class |\n| | schedule as much as possible. |\n+----------------------+----------------------------------------------+\n| Examinations | Exams will be given during regular class |\n| | periods and will cover material from the |\n| | lecture and textbook. If a student has a |\n| | legitimate excuse for missing an exam, |\n| | he/she must notify the instructor in |\n| | advance. The final will be given during exam |\n| | week and will be comprehensive |\n+----------------------+----------------------------------------------+\n| Quizzes | Quizzes will be given at the discretion of |\n| | the instructor. These quizzes will be |\n| | entirely unannounced; however, the student |\n| | can count on roughly ten quizzes in a |\n| | semester. In computation of the final grade, |\n| | all quizzes will be counted. **There are NO |\n| | make-up quizzes**. A quiz can be given at |\n| | the beginning, middle, or end of a class |\n| | period. In addition, a quiz can be given |\n| | both at the beginning and end of a class. |\n| | Students should always arrive to class |\n| | prepared to experience a quiz on current |\n| | class content. |\n+----------------------+----------------------------------------------+\n| Assignments | Homework problems, which will be assigned |\n| | periodically, must be handed in at the |\n| | beginning of the lecture period. **Late |\n| | assignments will not be accepted.** In |\n| | computing the final homework/quiz average, |\n| | all assignments and quizzes will be |\n| | considered. Homework must be neatly written |\n| | and logically organized. |\n+----------------------+----------------------------------------------+\n| Laboratory work | A series of lab experiments are conducted to |\n| | support the course content. Safe practices |\n| | will be rigidly adhered to. Each student |\n| | will produce a report for each laboratory |\n| | experiment. Specific requirements will be |\n| | provided in class. |\n+----------------------+----------------------------------------------+\n\n[LECTURE TOPICS]{.smallcaps}\n\n+---------+--------------------+-------------------------------------+\n| Week | Date | Topics and Assessment Due Dates |\n+=========+====================+=====================================+\n| Week 1 | MWF | - Introduction to Digital Systems |\n| | | |\n| | Jan 12 -16 | - Number systems, representation, |\n| | | and coding |\n+---------+--------------------+-------------------------------------+\n| Week 2 | MWF | - Code Conversion |\n| | | |\n| | Jan 19-24 | - Binary Arithmetic, Addition, |\n| | | Subtraction, Multiplication |\n| | | |\n| | | - ***Assignment 1, Quiz 1*** |\n+---------+--------------------+-------------------------------------+\n| Week 3 | MWF | - Digital Functions |\n| | | |\n| | Jan 26-30 | - Introduction to Gates AND NAND |\n| | | OR NOR XOR XNOR, and NOT |\n| | | |\n| | | - Boolean Algebra |\n| | | |\n| | | - ***Assignment 1 Submission*** |\n+---------+--------------------+-------------------------------------+\n| Week 4 | MWF | - Canonical Forms |\n| | | |\n| | Feb 02-06 | - Minterms, Maxterms, Truth table |\n| | | |\n| | | - Conversion between forms |\n| | | |\n| | | - ***Assignment II, Quiz II*** |\n+---------+--------------------+-------------------------------------+\n| Week 5 | MWF | - Two level logic implementations |\n| | | |\n| | Feb 09-13 | - Combinational Logic circuits |\n| | | |\n| | | - Gate level Circuits and Boolean |\n| | | Functions, **Assignment II |\n| | | Submission** |\n| | | |\n| | | - Assignment II Submission |\n+---------+--------------------+-------------------------------------+\n| Week 6 | MWF | - Circuit optimization using |\n| | | Boolean Algebra |\n| | Feb 16-20 | |\n| | | - K-Map Manipulation |\n| | | |\n| | | - ***Assignment III Quiz III*** |\n+---------+--------------------+-------------------------------------+\n| Week 7 | MWF | - Combinational Logic Part II |\n| | | |\n| | Feb 23-27 | - Positive and negative logic |\n| | | |\n| | | - BCD-Excess 3 code Converter |\n| | | |\n| | | - Technology Mapping |\n| | | |\n| | | - ***Assignment III Submission*** |\n+---------+--------------------+-------------------------------------+\n| Week 8 | MWF | - Combinational Logic Part III |\n| | | |\n| | Mar 02-06 | - Functions and Functional Blocks |\n| | | |\n| | | - Decoding, Encoding and |\n| | | Selecting/multiplexing |\n| | | |\n| | | - ***Assignment IV, Quiz IV*** |\n+---------+--------------------+-------------------------------------+\n| Week 9 | MWF | - Spring Break |\n| | | |\n| | Mar 09- 13 | - Enjoy Your Holidays |\n+---------+--------------------+-------------------------------------+\n| Week 10 | MWF | - Combinational Logic Part IV |\n| | | |\n| | Mar 16-20 | - Arithmetic Functions |\n| | | |\n| | | - Addition/Subtraction |\n| | | |\n| | | - ***Lab time: Midterm, |\n| | | Assignment IV submission*** |\n+---------+--------------------+-------------------------------------+\n| Week 11 | MWF | - Combinational Logic Part IV |\n| | | Cont |\n| | Mar 23-27 | |\n| | | - Overflow detection |\n| | | |\n| | | - Binary multiplication |\n| | | |\n| | | - ***Assignment V, Quiz V*** |\n+---------+--------------------+-------------------------------------+\n| Week 12 | MWF | - Sequential Circuits Part I |\n| | | |\n| | Mar 30-3^rd^ April | - Latch and Flipflops |\n| | | |\n| | | - Edge triggered FlipFlops |\n| | | |\n| | | - ***Assignment V submission*** |\n| | | |\n| | | - |\n+---------+--------------------+-------------------------------------+\n| Week 13 | MWF | - Sequential Circuits Part II |\n| | | |\n| | Apr 06-10 | - Truth Table Vs State Table |\n| | | |\n| | | - Application of Sequential |\n| | | Logic: State Machine Design |\n| | | |\n| | | - ***Assignment VI Quiz VI*** |\n+---------+--------------------+-------------------------------------+\n| Week 14 | MWF | - Sequential Circuits Part III |\n| | | |\n| | Apr 13-17 | - Design and Implementation of |\n| | | State Machine |\n| | | |\n| | | - State Machine Problems and |\n| | | Analysis |\n| | | |\n| | | - ***Assignment VI Submission*** |\n+---------+--------------------+-------------------------------------+\n| Week 15 | MWF | - Review Combinational and |\n| | | Sequential logic |\n| | Apr 20-24 | |\n| | | - Preparation for the Final Exam |\n+---------+--------------------+-------------------------------------+\n| Week 16 | MWF | Final Exam on April 27 at 8 a.m. |\n| | | |\n| | April 27-May 01 | |\n+---------+--------------------+-------------------------------------+\n\n*[Note: Schedule of external visits and other non-lecture sessions should be indicated as appropriate.]{.ul}*\n\n[LAB/STUDIO TOPICS]{.smallcaps} (where relevant)\n\n+---------+--------+-------------------------------------------------+\n| Week 1 | No Lab | On Campus Class |\n+=========+========+=================================================+\n| Week 2 | No Lab | On campus Class |\n+---------+--------+-------------------------------------------------+\n| Week 3 | Lab 1 | *Introduction to Logic Design Lab and Logic |\n| | | Design using Digital Trainer Kit* |\n+---------+--------+-------------------------------------------------+\n| Week 4 | Lab 2 | *Introduction to Quartus II CAD Tools: Simulate |\n| | | basic logic functions* |\n+---------+--------+-------------------------------------------------+\n| Week 5 | Lab 3 | *Synthesis of Combinational Logic Circuits, |\n| | | Minimization* of Boolean logic |\n+---------+--------+-------------------------------------------------+\n| Week 6 | Lab 4 | Code Conversion: BCD to Seven Segment Display: |\n| | | H/W implementation |\n+---------+--------+-------------------------------------------------+\n| Week 7 | Lab4 | Code Conversion: BCD to Seven Segment Display: |\n| | | H/W implementation |\n+---------+--------+-------------------------------------------------+\n| Week 8 | Lab 5 | Design and Implementation of 2=\\>4 and 3=\\>8 |\n| | | Decoder with Enable bit |\n| | | |\n| | | Design a 3=\\>8 decoder using two 2=\\>4 Decoder |\n+---------+--------+-------------------------------------------------+\n| Week 9 | No Lab | Spring Break |\n+---------+--------+-------------------------------------------------+\n| Week 10 | Lab 6 | Midterm Exam |\n+---------+--------+-------------------------------------------------+\n| Week 11 | Lab 7 | Design and Implementation of Multiplexer |\n| | | Circuits |\n| | | |\n| | | Implement 8:1 Mux using 2:1 Mux as a base cell |\n+---------+--------+-------------------------------------------------+\n| Week 12 | Lab 8 | ALU Design: Implementation of 4-bit ADD/SUB |\n| | | circuit using control bit |\n+---------+--------+-------------------------------------------------+\n| Week 13 | Lab 9 | Sequential Logic Circuits Verification Latch |\n| | | and Flip-Flops |\n+---------+--------+-------------------------------------------------+\n| Week 14 | Lab 10 | Application of Sequential Circuits: 8-bit |\n| | | Serial Adder |\n+---------+--------+-------------------------------------------------+\n| Week 15 | | Lab Exam |\n+---------+--------+-------------------------------------------------+\n| Week 16 | | Final Exam |\n+---------+--------+-------------------------------------------------+"[]