===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.9795 seconds

  ----Wall Time----  ----Name----
    3.7361 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.0684 (  9.3%)    Parse modules
    0.6312 (  1.9%)    Verify circuit
   17.3721 ( 52.7%)  'firrtl.circuit' Pipeline
    1.3350 (  4.0%)    'firrtl.module' Pipeline
    1.2446 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0904 (  0.3%)      LowerCHIRRTLPass
    0.1079 (  0.3%)    InferWidths
    0.8025 (  2.4%)    InferResets
    0.0504 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0801 (  0.2%)    WireDFT
    0.0842 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7153 (  2.2%)    LowerFIRRTLTypes
    7.1352 ( 21.6%)    'firrtl.module' Pipeline
    0.7813 (  2.4%)      ExpandWhens
    0.0206 (  0.1%)      RemoveInvalid
    5.9239 ( 18.0%)      Canonicalizer
    0.4092 (  1.2%)      InferReadWrite
    0.5347 (  1.6%)    Inliner
    1.0874 (  3.3%)    IMConstProp
    0.0629 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0590 (  0.2%)    BlackBoxReader
    0.0590 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4825 ( 13.6%)    'firrtl.module' Pipeline
    4.4825 ( 13.6%)      Canonicalizer
    0.4203 (  1.3%)    RemoveUnusedPorts
    0.0603 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3880 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4489 ( 10.5%)  LowerFIRRTLToHW
    0.0598 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.8944 ( 11.8%)  'hw.module' Pipeline
    0.8713 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4057 (  7.3%)    Canonicalizer
    0.6174 (  1.9%)    HWCleanup
    0.7878 (  2.4%)  'hw.module' Pipeline
    0.0747 (  0.2%)    HWLegalizeModules
    0.7130 (  2.2%)    PrettifyVerilog
    3.5424 ( 10.7%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   32.9795 (100.0%)  Total

{
  totalTime: 33.004,
  maxMemory: 705802240
}
