##############################################################################
## This file is part of 'SLAC Firmware Standard Library'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'SLAC Firmware Standard Library', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################
#schemaversion 3.0.0
#once

DacSigGen: &DacSigGen
  class: MMIODev
  configPrio: 1
  description: Signal generator for JESD DAC
  size: 0x020
  metadata:
    numLanes: &numLanes 2
    addrSize: &addrSize 8
  #########
  children:
    #########################################################
    EnableMask:
      at:
        offset: 0x00
      class: IntField
      name: EnableMask
      sizeBits: *numLanes
      mode: RW
      description: "Enable DAC signal generator lanes (L_G-1 downto 0)."
    #########################################################
    PeriodSize:
      at:
        offset: 0x08
      class: IntField
      name: PeriodSize
      sizeBits: *addrSize
      mode: RW
      description: "Signal period size [7:0]. In number of Block RAM addresses (two samples per address S1S0). Zero inclusive. Example for 16 sample period write 7."
    #########################################################