//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__dof_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__dof_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1084>;
	.reg .b32 	%r<565>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_124;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r527, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r527;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f971, 0f3F000000;
	@%p5 bra 	BB0_2;

	mad.lo.s32 	%r368, %r527, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f285, %r369;
	mov.f32 	%f286, 0f4B800000;
	div.approx.ftz.f32 	%f971, %f285, %f286;
	mad.lo.s32 	%r527, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r527;
	and.b32  	%r370, %r527, 16777215;
	cvt.rn.f32.u32	%f287, %r370;
	div.approx.ftz.f32 	%f972, %f287, %f286;
	bra.uni 	BB0_4;

BB0_2:
	mov.f32 	%f972, %f971;

BB0_4:
	cvt.rn.f32.s32	%f288, %r112;
	add.ftz.f32 	%f289, %f288, %f971;
	cvt.rn.f32.s32	%f290, %r113;
	add.ftz.f32 	%f291, %f290, %f972;
	cvt.rn.f32.s32	%f292, %r110;
	div.approx.ftz.f32 	%f293, %f289, %f292;
	cvt.rn.f32.s32	%f294, %r111;
	div.approx.ftz.f32 	%f295, %f291, %f294;
	fma.rn.ftz.f32 	%f296, %f293, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f297, %f295, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f298, %f299}, [params+80];
	ld.const.v2.f32 	{%f300, %f301}, [params+88];
	ld.const.v2.f32 	{%f303, %f304}, [params+96];
	ld.const.v2.f32 	{%f307, %f308}, [params+104];
	ld.const.v2.f32 	{%f309, %f310}, [params+112];
	mul.ftz.f32 	%f313, %f297, %f309;
	mul.ftz.f32 	%f314, %f297, %f310;
	ld.const.f32 	%f315, [params+120];
	mul.ftz.f32 	%f316, %f297, %f315;
	fma.rn.ftz.f32 	%f317, %f296, %f303, %f313;
	fma.rn.ftz.f32 	%f318, %f296, %f304, %f314;
	fma.rn.ftz.f32 	%f319, %f296, %f307, %f316;
	ld.const.v2.f32 	{%f320, %f321}, [params+128];
	add.ftz.f32 	%f324, %f317, %f320;
	add.ftz.f32 	%f325, %f318, %f321;
	ld.const.f32 	%f326, [params+136];
	add.ftz.f32 	%f327, %f319, %f326;
	fma.rn.ftz.f32 	%f10, %f324, %f301, %f298;
	fma.rn.ftz.f32 	%f11, %f325, %f301, %f299;
	fma.rn.ftz.f32 	%f12, %f327, %f301, %f300;
	mad.lo.s32 	%r371, %r527, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f328, %r372;
	mov.f32 	%f329, 0f4B800000;
	div.approx.ftz.f32 	%f330, %f328, %f329;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r373;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f331, %r374;
	div.approx.ftz.f32 	%f332, %f331, %f329;
	fma.rn.ftz.f32 	%f13, %f330, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f978, %f332, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f333, %f978;
	setp.gt.ftz.f32	%p6, %f13, %f333;
	@%p6 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.ftz.f32	%p9, %f13, %f978;
	@%p9 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	div.approx.ftz.f32 	%f975, %f978, %f13;
	mov.f32 	%f978, %f13;
	bra.uni 	BB0_13;

BB0_5:
	setp.lt.ftz.f32	%p7, %f13, %f978;
	@%p7 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	div.approx.ftz.f32 	%f338, %f978, %f13;
	add.ftz.f32 	%f339, %f338, 0f40800000;
	mul.ftz.f32 	%f973, %f339, 0f3F490FDB;
	mov.f32 	%f978, %f13;
	bra.uni 	BB0_9;

BB0_11:
	div.approx.ftz.f32 	%f340, %f13, %f978;
	mov.f32 	%f341, 0f40000000;
	sub.ftz.f32 	%f975, %f341, %f340;

BB0_13:
	mul.ftz.f32 	%f973, %f975, 0f3F490FDB;
	bra.uni 	BB0_14;

BB0_6:
	mov.f32 	%f973, 0f00000000;
	setp.eq.ftz.f32	%p8, %f978, 0f00000000;
	@%p8 bra 	BB0_9;

	div.approx.ftz.f32 	%f335, %f13, %f978;
	mov.f32 	%f336, 0f40C00000;
	sub.ftz.f32 	%f337, %f336, %f335;
	mul.ftz.f32 	%f973, %f337, 0f3F490FDB;

BB0_9:
	neg.ftz.f32 	%f978, %f978;

BB0_14:
	mov.f32 	%f348, 0f3F800000;
	sub.ftz.f32 	%f349, %f348, %f308;
	fma.rn.ftz.f32 	%f350, %f349, %f978, %f308;
	cos.approx.ftz.f32 	%f351, %f973;
	mul.ftz.f32 	%f352, %f351, %f350;
	sin.approx.ftz.f32 	%f353, %f973;
	mul.ftz.f32 	%f354, %f350, %f353;
	ld.const.v2.f32 	{%f355, %f356}, [params+144];
	ld.const.f32 	%f359, [params+152];
	ld.const.v2.f32 	{%f360, %f361}, [params+160];
	mul.ftz.f32 	%f364, %f354, %f360;
	mul.ftz.f32 	%f365, %f354, %f361;
	ld.const.f32 	%f366, [params+168];
	mul.ftz.f32 	%f367, %f354, %f366;
	fma.rn.ftz.f32 	%f368, %f352, %f355, %f364;
	fma.rn.ftz.f32 	%f369, %f352, %f356, %f365;
	fma.rn.ftz.f32 	%f370, %f352, %f359, %f367;
	ld.const.f32 	%f371, [params+124];
	fma.rn.ftz.f32 	%f27, %f371, %f368, %f298;
	fma.rn.ftz.f32 	%f28, %f371, %f369, %f299;
	fma.rn.ftz.f32 	%f29, %f371, %f370, %f300;
	sub.ftz.f32 	%f372, %f10, %f27;
	sub.ftz.f32 	%f373, %f11, %f28;
	sub.ftz.f32 	%f374, %f12, %f29;
	mul.ftz.f32 	%f375, %f373, %f373;
	fma.rn.ftz.f32 	%f376, %f372, %f372, %f375;
	fma.rn.ftz.f32 	%f377, %f374, %f374, %f376;
	rsqrt.approx.ftz.f32 	%f378, %f377;
	mul.ftz.f32 	%f30, %f378, %f372;
	mul.ftz.f32 	%f31, %f378, %f373;
	mul.ftz.f32 	%f32, %f378, %f374;
	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	st.local.v2.f32 	[%rd2+20], {%f348, %f348};
	mov.u32 	%r378, 1065353216;
	st.local.u32 	[%rd2+28], %r378;
	mov.f32 	%f379, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	mov.u32 	%r32, 285212672;
	mov.u32 	%r537, 0;
	st.local.v4.u32 	[%rd18], {%r537, %r537, %r537, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f348, %f348};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f999, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f348, %f348, %f348, %f999};
	st.local.u32 	[%rd2+48], %r537;
	st.local.v4.f32 	[%rd2+116], {%f999, %f999, %f999, %f348};
	st.local.v4.u32 	[%rd2+4], {%r537, %r537, %r378, %r537};
	st.local.u32 	[%rd2+96], %r378;
	ld.const.u32 	%r536, [params+252];
	setp.eq.s32	%p10, %r536, 0;
	mov.u32 	%r538, -1;
	mov.u32 	%r539, %r538;
	mov.f32 	%f1000, %f999;
	mov.f32 	%f1001, %f999;
	mov.f32 	%f1002, %f999;
	mov.f32 	%f1003, %f999;
	mov.f32 	%f1004, %f999;
	@%p10 bra 	BB0_43;

	ld.const.u64 	%rd3, [params+280];
	ld.const.f32 	%f33, [params+76];
	ld.const.v2.u32 	{%r384, %r536}, [params+248];
	ld.const.v2.f32 	{%f389, %f390}, [params+232];
	mov.u32 	%r16, -1;
	mov.f32 	%f1004, 0f00000000;
	ld.const.f32 	%f36, [params+240];
	mov.f32 	%f995, %f348;
	mov.f32 	%f994, %f348;
	mov.f32 	%f993, %f348;
	mov.f32 	%f1003, %f1004;
	mov.f32 	%f1002, %f1004;
	mov.f32 	%f1001, %f1004;
	mov.f32 	%f1000, %f1004;
	mov.f32 	%f999, %f1004;
	mov.u32 	%r539, %r16;
	mov.u32 	%r538, %r16;

BB0_16:
	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd2+100];
	neg.ftz.f32 	%f399, %f394;
	neg.ftz.f32 	%f400, %f393;
	neg.ftz.f32 	%f401, %f392;
	st.local.v2.f32 	[%rd2+84], {%f401, %f400};
	st.local.f32 	[%rd2+92], %f399;
	st.local.v2.f32 	[%rd2+132], {%f348, %f348};
	mov.u32 	%r386, 1510874058;
	st.local.u32 	[%rd2+80], %r386;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f988, 0f5A0E1BCA;
	setp.lt.s32	%p11, %r16, 0;
	@%p11 bra 	BB0_21;

	or.b32  	%r387, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r387;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f403, %f404, %f405, %f406}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f411, %f412, %f413, %f414}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f411, %f412, %f413, %f414};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f46, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f403, %f404, %f405, %f46};
	st.local.f32 	[%rd2+132], %f406;
	add.s32 	%r388, %r16, -1;
	setp.lt.s32	%p12, %r388, 0;
	@%p12 bra 	BB0_19;

	ld.local.f32 	%f419, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f419;

BB0_19:
	setp.leu.ftz.f32	%p13, %f46, 0f00000000;
	@%p13 bra 	BB0_21;

	ld.local.u32 	%r389, [%rd2];
	mad.lo.s32 	%r390, %r389, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r390;
	and.b32  	%r391, %r390, 16777215;
	cvt.rn.f32.u32	%f421, %r391;
	div.approx.ftz.f32 	%f423, %f421, %f329;
	lg2.approx.ftz.f32 	%f424, %f423;
	mul.ftz.f32 	%f425, %f424, 0fBF317218;
	mul.ftz.f32 	%f988, %f425, %f46;

BB0_21:
	ld.local.v4.f32 	{%f435, %f436, %f437, %f438}, [%rd2+68];
	mov.u32 	%r400, 0;
	mov.u32 	%r396, 1;
	mov.u32 	%r399, 2;
	ld.local.v4.f32 	{%f439, %f440, %f441, %f442}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r401, %rd33;
	cvt.u32.u64	%r402, %rd17;
	mov.u32 	%r404, -1;
	mov.f32 	%f434, 0f00000000;
	// inline asm
	call (%r392, %r393, %r394, %r395), _optix_trace_4, (%rd3, %f435, %f436, %f437, %f439, %f440, %f441, %f33, %f988, %f434, %r396, %r400, %r400, %r399, %r400, %r401, %r402, %r404, %r404);
	// inline asm
	ld.local.u32 	%r405, [%rd2+16];
	add.s32 	%r537, %r405, 1;
	st.local.u32 	[%rd2+16], %r537;
	setp.ne.s32	%p14, %r405, 0;
	@%p14 bra 	BB0_23;

	ld.local.v4.f32 	{%f443, %f444, %f445, %f446}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f443;
	add.ftz.f32 	%f1000, %f1000, %f444;
	add.ftz.f32 	%f1001, %f1001, %f445;
	mov.u32 	%r538, %r394;
	mov.u32 	%r539, %r395;

BB0_23:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r406, %r29, 4096;
	setp.eq.s32	%p15, %r406, 0;
	@%p15 bra 	BB0_31;

	and.b32  	%r407, %r29, 512;
	setp.eq.s32	%p16, %r407, 0;
	@%p16 bra 	BB0_27;
	bra.uni 	BB0_25;

BB0_27:
	ld.local.f32 	%f988, [%rd2+80];
	bra.uni 	BB0_28;

BB0_25:
	st.local.f32 	[%rd2+80], %f988;
	ld.local.v4.f32 	{%f450, %f451, %f452, %f453}, [%rd2+100];
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd2+68];
	fma.rn.ftz.f32 	%f464, %f988, %f451, %f458;
	fma.rn.ftz.f32 	%f465, %f988, %f450, %f457;
	st.local.v2.f32 	[%rd2+68], {%f465, %f464};
	fma.rn.ftz.f32 	%f466, %f988, %f452, %f459;
	st.local.f32 	[%rd2+76], %f466;
	setp.lt.u32	%p17, %r537, %r536;
	@%p17 bra 	BB0_28;

	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd18];
	add.ftz.f32 	%f474, %f390, %f468;
	add.ftz.f32 	%f475, %f389, %f467;
	st.local.v2.f32 	[%rd18], {%f475, %f474};
	add.ftz.f32 	%f476, %f36, %f469;
	st.local.f32 	[%rd2+-20], %f476;

BB0_28:
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd2+36];
	add.ftz.f32 	%f484, %f477, 0f38D1B717;
	add.ftz.f32 	%f485, %f478, 0f38D1B717;
	add.ftz.f32 	%f486, %f479, 0f38D1B717;
	neg.ftz.f32 	%f487, %f988;
	div.approx.ftz.f32 	%f488, %f487, %f484;
	div.approx.ftz.f32 	%f489, %f487, %f485;
	div.approx.ftz.f32 	%f490, %f487, %f486;
	mul.ftz.f32 	%f491, %f488, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f57, %f491;
	mul.ftz.f32 	%f492, %f489, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f58, %f492;
	mul.ftz.f32 	%f493, %f490, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f59, %f493;
	mul.ftz.f32 	%f993, %f993, %f57;
	mul.ftz.f32 	%f994, %f994, %f58;
	mul.ftz.f32 	%f995, %f995, %f59;
	and.b32  	%r408, %r29, 16777216;
	setp.eq.s32	%p18, %r408, 0;
	@%p18 bra 	BB0_31;

	ld.local.v4.f32 	{%f494, %f495, %f496, %f497}, [%rd2+-12];
	mul.ftz.f32 	%f501, %f58, %f495;
	mul.ftz.f32 	%f502, %f57, %f494;
	st.local.v2.f32 	[%rd2+-12], {%f502, %f501};
	mul.ftz.f32 	%f503, %f59, %f496;
	st.local.f32 	[%rd2+-4], %f503;
	@%p16 bra 	BB0_31;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB0_31:
	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd18];
	fma.rn.ftz.f32 	%f1002, %f993, %f504, %f1002;
	fma.rn.ftz.f32 	%f1003, %f994, %f505, %f1003;
	fma.rn.ftz.f32 	%f1004, %f995, %f506, %f1004;
	setp.lt.s32	%p20, %r32, 0;
	@%p20 bra 	BB0_43;

	ld.local.f32 	%f511, [%rd2+32];
	setp.le.ftz.f32	%p21, %f511, 0f00000000;
	@%p21 bra 	BB0_43;

	ld.local.v2.f32 	{%f512, %f513}, [%rd2+20];
	setp.neu.ftz.f32	%p22, %f512, 0f00000000;
	setp.neu.ftz.f32	%p23, %f513, 0f00000000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB0_35;

	ld.local.f32 	%f514, [%rd2+28];
	setp.eq.ftz.f32	%p25, %f514, 0f00000000;
	@%p25 bra 	BB0_43;

BB0_35:
	mul.ftz.f32 	%f993, %f993, %f512;
	mul.ftz.f32 	%f994, %f994, %f513;
	ld.local.f32 	%f515, [%rd2+28];
	mul.ftz.f32 	%f995, %f995, %f515;
	setp.ge.u32	%p26, %r384, %r537;
	@%p26 bra 	BB0_38;

	max.ftz.f32 	%f516, %f993, %f994;
	max.ftz.f32 	%f74, %f516, %f995;
	ld.local.u32 	%r410, [%rd2];
	mad.lo.s32 	%r411, %r410, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r411;
	and.b32  	%r412, %r411, 16777215;
	cvt.rn.f32.u32	%f517, %r412;
	div.approx.ftz.f32 	%f519, %f517, %f329;
	setp.lt.ftz.f32	%p27, %f74, %f519;
	@%p27 bra 	BB0_43;

	rcp.approx.ftz.f32 	%f520, %f74;
	mul.ftz.f32 	%f993, %f993, %f520;
	mul.ftz.f32 	%f994, %f994, %f520;
	mul.ftz.f32 	%f995, %f995, %f520;

BB0_38:
	and.b32  	%r413, %r32, 288;
	setp.ne.s32	%p28, %r413, 256;
	@%p28 bra 	BB0_42;

	and.b32  	%r414, %r32, 16;
	setp.eq.s32	%p29, %r414, 0;
	@%p29 bra 	BB0_41;
	bra.uni 	BB0_40;

BB0_41:
	add.s32 	%r425, %r16, -1;
	max.s32 	%r16, %r425, %r404;
	bra.uni 	BB0_42;

BB0_40:
	add.s32 	%r415, %r16, 1;
	mov.u32 	%r416, 3;
	min.s32 	%r16, %r415, %r416;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r417, %r418, %r419, %r420}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r417, %r418, %r419, %r420};
	ld.local.v4.f32 	{%f521, %f522, %f523, %f524}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f521, %f522, %f523, %f524};
	ld.local.f32 	%f529, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f529;

BB0_42:
	setp.lt.u32	%p30, %r537, %r536;
	@%p30 bra 	BB0_16;

BB0_43:
	ld.local.v4.f32 	{%f1063, %f1064, %f1065, %f533}, [%rd2+-12];
	ld.local.v4.f32 	{%f1060, %f1061, %f1062, %f537}, [%rd2+4];
	setp.lt.s32	%p31, %r537, 2;
	@%p31 bra 	BB0_112;

	ld.local.f32 	%f1031, [%rd2+96];
	setp.geu.ftz.f32	%p32, %f1031, 0f3F800000;
	@%p32 bra 	BB0_112;

	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	mov.f32 	%f541, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f541, %f541};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r429, 0;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f541, %f541};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1028, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f541, %f541, %f541, %f1028};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1028, %f1028, %f1028, %f541};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p33, %r536, 0;
	@%p33 bra 	BB0_46;

	ld.const.u64 	%rd5, [params+280];
	ld.const.f32 	%f102, [params+76];
	ld.const.v2.u32 	{%r432, %r536}, [params+248];
	ld.const.v2.f32 	{%f549, %f550}, [params+232];
	mov.f32 	%f1030, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f105, [params+240];
	mov.f32 	%f1029, %f1030;
	mov.f32 	%f1028, %f1030;
	mov.f32 	%f1021, %f541;
	mov.f32 	%f1020, %f541;
	mov.f32 	%f1019, %f541;

BB0_48:
	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd2+100];
	neg.ftz.f32 	%f559, %f554;
	neg.ftz.f32 	%f560, %f553;
	neg.ftz.f32 	%f561, %f552;
	st.local.v2.f32 	[%rd2+84], {%f561, %f560};
	st.local.f32 	[%rd2+92], %f559;
	st.local.v2.f32 	[%rd2+132], {%f541, %f541};
	mov.u32 	%r434, 1510874058;
	st.local.u32 	[%rd2+80], %r434;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1014, 0f5A0E1BCA;
	setp.lt.s32	%p34, %r48, 0;
	@%p34 bra 	BB0_53;

	or.b32  	%r435, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r435;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f563, %f564, %f565, %f566}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f571, %f572, %f573, %f574};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f115, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f563, %f564, %f565, %f115};
	st.local.f32 	[%rd2+132], %f566;
	add.s32 	%r436, %r48, -1;
	setp.lt.s32	%p35, %r436, 0;
	@%p35 bra 	BB0_51;

	ld.local.f32 	%f579, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f579;

BB0_51:
	setp.leu.ftz.f32	%p36, %f115, 0f00000000;
	@%p36 bra 	BB0_53;

	ld.local.u32 	%r437, [%rd2];
	mad.lo.s32 	%r438, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r438;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32	%f581, %r439;
	div.approx.ftz.f32 	%f583, %f581, %f329;
	lg2.approx.ftz.f32 	%f584, %f583;
	mul.ftz.f32 	%f585, %f584, 0fBF317218;
	mul.ftz.f32 	%f1014, %f585, %f115;

BB0_53:
	ld.local.v4.f32 	{%f595, %f596, %f597, %f598}, [%rd2+68];
	mov.u32 	%r444, 1;
	mov.u32 	%r447, 2;
	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r449, %rd63;
	cvt.u32.u64	%r450, %rd17;
	mov.u32 	%r452, -1;
	mov.f32 	%f594, 0f00000000;
	// inline asm
	call (%r440, %r441, %r442, %r443), _optix_trace_4, (%rd5, %f595, %f596, %f597, %f599, %f600, %f601, %f102, %f1014, %f594, %r444, %r429, %r429, %r447, %r429, %r449, %r450, %r452, %r452);
	// inline asm
	ld.local.u32 	%r453, [%rd2+16];
	add.s32 	%r56, %r453, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p37, %r453, 0;
	@%p37 bra 	BB0_55;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f603;
	add.ftz.f32 	%f1000, %f1000, %f604;
	add.ftz.f32 	%f1001, %f1001, %f605;
	mov.u32 	%r538, %r442;
	mov.u32 	%r539, %r443;

BB0_55:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r454, %r61, 4096;
	setp.eq.s32	%p38, %r454, 0;
	@%p38 bra 	BB0_63;

	and.b32  	%r455, %r61, 512;
	setp.eq.s32	%p39, %r455, 0;
	@%p39 bra 	BB0_59;
	bra.uni 	BB0_57;

BB0_59:
	ld.local.f32 	%f1014, [%rd2+80];
	bra.uni 	BB0_60;

BB0_57:
	st.local.f32 	[%rd2+80], %f1014;
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd2+100];
	ld.local.v4.f32 	{%f617, %f618, %f619, %f620}, [%rd2+68];
	fma.rn.ftz.f32 	%f624, %f1014, %f611, %f618;
	fma.rn.ftz.f32 	%f625, %f1014, %f610, %f617;
	st.local.v2.f32 	[%rd2+68], {%f625, %f624};
	fma.rn.ftz.f32 	%f626, %f1014, %f612, %f619;
	st.local.f32 	[%rd2+76], %f626;
	setp.lt.u32	%p40, %r56, %r536;
	@%p40 bra 	BB0_60;

	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd18];
	add.ftz.f32 	%f634, %f550, %f628;
	add.ftz.f32 	%f635, %f549, %f627;
	st.local.v2.f32 	[%rd18], {%f635, %f634};
	add.ftz.f32 	%f636, %f105, %f629;
	st.local.f32 	[%rd2+-20], %f636;

BB0_60:
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd2+36];
	add.ftz.f32 	%f644, %f637, 0f38D1B717;
	add.ftz.f32 	%f645, %f638, 0f38D1B717;
	add.ftz.f32 	%f646, %f639, 0f38D1B717;
	neg.ftz.f32 	%f647, %f1014;
	div.approx.ftz.f32 	%f648, %f647, %f644;
	div.approx.ftz.f32 	%f649, %f647, %f645;
	div.approx.ftz.f32 	%f650, %f647, %f646;
	mul.ftz.f32 	%f651, %f648, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f126, %f651;
	mul.ftz.f32 	%f652, %f649, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f127, %f652;
	mul.ftz.f32 	%f653, %f650, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f128, %f653;
	mul.ftz.f32 	%f1019, %f1019, %f126;
	mul.ftz.f32 	%f1020, %f1020, %f127;
	mul.ftz.f32 	%f1021, %f1021, %f128;
	and.b32  	%r456, %r61, 16777216;
	setp.eq.s32	%p41, %r456, 0;
	@%p41 bra 	BB0_63;

	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd2+-12];
	mul.ftz.f32 	%f661, %f127, %f655;
	mul.ftz.f32 	%f662, %f126, %f654;
	st.local.v2.f32 	[%rd2+-12], {%f662, %f661};
	mul.ftz.f32 	%f663, %f128, %f656;
	st.local.f32 	[%rd2+-4], %f663;
	@%p39 bra 	BB0_63;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB0_63:
	ld.local.v4.f32 	{%f664, %f665, %f666, %f667}, [%rd18];
	fma.rn.ftz.f32 	%f1030, %f1019, %f664, %f1030;
	fma.rn.ftz.f32 	%f1029, %f1020, %f665, %f1029;
	fma.rn.ftz.f32 	%f1028, %f1021, %f666, %f1028;
	setp.lt.s32	%p43, %r64, 0;
	@%p43 bra 	BB0_75;

	ld.local.f32 	%f671, [%rd2+32];
	setp.le.ftz.f32	%p44, %f671, 0f00000000;
	@%p44 bra 	BB0_75;

	ld.local.v2.f32 	{%f672, %f673}, [%rd2+20];
	setp.neu.ftz.f32	%p45, %f672, 0f00000000;
	setp.neu.ftz.f32	%p46, %f673, 0f00000000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB0_67;

	ld.local.f32 	%f674, [%rd2+28];
	setp.eq.ftz.f32	%p48, %f674, 0f00000000;
	@%p48 bra 	BB0_75;

BB0_67:
	mul.ftz.f32 	%f1019, %f1019, %f672;
	mul.ftz.f32 	%f1020, %f1020, %f673;
	ld.local.f32 	%f675, [%rd2+28];
	mul.ftz.f32 	%f1021, %f1021, %f675;
	setp.ge.u32	%p49, %r432, %r56;
	@%p49 bra 	BB0_70;

	max.ftz.f32 	%f676, %f1019, %f1020;
	max.ftz.f32 	%f143, %f676, %f1021;
	ld.local.u32 	%r458, [%rd2];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32	%f677, %r460;
	div.approx.ftz.f32 	%f679, %f677, %f329;
	setp.lt.ftz.f32	%p50, %f143, %f679;
	@%p50 bra 	BB0_75;

	rcp.approx.ftz.f32 	%f680, %f143;
	mul.ftz.f32 	%f1019, %f1019, %f680;
	mul.ftz.f32 	%f1020, %f1020, %f680;
	mul.ftz.f32 	%f1021, %f1021, %f680;

BB0_70:
	and.b32  	%r461, %r64, 288;
	setp.ne.s32	%p51, %r461, 256;
	@%p51 bra 	BB0_74;

	and.b32  	%r462, %r64, 16;
	setp.eq.s32	%p52, %r462, 0;
	@%p52 bra 	BB0_73;
	bra.uni 	BB0_72;

BB0_73:
	add.s32 	%r473, %r48, -1;
	max.s32 	%r48, %r473, %r452;
	bra.uni 	BB0_74;

BB0_72:
	add.s32 	%r463, %r48, 1;
	mov.u32 	%r464, 3;
	min.s32 	%r48, %r463, %r464;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r465, %r466, %r467, %r468}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r465, %r466, %r467, %r468};
	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f681, %f682, %f683, %f684};
	ld.local.f32 	%f689, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f689;

BB0_74:
	setp.lt.u32	%p53, %r56, %r536;
	@%p53 bra 	BB0_48;
	bra.uni 	BB0_75;

BB0_46:
	mov.f32 	%f1029, %f1028;
	mov.f32 	%f1030, %f1028;

BB0_75:
	ld.local.v4.f32 	{%f690, %f691, %f692, %f693}, [%rd2+-12];
	ld.local.v4.f32 	{%f694, %f695, %f696, %f697}, [%rd2+4];
	ld.local.f32 	%f1032, [%rd2+96];
	setp.gt.ftz.f32	%p54, %f1031, %f1032;
	@%p54 bra 	BB0_78;
	bra.uni 	BB0_76;

BB0_78:
	mov.u32 	%r64, 268435456;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1031, %f1031, 0f3F000000;
	bra.uni 	BB0_79;

BB0_76:
	setp.geu.ftz.f32	%p55, %f1031, %f1032;
	@%p55 bra 	BB0_79;

	mov.u32 	%r64, 536870912;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1032, %f1032, 0f3F000000;

BB0_79:
	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	mov.f32 	%f701, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f701, %f701};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	and.b32  	%r478, %r64, 805306368;
	or.b32  	%r98, %r478, 16777216;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f701, %f701};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1056, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f701, %f701, %f701, %f1056};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1056, %f1056, %f1056, %f701};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p56, %r536, 0;
	@%p56 bra 	BB0_80;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f169, [params+76];
	ld.const.v2.u32 	{%r481, %r482}, [params+248];
	ld.const.v2.f32 	{%f709, %f710}, [params+232];
	mov.f32 	%f1058, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f172, [params+240];
	mov.f32 	%f1057, %f1058;
	mov.f32 	%f1056, %f1058;
	mov.f32 	%f1049, %f701;
	mov.f32 	%f1048, %f701;
	mov.f32 	%f1047, %f701;

BB0_82:
	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd2+100];
	neg.ftz.f32 	%f719, %f714;
	neg.ftz.f32 	%f720, %f713;
	neg.ftz.f32 	%f721, %f712;
	st.local.v2.f32 	[%rd2+84], {%f721, %f720};
	st.local.f32 	[%rd2+92], %f719;
	st.local.v2.f32 	[%rd2+132], {%f701, %f701};
	mov.u32 	%r483, 1510874058;
	st.local.u32 	[%rd2+80], %r483;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1042, 0f5A0E1BCA;
	setp.lt.s32	%p57, %r82, 0;
	@%p57 bra 	BB0_87;

	or.b32  	%r484, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r484;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f723, %f724, %f725, %f726}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f731, %f732, %f733, %f734};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f182, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f723, %f724, %f725, %f182};
	st.local.f32 	[%rd2+132], %f726;
	add.s32 	%r485, %r82, -1;
	setp.lt.s32	%p58, %r485, 0;
	@%p58 bra 	BB0_85;

	ld.local.f32 	%f739, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f739;

BB0_85:
	setp.leu.ftz.f32	%p59, %f182, 0f00000000;
	@%p59 bra 	BB0_87;

	ld.local.u32 	%r486, [%rd2];
	mad.lo.s32 	%r487, %r486, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r487;
	and.b32  	%r488, %r487, 16777215;
	cvt.rn.f32.u32	%f741, %r488;
	div.approx.ftz.f32 	%f743, %f741, %f329;
	lg2.approx.ftz.f32 	%f744, %f743;
	mul.ftz.f32 	%f745, %f744, 0fBF317218;
	mul.ftz.f32 	%f1042, %f745, %f182;

BB0_87:
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd2+68];
	mov.u32 	%r493, 1;
	mov.u32 	%r496, 2;
	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r498, %rd93;
	cvt.u32.u64	%r499, %rd17;
	mov.u32 	%r501, -1;
	mov.f32 	%f754, 0f00000000;
	// inline asm
	call (%r489, %r490, %r491, %r492), _optix_trace_4, (%rd7, %f755, %f756, %f757, %f759, %f760, %f761, %f169, %f1042, %f754, %r493, %r429, %r429, %r496, %r429, %r498, %r499, %r501, %r501);
	// inline asm
	ld.local.u32 	%r502, [%rd2+16];
	add.s32 	%r90, %r502, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p60, %r502, 0;
	@%p60 bra 	BB0_89;

	ld.local.v4.f32 	{%f763, %f764, %f765, %f766}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f763;
	add.ftz.f32 	%f1000, %f1000, %f764;
	add.ftz.f32 	%f1001, %f1001, %f765;
	mov.u32 	%r538, %r491;
	mov.u32 	%r539, %r492;

BB0_89:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r503, %r95, 4096;
	setp.eq.s32	%p61, %r503, 0;
	@%p61 bra 	BB0_97;

	and.b32  	%r504, %r95, 512;
	setp.eq.s32	%p62, %r504, 0;
	@%p62 bra 	BB0_93;
	bra.uni 	BB0_91;

BB0_93:
	ld.local.f32 	%f1042, [%rd2+80];
	bra.uni 	BB0_94;

BB0_91:
	st.local.f32 	[%rd2+80], %f1042;
	ld.local.v4.f32 	{%f770, %f771, %f772, %f773}, [%rd2+100];
	ld.local.v4.f32 	{%f777, %f778, %f779, %f780}, [%rd2+68];
	fma.rn.ftz.f32 	%f784, %f1042, %f771, %f778;
	fma.rn.ftz.f32 	%f785, %f1042, %f770, %f777;
	st.local.v2.f32 	[%rd2+68], {%f785, %f784};
	fma.rn.ftz.f32 	%f786, %f1042, %f772, %f779;
	st.local.f32 	[%rd2+76], %f786;
	setp.lt.u32	%p63, %r90, %r482;
	@%p63 bra 	BB0_94;

	ld.local.v4.f32 	{%f787, %f788, %f789, %f790}, [%rd18];
	add.ftz.f32 	%f794, %f710, %f788;
	add.ftz.f32 	%f795, %f709, %f787;
	st.local.v2.f32 	[%rd18], {%f795, %f794};
	add.ftz.f32 	%f796, %f172, %f789;
	st.local.f32 	[%rd2+-20], %f796;

BB0_94:
	ld.local.v4.f32 	{%f797, %f798, %f799, %f800}, [%rd2+36];
	add.ftz.f32 	%f804, %f797, 0f38D1B717;
	add.ftz.f32 	%f805, %f798, 0f38D1B717;
	add.ftz.f32 	%f806, %f799, 0f38D1B717;
	neg.ftz.f32 	%f807, %f1042;
	div.approx.ftz.f32 	%f808, %f807, %f804;
	div.approx.ftz.f32 	%f809, %f807, %f805;
	div.approx.ftz.f32 	%f810, %f807, %f806;
	mul.ftz.f32 	%f811, %f808, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f193, %f811;
	mul.ftz.f32 	%f812, %f809, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f194, %f812;
	mul.ftz.f32 	%f813, %f810, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f195, %f813;
	mul.ftz.f32 	%f1047, %f1047, %f193;
	mul.ftz.f32 	%f1048, %f1048, %f194;
	mul.ftz.f32 	%f1049, %f1049, %f195;
	and.b32  	%r505, %r95, 16777216;
	setp.eq.s32	%p64, %r505, 0;
	@%p64 bra 	BB0_97;

	ld.local.v4.f32 	{%f814, %f815, %f816, %f817}, [%rd2+-12];
	mul.ftz.f32 	%f821, %f194, %f815;
	mul.ftz.f32 	%f822, %f193, %f814;
	st.local.v2.f32 	[%rd2+-12], {%f822, %f821};
	mul.ftz.f32 	%f823, %f195, %f816;
	st.local.f32 	[%rd2+-4], %f823;
	@%p62 bra 	BB0_97;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB0_97:
	ld.local.v4.f32 	{%f824, %f825, %f826, %f827}, [%rd18];
	fma.rn.ftz.f32 	%f1058, %f1047, %f824, %f1058;
	fma.rn.ftz.f32 	%f1057, %f1048, %f825, %f1057;
	fma.rn.ftz.f32 	%f1056, %f1049, %f826, %f1056;
	setp.lt.s32	%p66, %r98, 0;
	@%p66 bra 	BB0_109;

	ld.local.f32 	%f831, [%rd2+32];
	setp.le.ftz.f32	%p67, %f831, 0f00000000;
	@%p67 bra 	BB0_109;

	ld.local.v2.f32 	{%f832, %f833}, [%rd2+20];
	setp.neu.ftz.f32	%p68, %f832, 0f00000000;
	setp.neu.ftz.f32	%p69, %f833, 0f00000000;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB0_101;

	ld.local.f32 	%f834, [%rd2+28];
	setp.eq.ftz.f32	%p71, %f834, 0f00000000;
	@%p71 bra 	BB0_109;

BB0_101:
	mul.ftz.f32 	%f1047, %f1047, %f832;
	mul.ftz.f32 	%f1048, %f1048, %f833;
	ld.local.f32 	%f835, [%rd2+28];
	mul.ftz.f32 	%f1049, %f1049, %f835;
	setp.ge.u32	%p72, %r481, %r90;
	@%p72 bra 	BB0_104;

	max.ftz.f32 	%f836, %f1047, %f1048;
	max.ftz.f32 	%f210, %f836, %f1049;
	ld.local.u32 	%r507, [%rd2];
	mad.lo.s32 	%r508, %r507, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r508;
	and.b32  	%r509, %r508, 16777215;
	cvt.rn.f32.u32	%f837, %r509;
	div.approx.ftz.f32 	%f839, %f837, %f329;
	setp.lt.ftz.f32	%p73, %f210, %f839;
	@%p73 bra 	BB0_109;

	rcp.approx.ftz.f32 	%f840, %f210;
	mul.ftz.f32 	%f1047, %f1047, %f840;
	mul.ftz.f32 	%f1048, %f1048, %f840;
	mul.ftz.f32 	%f1049, %f1049, %f840;

BB0_104:
	and.b32  	%r510, %r98, 288;
	setp.ne.s32	%p74, %r510, 256;
	@%p74 bra 	BB0_108;

	and.b32  	%r511, %r98, 16;
	setp.eq.s32	%p75, %r511, 0;
	@%p75 bra 	BB0_107;
	bra.uni 	BB0_106;

BB0_107:
	add.s32 	%r522, %r82, -1;
	max.s32 	%r82, %r522, %r501;
	bra.uni 	BB0_108;

BB0_106:
	add.s32 	%r512, %r82, 1;
	mov.u32 	%r513, 3;
	min.s32 	%r82, %r512, %r513;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r514, %r515, %r516, %r517}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r514, %r515, %r516, %r517};
	ld.local.v4.f32 	{%f841, %f842, %f843, %f844}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f841, %f842, %f843, %f844};
	ld.local.f32 	%f849, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f849;

BB0_108:
	setp.lt.u32	%p76, %r90, %r482;
	@%p76 bra 	BB0_82;
	bra.uni 	BB0_109;

BB0_80:
	mov.f32 	%f1057, %f1056;
	mov.f32 	%f1058, %f1056;

BB0_109:
	ld.local.f32 	%f1059, [%rd2+96];
	setp.eq.ftz.f32	%p77, %f1031, %f1032;
	@%p77 bra 	BB0_111;

	mul.ftz.f32 	%f1059, %f1059, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1059;

BB0_111:
	add.ftz.f32 	%f850, %f1031, %f1032;
	add.ftz.f32 	%f851, %f850, %f1059;
	rcp.approx.ftz.f32 	%f852, %f851;
	mul.ftz.f32 	%f853, %f1030, %f1032;
	fma.rn.ftz.f32 	%f854, %f1002, %f1031, %f853;
	mul.ftz.f32 	%f855, %f1029, %f1032;
	fma.rn.ftz.f32 	%f856, %f1003, %f1031, %f855;
	mul.ftz.f32 	%f857, %f1028, %f1032;
	fma.rn.ftz.f32 	%f858, %f1004, %f1031, %f857;
	fma.rn.ftz.f32 	%f859, %f1058, %f1059, %f854;
	fma.rn.ftz.f32 	%f860, %f1057, %f1059, %f856;
	fma.rn.ftz.f32 	%f861, %f1056, %f1059, %f858;
	mul.ftz.f32 	%f1002, %f852, %f859;
	mul.ftz.f32 	%f1003, %f852, %f860;
	mul.ftz.f32 	%f1004, %f852, %f861;
	mul.ftz.f32 	%f862, %f690, %f1032;
	mul.ftz.f32 	%f863, %f691, %f1032;
	mul.ftz.f32 	%f864, %f692, %f1032;
	fma.rn.ftz.f32 	%f865, %f1063, %f1031, %f862;
	fma.rn.ftz.f32 	%f866, %f1064, %f1031, %f863;
	fma.rn.ftz.f32 	%f867, %f1065, %f1031, %f864;
	ld.local.v4.f32 	{%f868, %f869, %f870, %f871}, [%rd2+-12];
	fma.rn.ftz.f32 	%f875, %f1059, %f868, %f865;
	fma.rn.ftz.f32 	%f876, %f1059, %f869, %f866;
	fma.rn.ftz.f32 	%f877, %f1059, %f870, %f867;
	mul.ftz.f32 	%f1063, %f852, %f875;
	mul.ftz.f32 	%f1064, %f852, %f876;
	mul.ftz.f32 	%f1065, %f852, %f877;
	mul.ftz.f32 	%f878, %f694, %f1032;
	mul.ftz.f32 	%f879, %f695, %f1032;
	mul.ftz.f32 	%f880, %f696, %f1032;
	fma.rn.ftz.f32 	%f881, %f1060, %f1031, %f878;
	fma.rn.ftz.f32 	%f882, %f1061, %f1031, %f879;
	fma.rn.ftz.f32 	%f883, %f1062, %f1031, %f880;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd2+4];
	fma.rn.ftz.f32 	%f891, %f1059, %f884, %f881;
	fma.rn.ftz.f32 	%f892, %f1059, %f885, %f882;
	fma.rn.ftz.f32 	%f893, %f1059, %f886, %f883;
	mul.ftz.f32 	%f1060, %f852, %f891;
	mul.ftz.f32 	%f1061, %f852, %f892;
	mul.ftz.f32 	%f1062, %f852, %f893;
	mul.ftz.f32 	%f999, %f999, 0f3EAAAAAB;
	mul.ftz.f32 	%f1000, %f1000, 0f3EAAAAAB;
	mul.ftz.f32 	%f1001, %f1001, 0f3EAAAAAB;

BB0_112:
	mul.ftz.f32 	%f898, %f1061, %f1061;
	fma.rn.ftz.f32 	%f899, %f1060, %f1060, %f898;
	fma.rn.ftz.f32 	%f900, %f1062, %f1062, %f899;
	rsqrt.approx.ftz.f32 	%f901, %f900;
	mul.ftz.f32 	%f250, %f1060, %f901;
	mul.ftz.f32 	%f251, %f1061, %f901;
	mul.ftz.f32 	%f252, %f1062, %f901;
	abs.ftz.f32 	%f902, %f1002;
	setp.gtu.ftz.f32	%p78, %f902, 0f7F800000;
	abs.ftz.f32 	%f903, %f1003;
	setp.gtu.ftz.f32	%p79, %f903, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	abs.ftz.f32 	%f904, %f1004;
	setp.gtu.ftz.f32	%p81, %f904, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f902, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f903, 0f7F800000;
	or.pred  	%p86, %p84, %p85;
	setp.eq.ftz.f32	%p87, %f904, 0f7F800000;
	or.pred  	%p1, %p86, %p87;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p88, %r106, 0;
	mov.f32 	%f1072, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1073, %f1072;
	mov.f32 	%f1074, %f1072;
	mov.f32 	%f1075, %f1072;
	@%p88 bra 	BB0_114;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1072, %f1073, %f1074, %f1075}, [%rd111];

BB0_114:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f909, 0f00000000, %f1002, %p1;
	selp.f32	%f910, 0f00000000, %f1003, %p1;
	selp.f32	%f911, 0f00000000, %f1004, %p1;
	selp.f32	%f912, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f913, %f912, %f1075;
	add.ftz.f32 	%f914, %f911, %f1074;
	add.ftz.f32 	%f915, %f910, %f1073;
	add.ftz.f32 	%f916, %f909, %f1072;
	st.global.v4.f32 	[%rd114], {%f916, %f915, %f914, %f913};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p89, %rd11, 0;
	@%p89 bra 	BB0_118;

	abs.ftz.f32 	%f921, %f1063;
	setp.gtu.ftz.f32	%p91, %f921, 0f7F800000;
	abs.ftz.f32 	%f922, %f1064;
	setp.gtu.ftz.f32	%p92, %f922, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	abs.ftz.f32 	%f923, %f1065;
	setp.gtu.ftz.f32	%p94, %f923, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f921, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f922, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	setp.eq.ftz.f32	%p100, %f923, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	selp.f32	%f261, 0f00000000, %f1063, %p101;
	selp.f32	%f262, 0f00000000, %f1064, %p101;
	selp.f32	%f263, 0f00000000, %f1065, %p101;
	mov.f32 	%f1076, 0f00000000;
	mov.f32 	%f1077, %f1076;
	mov.f32 	%f1078, %f1076;
	mov.f32 	%f1079, %f1076;
	@%p88 bra 	BB0_117;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1076, %f1077, %f1078, %f927}, [%rd117];
	add.ftz.f32 	%f1079, %f927, 0f00000000;

BB0_117:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f929, %f263, %f1078;
	add.ftz.f32 	%f930, %f262, %f1077;
	add.ftz.f32 	%f931, %f261, %f1076;
	st.global.v4.f32 	[%rd120], {%f931, %f930, %f929, %f1079};

BB0_118:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p102, %rd12, 0;
	@%p102 bra 	BB0_122;

	abs.ftz.f32 	%f936, %f250;
	setp.gtu.ftz.f32	%p104, %f936, 0f7F800000;
	abs.ftz.f32 	%f937, %f251;
	setp.gtu.ftz.f32	%p105, %f937, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	abs.ftz.f32 	%f938, %f252;
	setp.gtu.ftz.f32	%p107, %f938, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f936, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f937, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	setp.eq.ftz.f32	%p113, %f938, 0f7F800000;
	or.pred  	%p114, %p112, %p113;
	selp.f32	%f272, 0f00000000, %f250, %p114;
	selp.f32	%f273, 0f00000000, %f251, %p114;
	selp.f32	%f274, 0f00000000, %f252, %p114;
	mov.f32 	%f1080, 0f00000000;
	mov.f32 	%f1081, %f1080;
	mov.f32 	%f1082, %f1080;
	mov.f32 	%f1083, %f1080;
	@%p88 bra 	BB0_121;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1080, %f1081, %f1082, %f942}, [%rd123];
	add.ftz.f32 	%f1083, %f942, 0f00000000;

BB0_121:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f944, %f274, %f1082;
	add.ftz.f32 	%f945, %f273, %f1081;
	add.ftz.f32 	%f946, %f272, %f1080;
	st.global.v4.f32 	[%rd126], {%f946, %f945, %f944, %f1083};

BB0_122:
	setp.lt.u64	%p115, %rd9, 4294967296;
	@%p115 bra 	BB0_124;

	not.b32 	%r524, %r113;
	add.s32 	%r525, %r111, %r524;
	mad.lo.s32 	%r526, %r525, %r110, %r112;
	ld.const.v2.f32 	{%f947, %f948}, [params+80];
	sub.ftz.f32 	%f951, %f999, %f947;
	sub.ftz.f32 	%f952, %f1000, %f948;
	ld.const.f32 	%f953, [params+88];
	sub.ftz.f32 	%f954, %f1001, %f953;
	mul.ftz.f32 	%f955, %f952, %f952;
	fma.rn.ftz.f32 	%f956, %f951, %f951, %f955;
	fma.rn.ftz.f32 	%f957, %f954, %f954, %f956;
	sqrt.approx.ftz.f32 	%f958, %f957;
	ld.const.v2.f32 	{%f959, %f960}, [params+176];
	mul.ftz.f32 	%f963, %f30, %f959;
	mul.ftz.f32 	%f964, %f31, %f960;
	neg.ftz.f32 	%f965, %f964;
	sub.ftz.f32 	%f966, %f965, %f963;
	ld.const.f32 	%f967, [params+184];
	mul.ftz.f32 	%f968, %f32, %f967;
	sub.ftz.f32 	%f969, %f966, %f968;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r526, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f970, %f958, %f969;
	st.global.v4.f32 	[%rd130], {%f999, %f1000, %f1001, %f970};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r526, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r538, %r539};

BB0_124:
	ret;
}


