TimeQuest Timing Analyzer report for processador
Thu Jul 20 15:47:00 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'clk'
 33. Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 34. Fast Model Recovery: 'clk'
 35. Fast Model Removal: 'clk'
 36. Fast Model Minimum Pulse Width: 'clk'
 37. Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C50F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; Clock Name                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                 ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; clk                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                 ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg } ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 127.34 MHz ; 127.34 MHz      ; clk                                                                                 ;      ;
; 139.16 MHz ; 139.16 MHz      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.135 ; -54.802       ;
; clk                                                                                 ; -6.853 ; -604.348      ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -2.064 ; -46.729       ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.235 ; -0.235        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.132 ; -8.528        ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.577 ; -2.308        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.135 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.439      ; 6.947      ;
; -7.104 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.439      ; 6.916      ;
; -7.078 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.322      ; 6.945      ;
; -7.047 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.322      ; 6.914      ;
; -6.961 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.439      ; 6.773      ;
; -6.949 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.161      ; 6.549      ;
; -6.918 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.161      ; 6.518      ;
; -6.904 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.322      ; 6.771      ;
; -6.851 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.687      ;
; -6.849 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.681      ;
; -6.820 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 6.636      ;
; -6.820 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.656      ;
; -6.818 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.650      ;
; -6.789 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 6.605      ;
; -6.775 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.161      ; 6.375      ;
; -6.739 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.162      ; 6.533      ;
; -6.708 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.162      ; 6.502      ;
; -6.677 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.513      ;
; -6.675 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.507      ;
; -6.646 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 6.462      ;
; -6.565 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.162      ; 6.359      ;
; -6.381 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.391      ;
; -6.350 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.360      ;
; -6.278 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.203      ; 6.854      ;
; -6.221 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.086      ; 6.852      ;
; -6.207 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.203      ; 6.217      ;
; -6.097 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.200      ; 6.670      ;
; -6.092 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.925      ; 6.456      ;
; -6.040 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.083      ; 6.668      ;
; -5.994 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.594      ;
; -5.992 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.588      ;
; -5.992 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.203      ; 6.568      ;
; -5.963 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.931      ; 6.543      ;
; -5.945 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.203      ; 6.521      ;
; -5.935 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.086      ; 6.566      ;
; -5.911 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.922      ; 6.272      ;
; -5.888 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.086      ; 6.519      ;
; -5.882 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.926      ; 6.440      ;
; -5.827 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.192      ; 6.392      ;
; -5.813 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 6.410      ;
; -5.811 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 6.404      ;
; -5.806 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.925      ; 6.170      ;
; -5.798 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.200      ; 6.371      ;
; -5.782 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 6.359      ;
; -5.770 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.075      ; 6.390      ;
; -5.759 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.925      ; 6.123      ;
; -5.741 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.083      ; 6.369      ;
; -5.708 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.308      ;
; -5.706 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.302      ;
; -5.701 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.923      ; 6.256      ;
; -5.677 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.931      ; 6.257      ;
; -5.661 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.261      ;
; -5.659 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.255      ;
; -5.641 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.914      ; 5.994      ;
; -5.630 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.931      ; 6.210      ;
; -5.612 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.922      ; 5.973      ;
; -5.596 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.926      ; 6.154      ;
; -5.549 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.926      ; 6.107      ;
; -5.543 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.956      ; 6.132      ;
; -5.541 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.956      ; 6.126      ;
; -5.524 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.298      ;
; -5.514 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 6.111      ;
; -5.512 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 6.105      ;
; -5.512 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.920      ; 6.081      ;
; -5.483 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 6.060      ;
; -5.431 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.915      ; 5.978      ;
; -5.402 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.923      ; 5.957      ;
; -5.343 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 6.114      ;
; -5.288 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.206      ; 5.867      ;
; -5.238 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 6.012      ;
; -5.231 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.089      ; 5.865      ;
; -5.191 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.967      ; 5.965      ;
; -5.148 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.206      ; 5.727      ;
; -5.102 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 5.469      ;
; -5.096 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.206      ; 5.675      ;
; -5.094 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.201      ; 5.668      ;
; -5.091 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.089      ; 5.725      ;
; -5.083 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.200      ; 5.656      ;
; -5.073 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.956      ; 5.836      ;
; -5.058 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.200      ; 5.631      ;
; -5.054 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.206      ; 5.633      ;
; -5.044 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.964      ; 5.815      ;
; -5.039 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.089      ; 5.673      ;
; -5.037 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.084      ; 5.666      ;
; -5.026 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.083      ; 5.654      ;
; -5.004 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.970      ; 5.607      ;
; -5.002 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.970      ; 5.601      ;
; -5.001 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.083      ; 5.629      ;
; -4.997 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.089      ; 5.631      ;
; -4.986 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 5.353      ;
; -4.978 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.221      ; 5.572      ;
; -4.973 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.934      ; 5.556      ;
; -4.921 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.104      ; 5.570      ;
; -4.910 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 5.277      ;
; -4.908 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.923      ; 5.270      ;
; -4.897 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.922      ; 5.258      ;
; -4.892 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.929      ; 5.453      ;
; -4.872 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.922      ; 5.233      ;
; -4.868 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.928      ; 5.235      ;
; -4.864 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.970      ; 5.467      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.853 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 7.123      ;
; -6.853 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 7.123      ;
; -6.852 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.764     ; 7.124      ;
; -6.822 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 7.092      ;
; -6.822 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 7.092      ;
; -6.821 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.764     ; 7.093      ;
; -6.679 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.949      ;
; -6.679 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.949      ;
; -6.678 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.764     ; 6.950      ;
; -6.631 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.901      ;
; -6.631 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.901      ;
; -6.600 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.870      ;
; -6.600 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.870      ;
; -6.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.727      ;
; -6.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.727      ;
; -6.436 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.705      ;
; -6.413 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.683      ;
; -6.413 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.683      ;
; -6.405 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.674      ;
; -6.382 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.652      ;
; -6.382 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.652      ;
; -6.364 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.634      ;
; -6.364 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.634      ;
; -6.359 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.628      ;
; -6.359 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.628      ;
; -6.333 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.603      ;
; -6.333 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.603      ;
; -6.328 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.597      ;
; -6.328 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.597      ;
; -6.262 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.531      ;
; -6.239 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.509      ;
; -6.239 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.509      ;
; -6.219 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.488      ;
; -6.216 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.485      ;
; -6.216 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.485      ;
; -6.190 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.460      ;
; -6.190 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.766     ; 6.460      ;
; -6.188 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.457      ;
; -6.185 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.454      ;
; -6.185 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.454      ;
; -6.185 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.454      ;
; -6.185 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.454      ;
; -6.119 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 6.383      ;
; -6.090 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.126      ;
; -6.088 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.124      ;
; -6.088 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 6.352      ;
; -6.059 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.095      ;
; -6.057 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.093      ;
; -6.045 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.314      ;
; -6.042 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.311      ;
; -6.042 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.311      ;
; -6.039 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.314      ;
; -6.034 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.309      ;
; -6.009 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.759     ; 6.286      ;
; -6.008 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.283      ;
; -6.003 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.278      ;
; -5.996 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.030      ;
; -5.996 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.030      ;
; -5.995 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.031      ;
; -5.978 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.759     ; 6.255      ;
; -5.945 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 6.209      ;
; -5.916 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 6.952      ;
; -5.914 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 6.950      ;
; -5.886 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.155      ;
; -5.865 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.140      ;
; -5.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.137      ;
; -5.860 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.135      ;
; -5.855 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 6.124      ;
; -5.847 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.784     ; 6.099      ;
; -5.835 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.759     ; 6.112      ;
; -5.831 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 6.106      ;
; -5.816 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.784     ; 6.068      ;
; -5.815 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 6.846      ;
; -5.815 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 6.846      ;
; -5.774 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.808      ;
; -5.774 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.808      ;
; -5.767 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 6.031      ;
; -5.736 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 6.000      ;
; -5.712 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 5.981      ;
; -5.710 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.744      ;
; -5.710 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.744      ;
; -5.688 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.761     ; 5.963      ;
; -5.677 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.762     ; 5.951      ;
; -5.673 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.784     ; 5.925      ;
; -5.672 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 5.941      ;
; -5.663 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.697      ;
; -5.663 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.697      ;
; -5.652 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.771     ; 5.917      ;
; -5.646 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.762     ; 5.920      ;
; -5.641 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.767     ; 5.910      ;
; -5.623 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 6.659      ;
; -5.621 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.771     ; 5.886      ;
; -5.593 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.772     ; 5.857      ;
; -5.593 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 6.624      ;
; -5.593 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 6.624      ;
; -5.579 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.003     ; 6.612      ;
; -5.556 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.590      ;
; -5.556 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.590      ;
; -5.545 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.013     ; 6.568      ;
; -5.545 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.013     ; 6.568      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.064 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.500      ; 1.952      ;
; -2.062 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.500      ; 1.954      ;
; -1.999 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 1.258      ;
; -1.564 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.500      ; 1.952      ;
; -1.562 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.500      ; 1.954      ;
; -1.499 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 1.258      ;
; -1.390 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 1.859      ;
; -1.349 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 1.908      ;
; -1.347 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 1.910      ;
; -1.344 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 1.913      ;
; -1.300 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.736      ; 1.952      ;
; -1.258 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 1.991      ;
; -1.247 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.739      ; 2.008      ;
; -1.246 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.739      ; 2.009      ;
; -0.890 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 1.859      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.862 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.743      ; 2.397      ;
; -0.849 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 1.908      ;
; -0.847 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 1.910      ;
; -0.844 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 1.913      ;
; -0.840 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.409      ;
; -0.800 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.736      ; 1.952      ;
; -0.777 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.736      ; 2.475      ;
; -0.772 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 2.485      ;
; -0.758 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 1.991      ;
; -0.747 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.739      ; 2.008      ;
; -0.746 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.739      ; 2.009      ;
; -0.711 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.538      ;
; -0.699 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.739      ; 2.556      ;
; -0.668 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.748      ; 2.596      ;
; -0.664 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.585      ;
; -0.664 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.585      ;
; -0.565 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.676      ;
; -0.559 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.747      ; 2.704      ;
; -0.524 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[25]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.728      ; 2.720      ;
; -0.520 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.729      ;
; -0.520 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.733      ; 2.729      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.735      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.735      ;
; -0.481 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.739      ; 2.774      ;
; -0.467 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.783      ;
; -0.467 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.783      ;
; -0.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.731      ; 2.790      ;
; -0.423 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.827      ;
; -0.423 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.827      ;
; -0.412 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[30]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.726      ; 2.830      ;
; -0.411 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 2.823      ;
; -0.404 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.841      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.743      ; 2.397      ;
; -0.340 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 2.409      ;
; -0.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.916      ;
; -0.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.916      ;
; -0.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.916      ;
; -0.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.916      ;
; -0.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.916      ;
; -0.315 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.728      ; 2.929      ;
; -0.314 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.500      ; 3.702      ;
; -0.300 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.941      ;
; -0.299 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.951      ;
; -0.299 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.734      ; 2.951      ;
; -0.290 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.738      ; 2.964      ;
; -0.277 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.736      ; 2.475      ;
; -0.272 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 2.485      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.723      ; 2.997      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.010      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[9]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.010      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.010      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.010      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.010      ;
; -0.219 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 3.026      ;
; -0.211 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 2.538      ;
; -0.205 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 3.040      ;
; -0.200 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.728      ; 3.044      ;
; -0.199 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.739      ; 2.556      ;
; -0.195 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 3.039      ;
; -0.195 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 3.039      ;
; -0.188 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.768      ; 3.064      ;
; -0.182 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.050      ;
; -0.182 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.716      ; 3.050      ;
; -0.168 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.748      ; 2.596      ;
; -0.164 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 2.585      ;
; -0.164 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.733      ; 2.585      ;
; -0.114 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.723      ; 3.125      ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.235 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.822      ; 3.837      ;
; 0.021  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.703      ; 3.974      ;
; 0.033  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.703      ; 3.986      ;
; 0.163  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.703      ; 4.116      ;
; 0.216  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.939      ; 4.405      ;
; 0.265  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.822      ; 3.837      ;
; 0.352  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.667      ; 4.269      ;
; 0.521  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.703      ; 3.974      ;
; 0.533  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.703      ; 3.986      ;
; 0.626  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.662      ; 4.538      ;
; 0.663  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.703      ; 4.116      ;
; 0.716  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.939      ; 4.405      ;
; 0.852  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.667      ; 4.269      ;
; 0.991  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 3.661      ; 4.902      ;
; 1.126  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.662      ; 4.538      ;
; 1.186  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.097      ; 1.783      ;
; 1.438  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.978      ; 1.916      ;
; 1.491  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 3.661      ; 4.902      ;
; 1.511  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.942      ; 1.953      ;
; 1.519  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.978      ; 1.997      ;
; 1.918  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 2.631      ;
; 1.996  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 2.473      ;
; 1.999  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.223      ; 2.722      ;
; 2.058  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.939      ; 2.497      ;
; 2.087  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.939      ; 2.526      ;
; 2.112  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.216      ; 2.828      ;
; 2.136  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.096      ; 2.732      ;
; 2.173  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.941      ; 2.614      ;
; 2.219  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.224      ; 2.943      ;
; 2.236  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.938      ; 2.674      ;
; 2.328  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 2.805      ;
; 2.341  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.978      ; 2.819      ;
; 2.393  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.975      ; 2.868      ;
; 2.476  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 3.189      ;
; 2.541  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.096      ; 3.137      ;
; 2.566  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.987      ; 3.053      ;
; 2.634  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.111      ;
; 2.658  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 3.371      ;
; 2.671  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.223      ; 3.394      ;
; 2.706  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.106      ; 3.312      ;
; 2.736  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.106      ; 3.342      ;
; 2.773  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.096      ; 3.369      ;
; 2.782  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.208      ; 3.490      ;
; 2.786  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.941      ; 3.227      ;
; 2.812  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.289      ;
; 2.819  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.936      ; 3.255      ;
; 2.822  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.299      ;
; 2.834  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.311      ;
; 2.848  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.221      ; 3.569      ;
; 2.851  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.205      ; 3.556      ;
; 2.860  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.972      ; 3.332      ;
; 2.869  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.939      ; 3.308      ;
; 2.877  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.975      ; 3.352      ;
; 2.931  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.408      ;
; 2.955  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 3.668      ;
; 2.996  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.975      ; 3.471      ;
; 3.000  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.091      ; 3.591      ;
; 3.014  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.936      ; 3.450      ;
; 3.020  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.211      ; 3.731      ;
; 3.038  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.515      ;
; 3.045  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.936      ; 3.481      ;
; 3.070  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.096      ; 3.666      ;
; 3.086  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.203      ; 3.789      ;
; 3.115  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.941      ; 3.556      ;
; 3.124  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.601      ;
; 3.130  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.607      ;
; 3.135  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.094      ; 3.729      ;
; 3.145  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.203      ; 3.848      ;
; 3.154  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 3.867      ;
; 3.163  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.203      ; 3.866      ;
; 3.164  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.967      ; 3.631      ;
; 3.169  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.972      ; 3.641      ;
; 3.172  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.941      ; 3.613      ;
; 3.202  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.972      ; 3.674      ;
; 3.223  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.967      ; 3.690      ;
; 3.223  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.931      ; 3.654      ;
; 3.226  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.208      ; 3.934      ;
; 3.229  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.936      ; 3.665      ;
; 3.244  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.935      ; 3.679      ;
; 3.252  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.975      ; 3.727      ;
; 3.269  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.096      ; 3.865      ;
; 3.276  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.211      ; 3.987      ;
; 3.304  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.086      ; 3.890      ;
; 3.304  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.969      ; 3.773      ;
; 3.314  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.975      ; 3.789      ;
; 3.319  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.941      ; 3.760      ;
; 3.328  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.805      ;
; 3.334  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.977      ; 3.811      ;
; 3.341  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.091      ; 3.932      ;
; 3.342  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.931      ; 3.773      ;
; 3.358  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.213      ; 4.071      ;
; 3.362  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.969      ; 3.831      ;
; 3.363  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.086      ; 3.949      ;
; 3.367  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.211      ; 4.078      ;
; 3.391  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.094      ; 3.985      ;
; 3.397  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.952      ; 3.849      ;
; 3.398  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.931      ; 3.829      ;
; 3.403  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.964      ; 3.867      ;
; 3.415  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.985      ; 3.900      ;
; 3.444  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.322      ; 3.266      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.409      ;
; -2.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.409      ;
; -2.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.409      ;
; -2.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.409      ;
; -2.003 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.280      ;
; -2.003 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.280      ;
; -2.003 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.280      ;
; -2.003 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.280      ;
; -1.876 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.153      ;
; -1.876 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.153      ;
; -1.876 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.153      ;
; -1.876 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.759     ; 2.153      ;
; 0.847  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.741      ; 2.680      ;
; 0.847  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.741      ; 2.680      ;
; 0.847  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.741      ; 2.680      ;
; 0.847  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.741      ; 2.680      ;
; 1.347  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.741      ; 2.680      ;
; 1.347  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.741      ; 2.680      ;
; 1.347  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.741      ; 2.680      ;
; 1.347  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.741      ; 2.680      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 2.680      ;
; -0.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 2.680      ;
; -0.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 2.680      ;
; -0.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.741      ; 2.680      ;
; -0.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 2.680      ;
; -0.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 2.680      ;
; -0.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 2.680      ;
; -0.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.741      ; 2.680      ;
; 2.646  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.153      ;
; 2.646  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.153      ;
; 2.646  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.153      ;
; 2.646  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.153      ;
; 2.773  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.280      ;
; 2.773  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.280      ;
; 2.773  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.280      ;
; 2.773  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.280      ;
; 2.902  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.409      ;
; 2.902  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.409      ;
; 2.902  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.409      ;
; 2.902  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.759     ; 2.409      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 12.451 ; 12.451 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 8.092  ; 8.092  ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.970  ; 7.970  ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 12.201 ; 12.201 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 12.422 ; 12.422 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 8.202  ; 8.202  ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 8.180  ; 8.180  ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 12.447 ; 12.447 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 12.431 ; 12.431 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 9.950  ; 9.950  ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 8.225  ; 8.225  ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.955  ; 7.955  ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 12.451 ; 12.451 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 8.220  ; 8.220  ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.967  ; 7.967  ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.978  ; 7.978  ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 12.201 ; 12.201 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 13.759 ; 13.759 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 12.795 ; 12.795 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 7.309  ; 7.309  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.067  ; 7.067  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 7.309  ; 7.309  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.299  ; 7.299  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 7.299  ; 7.299  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 7.046  ; 7.046  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.281  ; 7.281  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.215  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.186  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.211  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.195  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.215  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.717  ; 9.717  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 8.753  ; 8.753  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.215  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.186  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.211  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.195  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.215  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.717  ; 9.717  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 8.753  ; 8.753  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                               ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 7.688  ; 7.688  ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 7.801  ; 7.801  ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.689  ; 7.689  ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 10.831 ; 10.831 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 11.052 ; 11.052 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 7.949  ; 7.949  ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 7.933  ; 7.933  ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 11.077 ; 11.077 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 11.061 ; 11.061 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 9.672  ; 9.672  ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 7.942  ; 7.942  ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.707  ; 7.707  ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 11.081 ; 11.081 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 7.938  ; 7.938  ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.688  ; 7.688  ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.727  ; 7.727  ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 10.831 ; 10.831 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 8.762  ; 8.762  ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 9.094  ; 9.094  ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 7.067  ; 7.067  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.067  ; 7.067  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 7.309  ; 7.309  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.046  ; 7.046  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 7.299  ; 7.299  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 7.046  ; 7.046  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.281  ; 7.281  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.186  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.211  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.195  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.215  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.375  ; 7.375  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.316  ; 7.316  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.186  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.211  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.195  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.215  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.375  ; 7.375  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.316  ; 7.316  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 10.375 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 10.635 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 10.626 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 10.837 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 10.375 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 12.355 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 10.867 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 10.636 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 10.375 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 10.636 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 10.645 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                            ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 9.005  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 9.265  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 9.256  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 9.467  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 9.005  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 10.985 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 9.497  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 9.266  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 9.005  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 9.266  ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 9.275  ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409  ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409  ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+--------+------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 10.375    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 10.635    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 10.626    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 10.837    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 10.375    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 12.355    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 10.867    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 10.636    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 10.375    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 10.636    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 10.645    ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 9.005     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 9.265     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 9.256     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 9.467     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 9.005     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 10.985    ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 9.497     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 9.266     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 9.005     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 9.266     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 9.275     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.399     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.390     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.601     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.119     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.631     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.139     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.400     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.409     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -2.843 ; -21.835       ;
; clk                                                                                 ; -2.384 ; -202.449      ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.381 ; -73.966       ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.432 ; -1.880        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.435 ; -1.740        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.627 ; -2.508        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.843 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 3.042      ;
; -2.830 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 3.029      ;
; -2.819 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.116      ; 3.042      ;
; -2.806 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.116      ; 3.029      ;
; -2.794 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.040      ; 2.881      ;
; -2.781 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.040      ; 2.868      ;
; -2.765 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.167      ; 2.964      ;
; -2.741 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.116      ; 2.964      ;
; -2.723 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.071      ; 2.929      ;
; -2.721 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.928      ;
; -2.721 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.049      ; 2.913      ;
; -2.716 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.040      ; 2.803      ;
; -2.710 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.071      ; 2.916      ;
; -2.708 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.915      ;
; -2.708 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.049      ; 2.900      ;
; -2.693 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.041      ; 2.869      ;
; -2.680 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.041      ; 2.856      ;
; -2.645 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.071      ; 2.851      ;
; -2.643 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.850      ;
; -2.643 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.049      ; 2.835      ;
; -2.615 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.041      ; 2.791      ;
; -2.602 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.390      ; 3.024      ;
; -2.578 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.339      ; 3.024      ;
; -2.553 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.263      ; 2.863      ;
; -2.521 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.809      ;
; -2.508 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.796      ;
; -2.483 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.387      ; 2.902      ;
; -2.482 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.294      ; 2.911      ;
; -2.480 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.910      ;
; -2.480 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.272      ; 2.895      ;
; -2.464 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.390      ; 2.886      ;
; -2.459 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.336      ; 2.902      ;
; -2.452 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.264      ; 2.851      ;
; -2.447 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.390      ; 2.869      ;
; -2.443 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.072      ; 2.731      ;
; -2.440 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.339      ; 2.886      ;
; -2.434 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.260      ; 2.741      ;
; -2.423 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.339      ; 2.869      ;
; -2.415 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.263      ; 2.725      ;
; -2.398 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.263      ; 2.708      ;
; -2.387 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.387      ; 2.806      ;
; -2.367 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.380      ; 2.779      ;
; -2.363 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.336      ; 2.806      ;
; -2.363 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.291      ; 2.789      ;
; -2.361 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.292      ; 2.788      ;
; -2.361 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.269      ; 2.773      ;
; -2.344 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.294      ; 2.773      ;
; -2.343 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.329      ; 2.779      ;
; -2.342 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.772      ;
; -2.342 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.272      ; 2.757      ;
; -2.338 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.260      ; 2.645      ;
; -2.333 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.261      ; 2.729      ;
; -2.327 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.294      ; 2.756      ;
; -2.325 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.755      ;
; -2.325 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.272      ; 2.740      ;
; -2.318 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.253      ; 2.618      ;
; -2.314 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.264      ; 2.713      ;
; -2.297 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.264      ; 2.696      ;
; -2.280 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.791      ;
; -2.267 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.291      ; 2.693      ;
; -2.265 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.292      ; 2.692      ;
; -2.265 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.269      ; 2.677      ;
; -2.247 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.284      ; 2.666      ;
; -2.245 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.285      ; 2.665      ;
; -2.245 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.262      ; 2.650      ;
; -2.237 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.261      ; 2.633      ;
; -2.217 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.254      ; 2.606      ;
; -2.171 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.393      ; 2.596      ;
; -2.161 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.292      ; 2.669      ;
; -2.150 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.393      ; 2.575      ;
; -2.147 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.342      ; 2.596      ;
; -2.142 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.653      ;
; -2.126 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.342      ; 2.575      ;
; -2.125 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.295      ; 2.636      ;
; -2.122 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.266      ; 2.435      ;
; -2.091 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.266      ; 2.404      ;
; -2.081 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.393      ; 2.506      ;
; -2.067 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.388      ; 2.487      ;
; -2.066 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.393      ; 2.491      ;
; -2.065 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.292      ; 2.573      ;
; -2.061 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.387      ; 2.480      ;
; -2.057 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.342      ; 2.506      ;
; -2.051 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.297      ; 2.483      ;
; -2.049 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.298      ; 2.482      ;
; -2.049 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.275      ; 2.467      ;
; -2.045 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.285      ; 2.546      ;
; -2.043 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.337      ; 2.487      ;
; -2.042 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.342      ; 2.491      ;
; -2.041 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.387      ; 2.460      ;
; -2.037 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.336      ; 2.480      ;
; -2.036 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.407      ; 2.475      ;
; -2.032 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.266      ; 2.345      ;
; -2.030 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.297      ; 2.462      ;
; -2.028 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.298      ; 2.461      ;
; -2.028 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.275      ; 2.446      ;
; -2.021 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.267      ; 2.423      ;
; -2.018 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.261      ; 2.326      ;
; -2.017 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.336      ; 2.460      ;
; -2.017 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.266      ; 2.330      ;
; -2.012 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.260      ; 2.319      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.384 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.223     ; 3.193      ;
; -2.371 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.223     ; 3.180      ;
; -2.355 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.162      ;
; -2.354 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.161      ;
; -2.342 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.149      ;
; -2.341 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.148      ;
; -2.306 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.223     ; 3.115      ;
; -2.279 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.086      ;
; -2.279 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.086      ;
; -2.277 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.084      ;
; -2.276 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.083      ;
; -2.266 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.073      ;
; -2.266 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.073      ;
; -2.201 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.008      ;
; -2.201 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 3.008      ;
; -2.180 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.987      ;
; -2.180 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.987      ;
; -2.172 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.978      ;
; -2.168 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.975      ;
; -2.167 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.974      ;
; -2.167 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.974      ;
; -2.167 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.974      ;
; -2.165 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.971      ;
; -2.165 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.971      ;
; -2.163 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.195      ;
; -2.161 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.193      ;
; -2.159 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.965      ;
; -2.155 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.962      ;
; -2.154 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.961      ;
; -2.152 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.958      ;
; -2.152 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.958      ;
; -2.150 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.182      ;
; -2.148 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.180      ;
; -2.143 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.175      ;
; -2.114 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.144      ;
; -2.113 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.143      ;
; -2.102 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.909      ;
; -2.102 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.909      ;
; -2.096 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.902      ;
; -2.094 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.900      ;
; -2.094 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.900      ;
; -2.094 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.900      ;
; -2.090 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.897      ;
; -2.089 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.225     ; 2.896      ;
; -2.087 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.893      ;
; -2.087 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.893      ;
; -2.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.117      ;
; -2.083 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.115      ;
; -2.083 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.889      ;
; -2.081 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.887      ;
; -2.081 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.887      ;
; -2.043 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.230     ; 2.845      ;
; -2.038 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.068      ;
; -2.038 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.068      ;
; -2.030 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.230     ; 2.832      ;
; -2.018 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.824      ;
; -2.016 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.822      ;
; -2.016 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.822      ;
; -1.995 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.807      ;
; -1.995 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 3.022      ;
; -1.994 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 3.021      ;
; -1.990 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.802      ;
; -1.982 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.794      ;
; -1.981 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.013      ;
; -1.978 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.218     ; 2.792      ;
; -1.977 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.789      ;
; -1.976 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.006      ;
; -1.975 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 3.005      ;
; -1.965 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.230     ; 2.767      ;
; -1.965 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.218     ; 2.779      ;
; -1.959 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.989      ;
; -1.958 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.988      ;
; -1.939 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.969      ;
; -1.939 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.969      ;
; -1.937 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.749      ;
; -1.936 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.241     ; 2.727      ;
; -1.931 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.003     ; 2.960      ;
; -1.928 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.003     ; 2.957      ;
; -1.927 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.957      ;
; -1.926 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.956      ;
; -1.924 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.003     ; 2.953      ;
; -1.924 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.003     ; 2.953      ;
; -1.924 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.736      ;
; -1.923 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.241     ; 2.714      ;
; -1.922 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.223      ; 3.177      ;
; -1.920 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.223      ; 3.175      ;
; -1.919 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 2.946      ;
; -1.919 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 2.946      ;
; -1.917 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.729      ;
; -1.912 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.718      ;
; -1.912 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.220     ; 2.724      ;
; -1.906 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.003     ; 2.935      ;
; -1.900 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.930      ;
; -1.900 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.930      ;
; -1.900 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.218     ; 2.714      ;
; -1.899 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 2.926      ;
; -1.899 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.226     ; 2.705      ;
; -1.898 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.005     ; 2.925      ;
; -1.887 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 2.919      ;
; -1.884 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.230     ; 2.686      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.381 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 0.605      ;
; -1.287 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.911      ; 0.917      ;
; -1.285 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.911      ; 0.919      ;
; -1.116 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 0.862      ;
; -1.087 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 0.899      ;
; -1.084 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 0.902      ;
; -1.082 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 0.904      ;
; -1.065 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.688      ; 0.916      ;
; -1.061 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 0.923      ;
; -1.060 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 0.924      ;
; -1.038 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 0.940      ;
; -0.881 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 0.605      ;
; -0.856 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.122      ;
; -0.854 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.132      ;
; -0.847 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.688      ; 1.134      ;
; -0.803 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.700      ; 1.190      ;
; -0.802 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 1.182      ;
; -0.787 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.911      ; 0.917      ;
; -0.785 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.911      ; 0.919      ;
; -0.783 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.195      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.694      ; 1.205      ;
; -0.776 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.202      ;
; -0.776 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.202      ;
; -0.749 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[25]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.681      ; 1.225      ;
; -0.730 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.240      ;
; -0.719 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.258      ;
; -0.706 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.272      ;
; -0.706 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.685      ; 1.272      ;
; -0.704 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.275      ;
; -0.703 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.276      ;
; -0.701 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 1.283      ;
; -0.696 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[30]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.679      ; 1.276      ;
; -0.690 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.289      ;
; -0.690 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.289      ;
; -0.680 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.295      ;
; -0.678 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.698      ; 1.313      ;
; -0.674 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.305      ;
; -0.673 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.306      ;
; -0.672 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.292      ;
; -0.645 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.681      ; 1.329      ;
; -0.625 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.345      ;
; -0.623 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.690      ; 1.360      ;
; -0.616 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.685      ; 0.862      ;
; -0.609 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.395      ;
; -0.600 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.379      ;
; -0.600 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.379      ;
; -0.598 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.377      ;
; -0.588 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.381      ;
; -0.587 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 0.899      ;
; -0.584 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 0.902      ;
; -0.582 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 0.904      ;
; -0.575 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.681      ; 1.399      ;
; -0.565 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.688      ; 0.916      ;
; -0.561 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.444      ;
; -0.561 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.691      ; 0.923      ;
; -0.560 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.691      ; 0.924      ;
; -0.545 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.425      ;
; -0.545 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.425      ;
; -0.545 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.425      ;
; -0.545 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.425      ;
; -0.545 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.425      ;
; -0.538 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.685      ; 0.940      ;
; -0.508 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.467      ;
; -0.504 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.459      ;
; -0.504 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[9]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.459      ;
; -0.504 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.459      ;
; -0.504 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.459      ;
; -0.504 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.459      ;
; -0.501 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.485      ;
; -0.490 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.911      ; 1.714      ;
; -0.489 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 1.495      ;
; -0.489 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.475      ;
; -0.489 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.475      ;
; -0.484 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 1.500      ;
; -0.481 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.482      ;
; -0.481 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.670      ; 1.482      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[4]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[5]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[6]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[7]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[8]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[9]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[15]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[0]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[2]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[1]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.676      ; 1.521      ;
; -0.445 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.691      ; 1.539      ;
; -0.436 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.543      ;
; -0.430 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.547      ;
; -0.430 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[11]                                   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.547      ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.432 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.027      ; 1.736      ;
; -0.335 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.982      ; 1.788      ;
; -0.328 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.983      ; 1.796      ;
; -0.268 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.983      ; 1.856      ;
; -0.260 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.078      ; 1.959      ;
; -0.205 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.960      ; 1.896      ;
; -0.052 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.952      ; 2.041      ;
; 0.068  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.027      ; 1.736      ;
; 0.128  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 1.951      ; 2.220      ;
; 0.165  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.982      ; 1.788      ;
; 0.172  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.983      ; 1.796      ;
; 0.232  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.983      ; 1.856      ;
; 0.240  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.078      ; 1.959      ;
; 0.295  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.960      ; 1.896      ;
; 0.448  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.952      ; 2.041      ;
; 0.628  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.951      ; 2.220      ;
; 0.967  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.350      ; 0.817      ;
; 1.061  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.305      ; 0.866      ;
; 1.093  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.306      ; 0.899      ;
; 1.105  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.283      ; 0.888      ;
; 1.317  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.216      ;
; 1.321  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.303      ; 1.124      ;
; 1.341  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.408      ; 1.249      ;
; 1.374  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.279      ; 1.153      ;
; 1.380  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.276      ; 1.156      ;
; 1.385  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.402      ; 1.287      ;
; 1.389  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.348      ; 1.237      ;
; 1.408  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.281      ; 1.189      ;
; 1.437  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.275      ; 1.212      ;
; 1.438  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.410      ; 1.348      ;
; 1.469  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.273      ;
; 1.472  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.306      ; 1.278      ;
; 1.490  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.302      ; 1.292      ;
; 1.560  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.459      ;
; 1.567  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.348      ; 1.415      ;
; 1.576  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.312      ; 1.388      ;
; 1.623  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.303      ; 1.426      ;
; 1.640  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.539      ;
; 1.644  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.357      ; 1.501      ;
; 1.646  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.408      ; 1.554      ;
; 1.653  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.357      ; 1.510      ;
; 1.659  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.276      ; 1.435      ;
; 1.664  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.394      ; 1.558      ;
; 1.668  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.298      ; 1.466      ;
; 1.673  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.477      ;
; 1.676  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.407      ; 1.583      ;
; 1.681  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.485      ;
; 1.691  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.348      ; 1.539      ;
; 1.694  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.302      ; 1.496      ;
; 1.696  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.281      ; 1.477      ;
; 1.701  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.505      ;
; 1.725  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.279      ; 1.504      ;
; 1.729  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.392      ; 1.621      ;
; 1.736  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.343      ; 1.579      ;
; 1.747  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.303      ; 1.550      ;
; 1.757  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.276      ; 1.533      ;
; 1.764  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.663      ;
; 1.768  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.301      ; 1.569      ;
; 1.785  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.397      ; 1.682      ;
; 1.789  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.273      ; 1.562      ;
; 1.811  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.615      ;
; 1.815  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.348      ; 1.663      ;
; 1.818  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.299      ; 1.617      ;
; 1.819  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.281      ; 1.600      ;
; 1.820  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.624      ;
; 1.822  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.303      ; 1.625      ;
; 1.825  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.298      ; 1.623      ;
; 1.828  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.281      ; 1.609      ;
; 1.833  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.390      ; 1.723      ;
; 1.836  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.346      ; 1.682      ;
; 1.837  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.294      ; 1.631      ;
; 1.839  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.738      ;
; 1.842  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.394      ; 1.736      ;
; 1.864  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.390      ; 1.754      ;
; 1.868  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.294      ; 1.662      ;
; 1.876  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.116      ; 1.492      ;
; 1.877  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.273      ; 1.650      ;
; 1.880  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.390      ; 1.770      ;
; 1.889  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.272      ; 1.661      ;
; 1.889  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.272      ; 1.661      ;
; 1.890  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.348      ; 1.738      ;
; 1.891  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.301      ; 1.692      ;
; 1.893  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.343      ; 1.736      ;
; 1.900  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.302      ; 1.702      ;
; 1.905  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.339      ; 1.744      ;
; 1.908  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.397      ; 1.805      ;
; 1.911  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.311      ; 1.722      ;
; 1.924  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.297      ; 1.721      ;
; 1.925  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.292      ; 1.717      ;
; 1.925  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.397      ; 1.822      ;
; 1.926  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.272      ; 1.698      ;
; 1.930  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.304      ; 1.734      ;
; 1.932  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.303      ; 1.735      ;
; 1.932  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.297      ; 1.729      ;
; 1.936  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.339      ; 1.775      ;
; 1.938  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.281      ; 1.719      ;
; 1.946  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.292      ; 1.738      ;
; 1.949  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.399      ; 1.848      ;
; 1.955  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.272      ; 1.727      ;
; 1.955  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.116      ; 1.571      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.435 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.249      ;
; -0.435 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.249      ;
; -0.435 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.249      ;
; -0.435 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.249      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.162      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.162      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.162      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.162      ;
; -0.293 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.107      ;
; -0.293 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.107      ;
; -0.293 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.107      ;
; -0.293 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.218     ; 1.107      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.693      ; 1.359      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.693      ; 1.359      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.693      ; 1.359      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.693      ; 1.359      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.693      ; 1.359      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.693      ; 1.359      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.693      ; 1.359      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.693      ; 1.359      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.359      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.359      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.359      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.693      ; 1.359      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 1.359      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 1.359      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 1.359      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.693      ; 1.359      ;
; 1.173  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.107      ;
; 1.173  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.107      ;
; 1.173  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.107      ;
; 1.173  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.107      ;
; 1.228  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.162      ;
; 1.228  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.162      ;
; 1.228  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.162      ;
; 1.228  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.162      ;
; 1.315  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.249      ;
; 1.315  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.249      ;
; 1.315  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.249      ;
; 1.315  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.218     ; 1.249      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 6.387 ; 6.387 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.444 ; 4.444 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.380 ; 4.380 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 6.258 ; 6.258 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 6.360 ; 6.360 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.502 ; 4.502 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.497 ; 4.497 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 6.383 ; 6.383 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 6.367 ; 6.367 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 5.320 ; 5.320 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.503 ; 4.503 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.389 ; 4.389 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 6.387 ; 6.387 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.496 ; 4.496 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.381 ; 4.381 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.410 ; 4.410 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 6.258 ; 6.258 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 6.820 ; 6.820 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 6.398 ; 6.398 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 4.101 ; 4.101 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.995 ; 3.995 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 4.101 ; 4.101 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 4.084 ; 4.084 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 4.084 ; 4.084 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.970 ; 3.970 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.081 ; 4.081 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.632 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.605 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.628 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.612 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.632 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.644 ; 4.644 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.222 ; 4.222 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.632 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.605 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.628 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.612 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.632 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.644 ; 4.644 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.222 ; 4.222 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 4.253 ; 4.253 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.310 ; 4.310 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.253 ; 4.253 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 5.597 ; 5.597 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 5.699 ; 5.699 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.375 ; 4.375 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.371 ; 4.371 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 5.722 ; 5.722 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 5.706 ; 5.706 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 5.202 ; 5.202 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.385 ; 4.385 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.268 ; 4.268 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 5.726 ; 5.726 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.376 ; 4.376 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.258 ; 4.258 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.289 ; 4.289 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 5.597 ; 5.597 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 4.727 ; 4.727 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 4.903 ; 4.903 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.995 ; 3.995 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.995 ; 3.995 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 4.101 ; 4.101 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.970 ; 3.970 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 4.084 ; 4.084 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.970 ; 3.970 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.081 ; 4.081 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.605 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.628 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.612 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.632 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.586 ; 3.586 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.570 ; 3.570 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.605 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.628 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.612 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.632 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.586 ; 3.586 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.570 ; 3.570 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 5.390 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 5.510 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 5.494 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 5.601 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 5.390 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 6.319 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 5.631 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 5.504 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 5.390 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 5.504 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 5.520 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.729 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.849 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.833 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.940 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.729 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 5.658 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.970 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 4.843 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 4.729 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.843 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.859 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 5.390     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 5.510     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 5.494     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 5.601     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 5.390     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 6.319     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 5.631     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 5.504     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 5.390     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 5.504     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 5.520     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.729     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.849     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.833     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.940     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.729     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 5.658     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.970     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 4.843     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 4.729     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.843     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.859     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.755     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.846     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.564     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.876     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.635     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.765     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -7.135   ; -2.064  ; -2.132   ; -0.627  ; -1.627              ;
;  clk                                                                                 ; -6.853   ; -2.064  ; -2.132   ; -0.627  ; -1.627              ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.135   ; -0.432  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                      ; -659.15  ; -75.846 ; -8.528   ; -2.508  ; -273.81             ;
;  clk                                                                                 ; -604.348 ; -73.966 ; -8.528   ; -2.508  ; -273.810            ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -54.802  ; -1.880  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 12.451 ; 12.451 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 8.092  ; 8.092  ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.970  ; 7.970  ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 12.201 ; 12.201 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 12.422 ; 12.422 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 8.202  ; 8.202  ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 8.180  ; 8.180  ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 12.447 ; 12.447 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 12.431 ; 12.431 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 9.950  ; 9.950  ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 8.225  ; 8.225  ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.955  ; 7.955  ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 12.451 ; 12.451 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 8.220  ; 8.220  ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.967  ; 7.967  ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.978  ; 7.978  ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 12.201 ; 12.201 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 13.759 ; 13.759 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 12.795 ; 12.795 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 7.309  ; 7.309  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.067  ; 7.067  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 7.309  ; 7.309  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.299  ; 7.299  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 7.299  ; 7.299  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 7.046  ; 7.046  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.281  ; 7.281  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.215  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.186  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.211  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.195  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 7.215  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.965  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.717  ; 9.717  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 8.753  ; 8.753  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.215  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.186  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.211  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.195  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.215  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.965  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.717  ; 9.717  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 8.753  ; 8.753  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 4.253 ; 4.253 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.310 ; 4.310 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.253 ; 4.253 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 5.597 ; 5.597 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 5.699 ; 5.699 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.375 ; 4.375 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.371 ; 4.371 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 5.722 ; 5.722 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 5.706 ; 5.706 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 5.202 ; 5.202 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.385 ; 4.385 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.268 ; 4.268 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 5.726 ; 5.726 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.376 ; 4.376 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.258 ; 4.258 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.289 ; 4.289 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 5.597 ; 5.597 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 4.727 ; 4.727 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 4.903 ; 4.903 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.995 ; 3.995 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.995 ; 3.995 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 4.101 ; 4.101 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.970 ; 3.970 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 4.084 ; 4.084 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.970 ; 3.970 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.081 ; 4.081 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.605 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.628 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.612 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.632 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.503 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.586 ; 3.586 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.570 ; 3.570 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.605 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.628 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.612 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.632 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.503 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.586 ; 3.586 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.570 ; 3.570 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9048     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1349     ; 1381     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2777     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 403      ; 403      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9048     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1349     ; 1381     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2777     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 403      ; 403      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                         ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                          ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 252   ; 252  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 20 15:47:00 2023
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.135       -54.802 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
    Info (332119):    -6.853      -604.348 clk 
Info (332146): Worst-case hold slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064       -46.729 clk 
    Info (332119):    -0.235        -0.235 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case recovery slack is -2.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.132        -8.528 clk 
Info (332146): Worst-case removal slack is -0.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.577        -2.308 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.843
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.843       -21.835 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
    Info (332119):    -2.384      -202.449 clk 
Info (332146): Worst-case hold slack is -1.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.381       -73.966 clk 
    Info (332119):    -0.432        -1.880 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case recovery slack is -0.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.435        -1.740 clk 
Info (332146): Worst-case removal slack is -0.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.627        -2.508 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4557 megabytes
    Info: Processing ended: Thu Jul 20 15:47:00 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


