
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../lab4/">
      
      
        <link rel="next" href="../lab6/">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.6">
    
    
      
        <title>实验五 译码器设计与开关、LED 交互的应用 - 2024 数字逻辑设计 实验指导</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#led" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-header__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            2024 数字逻辑设计 实验指导
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              实验五  译码器设计与开关、LED 交互的应用
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-nav__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    2024 数字逻辑设计 实验指导
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    数字逻辑设计 实验介绍
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab4/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验四  EDA 工具的使用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    实验五  译码器设计与开关、LED 交互的应用
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    实验五  译码器设计与开关、LED 交互的应用
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      1. Verilog 仿真激励的编写
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      2. Logisim 集线器的使用
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_led" class="md-nav__link">
    <span class="md-ellipsis">
      3. 开关和子板 LED 交互的使用
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      四 实验步骤
    </span>
  </a>
  
    <nav class="md-nav" aria-label="四 实验步骤">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_3_-_8" class="md-nav__link">
    <span class="md-ellipsis">
      1. 完成 3 - 8 译码器的原理图设计并仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2" class="md-nav__link">
    <span class="md-ellipsis">
      2. 进行上板验证
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      五 实验提交要求
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab6/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验六  子板七段数码管交互的应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab7/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验七  多路选择器设计及应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab8/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验八  加减法器与ALU基本原理与设计
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab9/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验九 锁存器与触发器基本原理
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../labA/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验十 VGA交互的使用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../proj/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    课程设计要求
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../verilog/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Verilog 基础语法
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      1. Verilog 仿真激励的编写
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      2. Logisim 集线器的使用
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_led" class="md-nav__link">
    <span class="md-ellipsis">
      3. 开关和子板 LED 交互的使用
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      四 实验步骤
    </span>
  </a>
  
    <nav class="md-nav" aria-label="四 实验步骤">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_3_-_8" class="md-nav__link">
    <span class="md-ellipsis">
      1. 完成 3 - 8 译码器的原理图设计并仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2" class="md-nav__link">
    <span class="md-ellipsis">
      2. 进行上板验证
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      五 实验提交要求
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="led">实验五  译码器设计与开关、LED 交互的应用<a class="headerlink" href="#led" title="Permanent link">&para;</a></h1>
<h2 id="_1">一    实验目的<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h2>
<ol>
<li>进一步熟悉 Logisim Evolution 和 Vivado 的使用方法</li>
<li>初步了解 Verilog 仿真激励代码的编写</li>
<li>了解 Sword 开发板的开关交互和 LED 交互</li>
</ol>
<h2 id="_2">二    实验环境<a class="headerlink" href="#_2" title="Permanent link">&para;</a></h2>
<ol>
<li>EDA 工具： Logisim Evolution、Vivado</li>
<li>SWORD 开发板</li>
<li>操作系统： Windows 10+</li>
</ol>
<h2 id="_3">三    实验原理<a class="headerlink" href="#_3" title="Permanent link">&para;</a></h2>
<h3 id="1_verilog">1. Verilog 仿真激励的编写<a class="headerlink" href="#1_verilog" title="Permanent link">&para;</a></h3>
<p>此处，以上一个实验使用的仿真激励代码为例，简要说明仿真激励代码的编写方式：</p>
<ul>
<li>编写仿真激励，需要创建一个激励模块，随后在这个激励模块中实例化一个被测模块，并且给被测模块的输入赋值。如：</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">main_sim</span><span class="p">();</span>

<span class="w">    </span><span class="c1">// 实例化被测模块</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">o0</span><span class="p">,</span><span class="w"> </span><span class="n">o1</span><span class="p">,</span><span class="w"> </span><span class="n">o2</span><span class="p">,</span><span class="w"> </span><span class="n">o3</span><span class="p">;</span>
<span class="w">    </span><span class="n">main</span><span class="w"> </span><span class="n">uut</span><span class="p">(.</span><span class="n">I0</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I1</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I2</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">O0</span><span class="p">(</span><span class="n">o0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O1</span><span class="p">(</span><span class="n">o1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O2</span><span class="p">(</span><span class="n">o2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O3</span><span class="p">(</span><span class="n">o3</span><span class="p">));</span>

<span class="w">    </span><span class="c1">// 给被测模块的输入赋值</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<ul>
<li>其中，下面这一段进行的是变量的定义：</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">o0</span><span class="p">,</span><span class="w"> </span><span class="n">o1</span><span class="p">,</span><span class="w"> </span><span class="n">o2</span><span class="p">,</span><span class="w"> </span><span class="n">o3</span><span class="p">;</span>
</code></pre></div>

<p>Verilog 中有两个基本数据类型：线网（<code>wire</code>）和寄存器（<code>reg</code>）。其中，线网类型表示硬件单元之间的物理连线，寄存器类型用于表示存储单元。为了方便给模块的输入赋值，用作输入的信号通常定义为寄存器类型。</p>
<p>其中 <code>reg [2:0] i;</code> 表示定义了一个最高位为 2，最低位为 0 的向量变量。未声明为向量的变量都只有 1 bit，声明为向量的变量则根据定义的最高位和最低位来确定其位宽（如前面那个语句定义的变量 i 即有 3 bit）。</p>
<ul>
<li>下面这一行进行的是被测模块的实例化：</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="w">    </span><span class="n">main</span><span class="w"> </span><span class="n">uut</span><span class="p">(.</span><span class="n">I0</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I1</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I2</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">O0</span><span class="p">(</span><span class="n">o0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O1</span><span class="p">(</span><span class="n">o1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O2</span><span class="p">(</span><span class="n">o2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O3</span><span class="p">(</span><span class="n">o3</span><span class="p">));</span>
</code></pre></div>

<p>这一行当中，<code>main</code> 是被测模块的模块名，<code>uut</code> 是被测模块在激励模块中实例化后的实例名。<code>.I0(i[0])</code> 表示 <code>main</code> 模块的 <code>I0</code> 接口在 <code>uut</code> 这一实例中接到 <code>i[0]</code> 这个信号上（<code>i[0]</code> 指 <code>i</code> 这个向量信号的最低位，即第 0 位）。将所有需要连接的接口都接到对应的信号上，即可完成该模块的实例化。</p>
<ul>
<li>下面这一部分是对输入的赋值：</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="w">    </span><span class="k">initial</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
</code></pre></div>

<p>其中 <code>#100</code> 表示延时 100 ns。<code>initial</code> 表示下面的一个语句在仿真开始时执行一次。<code>for</code> 语句的含义与 C 语言中类似。</p>
<p>当我们需要仿真开始时执行多个语句时，可以用 <code>begin</code> 和 <code>end</code> 组成一个块语句接在 <code>initial</code> 关键字之后，如：</p>
<div class="codehilite"><pre><span></span><code><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
<span class="w">        </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
<span class="w">        </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
<span class="w">        </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>

<p>上面这段仿真激励代码的功能是：初始时将变量 <code>i</code> 置为 0，100 ns 后将 <code>i</code> 置为 1，又 100 ns 后将 <code>i</code> 置为 2，又 100 ns 后将 <code>i</code> 置为 3。</p>
<p>其中，<code>3'd0</code> 是 Verilog 中表示数值字面量的方式，<code>3'</code> 表示该字面量的位宽为 3，<code>d</code> 表示该字面量为十进制（对应地，有 <code>b</code> 表示二进制，<code>h</code> 表示十六进制），<code>0</code> 为该字面量的值。</p>
<p>与 <code>initial</code> 关键字相对应的 <code>always</code> 关键字。<code>always</code> 语句块从 0 时刻开始执行其中的行为语句；当执行完最后一条语句后，便再次执行语句块中的第一条语句，如此循环反复。如下面这段将 <code>clk</code> 信号的行为定义为一个周期为 10 ns 的时钟信号（其中 <code>~</code> 为按位非运算符）：</p>
<div class="codehilite"><pre><span></span><code><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">clk</span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="mh">5</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>

<p>又如，使用如下的一段仿真激励代码即可验证 3 - 8 译码器模块的功能的正确性：</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">main_sim</span><span class="p">();</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">o</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// 将此处的模块名称和模块接口修改为你所使用的模块名称和模块接口</span>
<span class="w">    </span><span class="n">main</span><span class="w"> </span><span class="n">uut</span><span class="p">(.</span><span class="n">SW</span><span class="p">(</span><span class="n">i</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">LED</span><span class="p">(</span><span class="n">o</span><span class="p">));</span>

<span class="w">    </span><span class="k">initial</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<p>上面这段代码的功能是，每隔 100 ns 将输入译码器的信号的对应的二进制数加一，从而改变输入译码器的信号。我们可以根据这段代码生成的仿真激励波形中输入和输出的对应关系是否正确来判断 3 - 8 译码器的实现是否正确。</p>
<p>请注意，使用这段代码时，需要将其中的模块名称 <code>main</code> 和模块接口 <code>SW</code> 和 <code>LED</code> 改为你所使用的模块名称和接口。</p>
<h3 id="2_logisim">2. Logisim 集线器的使用<a class="headerlink" href="#2_logisim" title="Permanent link">&para;</a></h3>
<p>在上一节涉及到了 Vivado 中的向量信号，这一节主要涉及 Logisim 中的向量信号。</p>
<p>例如，若要定义一个位宽为 3 的向量输入信号，则需创建一个输入端口，并在 Logisim 窗口左下方的 <code>Properties</code> 中将该端口的 <code>Data Bits</code> 改为 3：</p>
<p><img alt="输入总线" src="../img/lab5/2.png" /></p>
<p>修改完成后效果如下图所示：</p>
<p><img alt="输入总线2" src="../img/lab5/3.png" /></p>
<p>同理，输出端口也可以如此修改：</p>
<p><img alt="输出总线" src="../img/lab5/4.png" /></p>
<p>向量端口不能直接接到门电路上，需要通过分流器，将向量端口中的每一位信号分出来才可以接到门电路上。</p>
<p>若要添加分流器，需要点击窗口左上方的 <code>Wiring -&gt; Splitter</code>，随后在电路图中合适位置添加分流器即可。</p>
<p><img alt="分流器" src="../img/lab5/5.png" /></p>
<p>添加分流器后，也可以在窗口左下方的 <code>Properties</code> 中对分流器进行修改：</p>
<p><img alt="分流器2" src="../img/lab5/6.png" /></p>
<p>同时，原理图中的其他元素（如门电路等）也可以通过窗口左下方的 <code>Properties</code> 来进行修改。例如，借助以上操作，可以完成 2 - 4 译码器的设计如下图：</p>
<p><img alt="译码器设计" src="../img/lab5/7.png" /></p>
<h3 id="3_led">3. 开关和子板 LED 交互的使用<a class="headerlink" href="#3_led" title="Permanent link">&para;</a></h3>
<p>为一位信号约定引脚约束，需要在引脚约束文件中为这一位信号指定 <code>PACKAGE_PIN</code>（引脚位置）以及 <code>IOSTANDARD</code>（引脚类型）。如下图中圈出的十六个开关中最右侧的一个开关的 <code>PACKAGE_PIN</code> 是 <code>AA10</code>，<code>IOSTANDARD</code> 是 <code>LVCMOS15</code>，则在引脚约束文件中添加如下两行即可将 <code>SW[0]</code> 约束到最右侧的开关，即可以使用最右侧的开关控制 <code>SW[0]</code> 的值：</p>
<div class="codehilite"><pre><span></span><code>set_property PACKAGE_PIN AA10       [get_ports SW[0]]
set_property IOSTANDARD LVCMOS15    [get_ports SW[0]]
</code></pre></div>

<p>上面这两行代码中，第一行用于给 <code>SW[0]</code> 信号指定 <code>PACKAGE_PIN</code>（引脚约束），第二行用于给 <code>SW[0]</code> 信号指定 <code>IOSTANDARD</code>（引脚类型）。</p>
<p><img alt="Sword板-开关" src="../img/lab5/1.jpg" /></p>
<p>Sword 主板上开关共有 16 个，位置如上图所示，每个开关的引脚为开关下侧的编号，如最右侧的开关的引脚为 AA10。开关闭合（在上方）时，输入为 1，否则为 0。</p>
<p>Arduino 子板上 LED 灯共有 8 个，每个 LED 等的引脚为灯上方的编号，如最左侧的子板 LED 的引脚为 W23。输出为 1 时，灯亮，否则灯灭。</p>
<p>16 个开关和 8 个 LED 的引脚约束如右：<a href="../SW_LED.xdc">SW &amp; LED</a></p>
<h2 id="_4">四    实验步骤<a class="headerlink" href="#_4" title="Permanent link">&para;</a></h2>
<h3 id="1_3_-_8">1. 完成 3 - 8 译码器的原理图设计并仿真<a class="headerlink" href="#1_3_-_8" title="Permanent link">&para;</a></h3>
<p>依照理论课所学知识，仿照上一部分所示的译码器原理图，使用 Logisim Evolution 进行 3 - 8 译码器的原理图设计，并将生成的 Verilog 文件导入到 Vivado 工程。</p>
<p>随后，使用上一部分所述的 Verilog 仿真激励来验证所设计的译码器模块功能正确。</p>
<h3 id="2">2. 进行上板验证<a class="headerlink" href="#2" title="Permanent link">&para;</a></h3>
<p>仿照上一实验的引脚约束文件，编写这一实验的引脚约束文件，并将 3 - 8 译码器模块上板进行验证。</p>
<h2 id="_5">五    实验提交要求<a class="headerlink" href="#_5" title="Permanent link">&para;</a></h2>
<ol>
<li>包含本实验所使用的所有 Logisim 电路图文件、Verilog 源文件、仿真激励文件和引脚约束文件的 zip 压缩包</li>
<li>一份 PDF 格式的实验报告（无需封面），内容包含：<ul>
<li>3 - 8 译码器的设计思路</li>
<li>包含 Logisim 电路图中使用的集线器（splitter）及其性质（properties）的截图</li>
<li>思考题，包含在 Logisim 中实现如下两个电路原理图：<ol>
<li>在 Logisim 中使用两个 2 - 4 译码器实现一个 3 - 8 译码器，2 - 4 译码器的实现如右：<a href="../2to4DEC.circ">2 to 4 decoder</a></li>
<li>借助 3 - 8 译码器进行楼道灯控制。楼道灯控制是指：在一个楼道中，有三个开关控制一盏灯是否亮，且改变其中任意一个开关的状态时，灯的状态都会随之改变；例如，若某一时刻时，三个开关的状态分别是闭合、断开、闭合，而此时灯灭，则此时，将任意一个闭合的开关断开，或者将任意一个断开的开关闭合，则灯亮（即三个开关均闭合，或三个开关的状态分别为闭合、断开、断开，或三个开关的状态分别为断开、断开、闭合时，灯均亮）</li>
</ol>
</li>
</ul>
</li>
</ol>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": [], "search": "../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.e1c3ead8.min.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
    
  </body>
</html>