0.7
2020.2
May  7 2023
15:24:31
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.gen/sources_1/bd/Block_correctionV2/hdl/Block_correctionV2_wrapper.v,1717834415,verilog,,,,Block_correctionV2_wrapper,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_ControllerV2_0_0/sim/Block_correctionV2_ControllerV2_0_0.v,1717832001,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/sim/Block_correctionV2.v,,Block_correctionV2_ControllerV2_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Input_memmory_0_0/sim/Block_correctionV2_Input_memmory_0_0.v,1717832043,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Output_memmory_0_0/sim/Block_correctionV2_Output_memmory_0_0.v,,Block_correctionV2_Input_memmory_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Output_memmory_0_0/sim/Block_correctionV2_Output_memmory_0_0.v,1717831950,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_ControllerV2_0_0/sim/Block_correctionV2_ControllerV2_0_0.v,,Block_correctionV2_Output_memmory_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_calc_parity_0_0/sim/Block_correctionV2_calc_parity_0_0.v,1717831950,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Input_memmory_0_0/sim/Block_correctionV2_Input_memmory_0_0.v,,Block_correctionV2_calc_parity_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/sim/Block_correctionV2_correct_error_0_0.v,1717835701,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_calc_parity_0_0/sim/Block_correctionV2_calc_parity_0_0.v,,Block_correctionV2_correct_error_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_find_error_0_0/sim/Block_correctionV2_find_error_0_0.v,1717834416,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/sim/Block_correctionV2_correct_error_0_0.v,,Block_correctionV2_find_error_0_0,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.ip_user_files/bd/Block_correctionV2/sim/Block_correctionV2.v,1717834415,verilog,,D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.gen/sources_1/bd/Block_correctionV2/hdl/Block_correctionV2_wrapper.v,,Block_correctionV2,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.sim/sim_blockcorrection/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/ControllerV2.vhd,1717835364,vhdl,,,,controllerv2,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/Input_memmory.vhd,1717832018,vhdl,,,,input_memmory,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/Output_memmory.vhd,1717765111,vhdl,,,,output_memmory,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/calc_parity.vhd,1717762462,vhdl,,,,calc_parity,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/correct_error.vhd,1717835368,vhdl,,,,correct_error,,,,,,,,
D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/find_error.vhd,1717833130,vhdl,,,,find_error,,,,,,,,
