Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Oct 20 14:41:23 2016
| Host         : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k160t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    53 |
| Unused register locations in slices containing registers |   184 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           36 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |            1683 |          541 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             858 |          230 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                        Clock Signal                                        |                                                                 Enable Signal                                                                |                                              Set/Reset Signal                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[21]_i_1_n_0                                    |                                                                                                           |                1 |              1 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0                                                        |                1 |              1 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                              |                                                                                                           |                1 |              2 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/reset_n_reg1_reg                                                             |                1 |              2 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                              | pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0                                                                |                1 |              2 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                    | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             |                                                                                                           |                3 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.req_be[3]_i_1_n_0                                                                 | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[21]_i_1_n_0                                    | pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[14]_i_1_n_0 |                2 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.wr_be[3]_i_1_n_0                                                                  | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/reset_n_reg1_reg                                                             |                2 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                    | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                    | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                      | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |                1 |              4 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                             | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |                3 |              5 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                             | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |                3 |              5 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                             | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |                2 |              5 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |                2 |              5 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0 | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |                2 |              6 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]           |                3 |              7 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[127]_i_1_n_0                         |                2 |              8 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[111]_i_1_n_0                         |                4 |              8 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[119]_i_1_n_0                         |                2 |              8 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[103]_i_1_n_0                         |                3 |              8 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.req_addr[12]_i_1_n_0                                                              | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                4 |             11 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.wr_addr[10]_i_1_n_0                                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                4 |             11 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.tlp_type[7]_i_1_n_0                                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                8 |             18 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                      | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |                9 |             19 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                      | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |               10 |             19 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                      | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |               10 |             19 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                      | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |               11 |             19 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                     | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0           |                6 |             22 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                     | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0           |                6 |             22 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                     | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0           |                6 |             22 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                     | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0           |                6 |             22 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.req_attr[1]_i_1_n_0                                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |               10 |             31 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              |                                                                                                           |               12 |             32 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/wr_mem_state[1]_i_1_n_0                                                                            | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |               12 |             32 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data[31]_i_1_n_0                                                                           | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |                4 |             32 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128_gen.wr_data[31]_i_1_n_0                                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |               11 |             32 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                               |                                                                                                                                              |                                                                                                           |               16 |             36 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                              |                                                                                                           |               17 |             47 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[34]_i_1_n_0                                                             | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_128_gen.s_axis_tx_tdata[95]_i_1_n_0                          |                9 |             49 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                     |               18 |             72 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                 |               25 |             97 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/wr_mem_state[0]_i_1_n_0                                                                            | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |               31 |            128 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0[127]_i_1_n_0                                   | pcie_7x_0_i/U0/inst/user_reset_out                                                                        |               19 |            129 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/E[0]                                                                 | pcie_7x_0_i/U0/inst/user_reset_out                                                                        |               23 |            135 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                              | pcie_7x_0_i/U0/inst/user_reset_out                                                                        |               46 |            137 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                              | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/rd_data0_q_reg[0]_0                                             |               35 |            148 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/Q                                                                            |               95 |            310 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                         |              122 |            346 |
|  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                              | pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                             |              198 |            569 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+


