
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/cs/gobmk_60B.trace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC

Warmup complete CPU 0 instructions: 5000002 cycles: 1580939 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 10000003 cycles: 14724625 heartbeat IPC: 0.679135 cumulative IPC: 0.380411 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 40867417 heartbeat IPC: 0.382515 cumulative IPC: 0.381811 (Simulation time: 0 hr 2 min 6 sec) 
Finished CPU 0 instructions: 20000001 cycles: 51700567 cumulative IPC: 0.386843 (Simulation time: 0 hr 2 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.386843 instructions: 20000001 cycles: 51700567
ITLB TOTAL     ACCESS:    3300677  HIT:    3300457  MISS:        220  HIT %:    99.9933  MISS %:  0.0066653   MPKI: 0.011
ITLB LOAD TRANSLATION ACCESS:    3300677  HIT:    3300457  MISS:        220  HIT %:    99.9933  MISS %:  0.0066653   MPKI: 0.011
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 25.4273 cycles
ITLB RQ	ACCESS:    3842602	FORWARD:          0	MERGED:     541882	TO_CACHE:    3300720

DTLB TOTAL     ACCESS:    5884078  HIT:    5871994  MISS:      12084  HIT %:    99.7946  MISS %:   0.205368   MPKI: 0.6042
DTLB LOAD TRANSLATION ACCESS:    5884078  HIT:    5871994  MISS:      12084  HIT %:    99.7946  MISS %:   0.205368   MPKI: 0.6042
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 17.8878 cycles
DTLB RQ	ACCESS:    6817558	FORWARD:          0	MERGED:     932191	TO_CACHE:    5885367

STLB TOTAL     ACCESS:      56776  HIT:      55550  MISS:       1226  HIT %:    97.8406  MISS %:    2.15936   MPKI: 0.0613
STLB LOAD TRANSLATION ACCESS:      12304  HIT:      11078  MISS:       1226  HIT %:    90.0358  MISS %:    9.96424   MPKI: 0.0613
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      44472  HIT:      44472  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 90.5253 cycles
STLB RQ	ACCESS:     136754	FORWARD:          0	MERGED:      79978	TO_CACHE:      56776

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    6911005  HIT:    6858902  MISS:      52103  HIT %:    99.2461  MISS %:   0.753914   MPKI: 2.60515
L1D LOAD      ACCESS:    3749862  HIT:    3727237  MISS:      22625  HIT %:    99.3966  MISS %:   0.603356   MPKI: 1.13125
L1D RFO       ACCESS:    3037905  HIT:    3020263  MISS:      17642  HIT %:    99.4193  MISS %:   0.580729   MPKI: 0.8821
L1D PREFETCH  ACCESS:     123238  HIT:     111402  MISS:      11836  HIT %:    90.3958  MISS %:    9.60418   MPKI: 0.5918
AGUS PREFETCH L1 MISS: 0
L1D PREFETCH  REQUESTED:     259500  ISSUED:     259500  USEFUL:       7658  USELESS:       4171
L1D USEFUL LOAD PREFETCHES:       7658 PREFETCH ISSUED TO LOWER LEVEL:      12197  ACCURACY: 62.7859
L1D TIMELY PREFETCHES:       7658 LATE PREFETCHES: 345 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 12181 DIFFERENT FILL-ORIGIN LEVEL: 16
L1D AVERAGE MISS LATENCY: 240467 cycles
L1D RQ	ACCESS:    4719129	FORWARD:          0	MERGED:     876487	TO_CACHE:    3753606
L1D WQ	ACCESS:    3095639	FORWARD:      89057	MERGED:      31687	TO_CACHE:    3063952
L1D PQ	ACCESS:     135050	FORWARD:          0	MERGED:      10579	TO_CACHE:     124450

L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 167869
L1D ROI Sum of L1D PQ occupancy: 1651812
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    3813364  HIT:    3702459  MISS:     110905  HIT %:    97.0917  MISS %:    2.90832   MPKI: 5.54525
L1I LOAD      ACCESS:    3813364  HIT:    3702459  MISS:     110905  HIT %:    97.0917  MISS %:    2.90832   MPKI: 5.54525
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 15.1588 cycles
L1I RQ	ACCESS:    5640804	FORWARD:          0	MERGED:    1798202	TO_CACHE:    3842602

BTB TOTAL     ACCESS:    3156416  HIT:    3041001  MISS:     115415  HIT %:    96.3435  MISS %:    3.65652   MPKI: 5.77075
BTB BRANCH_DIRECT_JUMP	ACCESS:     229231  HIT:     227836  MISS:       1395
BTB BRANCH_INDIRECT	ACCESS:         18  HIT:         15  MISS:          3
BTB BRANCH_CONDITIONAL	ACCESS:    2483237  HIT:    2478648  MISS:       4589
BTB BRANCH_DIRECT_CALL	ACCESS:     221730  HIT:     219707  MISS:       2023
BTB BRANCH_INDIRECT_CALL	ACCESS:        232  HIT:        175  MISS:         57
BTB BRANCH_RETURN	ACCESS:     221968  HIT:     114620  MISS:     107348
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     188895  HIT:     171495  MISS:      17400  HIT %:    90.7885  MISS %:    9.21147   MPKI: 0.87
L2C LOAD      ACCESS:     133184  HIT:     121553  MISS:      11631  HIT %:     91.267  MISS %:    8.73303   MPKI: 0.58155
L2C DATA LOAD MPKI: 0.48905
L2C INSTRUCTION LOAD MPKI: 0.0925
L2C RFO       ACCESS:      17641  HIT:      16555  MISS:       1086  HIT %:    93.8439  MISS %:    6.15611   MPKI: 0.0543
L2C PREFETCH  ACCESS:      12193  HIT:       8004  MISS:       4189  HIT %:    65.6442  MISS %:    34.3558   MPKI: 0.20945
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 0.20945
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      24651  HIT:      24467  MISS:        184  HIT %:    99.2536  MISS %:    0.74642   MPKI: 0.0092
L2C LOAD TRANSLATION ACCESS:       1226  HIT:        916  MISS:        310  HIT %:    74.7145  MISS %:    25.2855   MPKI: 0.0155
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        296  USELESS:       3600
L2C USEFUL LOAD PREFETCHES:        296 PREFETCH ISSUED TO LOWER LEVEL:       4190  ACCURACY: 7.06444
L2C TIMELY PREFETCHES:        296 LATE PREFETCHES: 1 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 14 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 102.502 cycles
L2C RQ	ACCESS:     152053	FORWARD:          0	MERGED:          0	TO_CACHE:     152051
L2C WQ	ACCESS:      24651	FORWARD:          2	MERGED:          0	TO_CACHE:      24651
L2C PQ	ACCESS:      12197	FORWARD:          0	MERGED:          0	TO_CACHE:      12197

L2C Instructions Evicting Data 1582
L2C Translations Evicting Data 282
L2C Data Evicting Data 12359
L2C Instructions Evicting Instructions 185
L2C Translations Evicting Instructions 20
L2C Data Evicting Instructions 1379
L2C Instructions Evicting Translations 44
L2C Translations Evicting Translations 2
L2C Data Evicting Translations 364
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       1226  HIT:       1226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       1226  HIT:       1225  MISS:          1  HIT %:    99.9184  MISS %:  0.0815661   MPKI: 5e-05
PSCL2 LOAD TRANSLATION ACCESS:       1226  HIT:       1225  MISS:          1  HIT %:    99.9184  MISS %:  0.0815661   MPKI: 5e-05
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:      22893  HIT:      14847  MISS:       8046  HIT %:    64.8539  MISS %:    35.1461   MPKI: 0.4023
LLC LOAD      ACCESS:      11630  HIT:       4754  MISS:       6876  HIT %:     40.877  MISS %:     59.123   MPKI: 0.3438
LLC RFO       ACCESS:       1086  HIT:        460  MISS:        626  HIT %:    42.3573  MISS %:    57.6427   MPKI: 0.0313
LLC PREFETCH  ACCESS:       4190  HIT:       3770  MISS:        420  HIT %:    89.9761  MISS %:    10.0239   MPKI: 0.021
AGUS PREFETCH L1 MISS: 0
LLC WRITEBACK ACCESS:       5677  HIT:       5587  MISS:         90  HIT %:    98.4147  MISS %:    1.58534   MPKI: 0.0045
LLC LOAD TRANSLATION ACCESS:        310  HIT:        276  MISS:         34  HIT %:    89.0323  MISS %:    10.9677   MPKI: 0.0017
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        204  USELESS:         61
LLC USEFUL LOAD PREFETCHES:        204 PREFETCH ISSUED TO LOWER LEVEL:        420  ACCURACY: 48.5714
LLC TIMELY PREFETCHES:        204 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 157.379 cycles
LLC RQ	ACCESS:      13026	FORWARD:          0	MERGED:          0	TO_CACHE:      13026
LLC WQ	ACCESS:       5677	FORWARD:          0	MERGED:          0	TO_CACHE:       5677
LLC PQ	ACCESS:       4190	FORWARD:          0	MERGED:          0	TO_CACHE:       4190

LLC Dense regions hint to LLC: 0

RAW hits: 174502
Loads Generated: 4893636
Loads sent to L1D: 4719129
Stores Generated: 3095646
Stores sent to L1D: 3095639
Major fault: 0 Minor fault: 2051
Allocated PAGES: 2051
CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        982  ROW_BUFFER_MISS:       6974
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 50697382
0banks busy for write cycles: 0
1banks busy for read cycles: 924710
1banks busy for write cycles: 0
2banks busy for read cycles: 69546
2banks busy for write cycles: 0
3banks busy for read cycles: 5846
3banks busy for write cycles: 0
4banks busy for read cycles: 2090
4banks busy for write cycles: 0
5banks busy for read cycles: 639
5banks busy for write cycles: 0
6banks busy for read cycles: 193
6banks busy for write cycles: 0
7banks busy for read cycles: 149
7banks busy for write cycles: 0
8banks busy for read cycles: 13
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 93.3472% MPKI: 12.3983 Average ROB Occupancy at Mispredict: 22.7516
Branch types
NOT_BRANCH: 16272615 81.3631%
BRANCH_DIRECT_JUMP: 229231 1.14615%
BRANCH_INDIRECT: 18 9e-05%
BRANCH_CONDITIONAL: 3054070 15.2703%
BRANCH_DIRECT_CALL: 221730 1.10865%
BRANCH_INDIRECT_CALL: 232 0.00116%
BRANCH_RETURN: 221968 1.10984%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 2051
