{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588712353958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588712353974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 15:59:13 2020 " "Processing started: Tue May 05 15:59:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588712353974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712353974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Number_reco -c Number_reco " "Command: quartus_map --read_settings_files=on --write_settings_files=off Number_reco -c Number_reco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712353974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588712355033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588712355033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nn/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nn/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "nn/multiplier.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/nn/multiplier.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "src/font_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ocmbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ocmbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OCMbuffer " "Found entity 1: OCMbuffer" {  } { { "src/OCMbuffer.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/OCMbuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/avgresizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/avgresizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AvgResizer " "Found entity 1: AvgResizer" {  } { { "src/AvgResizer.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/AvgResizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/resizerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/resizerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResizerFile " "Found entity 1: ResizerFile" {  } { { "src/ResizerFile.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/ResizerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb2grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb2grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2Grey " "Found entity 1: RGB2Grey" {  } { { "src/RGB2Grey.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/RGB2Grey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/snipper.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/snipper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Snipper " "Found entity 1: Snipper" {  } { { "src/Snipper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Snipper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_toplevel " "Found entity 1: Final_toplevel" {  } { { "Final_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Final_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdram_fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdram_fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO_WR " "Found entity 1: SDRAM_FIFO_WR" {  } { { "IP/SDRAM_FIFO_WR.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/IP/SDRAM_FIFO_WR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(311) " "Verilog HDL warning at Sdram_Control.v(311): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_Control.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588712369785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369785 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1588712369801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "src/VGA_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "src/SEG7_LUT_8.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "src/SEG7_LUT.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "src/sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "src/Reset_Delay.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "src/RAW2RGB.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/RAW2RGB.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "src/Line_Buffer1.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "src/Line_Buffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "src/I2C_CCD_Config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/I2C_CCD_Config.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CAMERA " "Found entity 1: DE2_115_CAMERA" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "src/CCD_Capture.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/CCD_Capture.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdram_fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdram_fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO_RD " "Found entity 1: SDRAM_FIFO_RD" {  } { { "IP/SDRAM_FIFO_RD.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/IP/SDRAM_FIFO_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src/testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/disp_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/disp_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disp_testbench " "Found entity 1: disp_testbench" {  } { { "src/disp_testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/disp_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712369988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712369988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/w1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_w1 " "Found entity 1: weight_mat_w1" {  } { { "src/w1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/w1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/w2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_w2 " "Found entity 1: weight_mat_w2" {  } { { "src/w2.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/w2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/w3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_w3 " "Found entity 1: weight_mat_w3" {  } { { "src/w3.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/w3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/b1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/b1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_b1 " "Found entity 1: weight_mat_b1" {  } { { "src/b1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/b1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_b2 " "Found entity 1: weight_mat_b2" {  } { { "src/b2.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/b2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mat_b3 " "Found entity 1: weight_mat_b3" {  } { { "src/b3.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/b3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/nntestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/nntestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nntestbench " "Found entity 1: nntestbench" {  } { { "testbench/nntestbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/testbench/nntestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE2_115_CAMERA.v(231) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(231): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712370097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR DE2_115_CAMERA.v(233) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(233): created implicit net for \"LEDR\"" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712370097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG DE2_115_CAMERA.v(234) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(234): created implicit net for \"LEDG\"" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712370097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588712370332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 multiplier.sv(23) " "Verilog HDL assignment warning at multiplier.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "nn/multiplier.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/nn/multiplier.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588712370332 "|multiplier"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "nn/multiplier.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/nn/multiplier.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588712370644 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588712370644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "nn/multiplier.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/nn/multiplier.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712370738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588712370738 ""}  } { { "nn/multiplier.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/nn/multiplier.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588712370738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712370816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712370816 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "153 " "Ignored 153 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "153 " "Ignored 153 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1588712371144 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1588712371144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588712371238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Number_reco.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Number_reco.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712371722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588712372050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712372050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588712372159 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588712372159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588712372159 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588712372159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588712372159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588712372238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 15:59:32 2020 " "Processing ended: Tue May 05 15:59:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588712372238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588712372238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588712372238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712372238 ""}
