// Seed: 2392982920
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6
);
  wire id_8;
  assign id_8 = id_2;
  assign id_8 = id_2;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  parameter id_4 = 1;
  wire [1 'b0 : 1] id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6
  );
  id_7 :
  assert property (@(posedge id_1[1] or posedge 1 || (id_6)) id_7)
  else;
  logic id_8;
endmodule
