v 20130925 2
C 48900 59400 1 0 0 PIC32MX250F128B.sym
{
T 49900 61100 5 10 1 1 0 0 1
device=PIC32MX250F128B
T 51900 62700 5 10 1 1 0 0 1
refdes=U1
}
C 56000 59200 1 0 0 header16-1.sym
{
T 56050 58150 5 10 0 1 0 0 1
device=HEADER16
T 56600 62500 5 10 1 1 0 0 1
refdes=CONN1
}
C 47200 63600 1 0 1 gnd-1.sym
C 53500 60400 1 90 0 gnd-1.sym
C 51100 63800 1 180 0 gnd-1.sym
C 48000 60900 1 270 0 gnd-1.sym
C 50600 58800 1 180 0 vcc-1.sym
C 50500 63500 1 0 0 vcc-1.sym
N 50400 58800 50400 59400 4
N 48300 60800 48900 60800 4
N 50700 63500 50700 62900 4
N 51000 63500 51000 62900 4
N 53200 60500 52500 60500 4
C 55300 62300 1 270 0 gnd-1.sym
N 55600 62200 56000 62200 4
C 57900 62400 1 270 0 vcc-1.sym
N 57900 62200 57400 62200 4
C 45200 58300 1 90 0 resistor-1.sym
{
T 44800 58600 5 10 0 0 90 0 1
device=RESISTOR
T 44900 58400 5 10 1 1 90 0 1
refdes=R1
T 44900 58800 5 10 1 1 90 0 1
value=10KÎ©
}
C 44900 59400 1 0 0 vcc-1.sym
N 53600 61700 52500 61700 4
C 57400 64300 1 90 0 capacitor-decouple.sym
{
T 56800 64300 5 10 0 0 90 0 1
device=CAPACITOR
T 57200 64300 5 10 1 1 90 0 1
refdes=C6
T 56600 64300 5 10 0 0 90 0 1
symversion=0.1
T 57200 64600 5 10 1 1 90 0 1
value=100nF
}
C 57800 65100 1 90 0 capacitor-decouple.sym
{
T 57200 65100 5 10 0 0 90 0 1
device=CAPACITOR
T 57600 65100 5 10 1 1 90 0 1
refdes=C8
T 57000 65100 5 10 0 0 90 0 1
symversion=0.1
T 57600 65400 5 10 1 1 90 0 1
value=100nF
}
C 54400 65100 1 90 0 capacitor-decouple.sym
{
T 53800 65100 5 10 0 0 90 0 1
device=CAPACITOR
T 54200 65100 5 10 1 1 90 0 1
refdes=C7
T 53600 65100 5 10 0 0 90 0 1
symversion=0.1
T 54200 65400 5 10 1 1 90 0 1
value=100nF
}
C 53100 60900 1 180 0 capacitor-decouple.sym
{
T 53100 60300 5 10 0 0 180 0 1
device=CAPACITOR
T 53100 60700 5 10 1 1 180 0 1
refdes=C1
T 53100 60100 5 10 0 0 180 0 1
symversion=0.1
}
N 52600 60800 52500 60800 4
C 53500 60700 1 90 0 gnd-1.sym
N 53100 60800 53200 60800 4
C 49800 55800 1 0 0 gnd-1.sym
C 53400 61700 1 0 0 vcc-1.sym
C 54900 64800 1 0 0 LP2985IN5-3.3.sym
{
T 55200 65900 5 10 1 1 0 0 1
device=LP2985IN5-3.3
T 56500 65900 5 10 1 1 0 0 1
refdes=U2
T 55200 64800 5 4 1 1 0 0 1
footprint=SOT25D
}
N 53600 65600 54900 65600 4
N 57000 65600 58200 65600 4
N 57000 65000 57300 65000 4
N 57300 65000 57300 64800 4
C 58000 65600 1 0 0 vcc-1.sym
C 54200 64800 1 0 0 gnd-1.sym
C 57200 64000 1 0 0 gnd-1.sym
C 57600 64800 1 0 0 gnd-1.sym
C 54500 65000 1 0 0 gnd-1.sym
N 54900 65300 54600 65300 4
N 54900 65000 54800 65000 4
N 54800 65000 54800 65600 4
C 47400 64800 1 180 1 output-1.sym
{
T 47500 64500 5 10 0 0 180 6 1
device=OUTPUT
T 48100 64700 5 10 1 1 0 7 1
netname=RB11
}
C 52400 66000 1 180 0 connector1-2.sym
{
T 51700 65100 5 10 1 1 180 6 1
refdes=VIN
T 52100 65150 5 10 0 0 180 0 1
device=CONNECTOR_1
T 52100 64950 5 10 0 0 180 0 1
footprint=SIP1N
}
C 52700 65400 1 0 0 schottky-1.sym
{
T 53022 66072 5 10 0 0 0 0 1
device=DIODE
T 53000 65900 5 10 1 1 0 0 1
refdes=D3
T 53041 66232 5 10 0 1 0 0 1
footprint=SOD80
}
N 52400 65600 52700 65600 4
C 52700 64400 1 0 0 schottky-1.sym
{
T 53022 65072 5 10 0 0 0 0 1
device=DIODE
T 53000 64900 5 10 1 1 0 0 1
refdes=D2
T 53041 65232 5 10 0 1 0 0 1
footprint=SOD80
}
N 53600 64600 53900 64600 4
N 53900 64600 53900 65600 4
C 51700 64500 1 0 0 input-1.sym
{
T 51700 64800 5 10 0 0 0 0 1
device=INPUT
T 51700 64600 5 10 1 1 0 1 1
netname=VUSB
}
N 52500 64600 52700 64600 4
C 46600 63600 1 0 1 USB.sym
{
T 46200 66100 5 10 1 1 0 6 1
device=USB
T 45700 66100 5 10 1 1 0 6 1
refdes=USB
}
C 47400 65300 1 180 1 output-1.sym
{
T 47500 65000 5 10 0 0 180 6 1
device=OUTPUT
T 48100 65200 5 10 1 1 0 7 1
netname=RB10
}
N 47400 65200 46600 65200 4
N 47400 64700 46600 64700 4
N 47100 64200 46600 64200 4
C 47400 65800 1 180 1 output-1.sym
{
T 47500 65500 5 10 0 0 180 6 1
device=OUTPUT
T 48100 65700 5 10 1 1 0 7 1
netname=VUSB
}
N 47400 65700 46600 65700 4
N 47100 64200 47100 63900 4
C 51100 58500 1 90 0 input-1.sym
{
T 50800 58500 5 10 0 0 90 0 1
device=INPUT
T 51000 58500 5 10 1 1 90 1 1
netname=VUSB
}
N 51000 59300 51000 59400 4
N 51300 59300 51300 59400 4
N 48800 61100 48900 61100 4
N 48800 61400 48900 61400 4
N 49800 59300 49800 59400 4
N 50100 59300 50100 59400 4
N 52600 60200 52500 60200 4
N 51600 59300 51600 59400 4
N 49800 63000 49800 62900 4
N 50100 63000 50100 62900 4
C 50300 63800 1 270 0 input-1.sym
{
T 50600 63800 5 10 0 0 270 0 1
device=INPUT
T 50400 63300 5 10 1 1 90 1 1
netname=\_MCLR\_
}
N 50400 63000 50400 62900 4
C 56000 60300 1 180 0 output-1.sym
{
T 55900 60000 5 10 0 0 180 0 1
device=OUTPUT
T 55300 60200 5 10 1 1 0 1 1
netname=\_MCLR\_
}
C 56000 59300 1 0 1 io-1.sym
{
T 55800 59900 5 10 0 0 0 6 1
device=none
T 55700 59400 5 10 1 1 0 7 1
netname=RA1
}
C 56000 59700 1 0 1 io-1.sym
{
T 55800 60300 5 10 0 0 0 6 1
device=none
T 55700 59800 5 10 1 1 0 7 1
netname=RB8
}
C 57400 59500 1 180 1 io-1.sym
{
T 57600 58900 5 10 0 0 180 6 1
device=none
T 57700 59400 5 10 1 1 180 7 1
netname=RA0
}
C 57400 59900 1 180 1 io-1.sym
{
T 57600 59300 5 10 0 0 180 6 1
device=none
T 57700 59800 5 10 1 1 180 7 1
netname=RB9
}
C 57400 60300 1 180 1 io-1.sym
{
T 57600 59700 5 10 0 0 180 6 1
device=none
T 57700 60200 5 10 1 1 180 7 1
netname=RA4
}
C 57400 60700 1 180 1 io-1.sym
{
T 57600 60100 5 10 0 0 180 6 1
device=none
T 57700 60600 5 10 1 1 180 7 1
netname=RB4
}
C 57400 61100 1 180 1 io-1.sym
{
T 57600 60500 5 10 0 0 180 6 1
device=none
T 57700 61000 5 10 1 1 180 7 1
netname=RB7
}
C 57400 61500 1 180 1 io-1.sym
{
T 57600 60900 5 10 0 0 180 6 1
device=none
T 57700 61400 5 10 1 1 180 7 1
netname=RB2
}
C 57400 61900 1 180 1 io-1.sym
{
T 57600 61300 5 10 0 0 180 6 1
device=none
T 57700 61800 5 10 1 1 180 7 1
netname=RB3
}
C 56000 60500 1 0 1 io-1.sym
{
T 55800 61100 5 10 0 0 0 6 1
device=none
T 55700 60600 5 10 1 1 0 7 1
netname=RB15
}
C 56000 60900 1 0 1 io-1.sym
{
T 55800 61500 5 10 0 0 0 6 1
device=none
T 55700 61000 5 10 1 1 0 7 1
netname=RB1
}
C 56000 61300 1 0 1 io-1.sym
{
T 55800 61900 5 10 0 0 0 6 1
device=none
T 55700 61400 5 10 1 1 0 7 1
netname=RB14
}
C 56000 61700 1 0 1 io-1.sym
{
T 55800 62300 5 10 0 0 0 6 1
device=none
T 55700 61800 5 10 1 1 0 7 1
netname=RB0
}
C 48800 61900 1 0 1 io-1.sym
{
T 48600 62500 5 10 0 0 0 6 1
device=none
T 48500 62000 5 10 1 1 0 7 1
netname=RB0
}
C 51500 63000 1 270 1 io-1.sym
{
T 52100 63200 5 10 0 0 270 6 1
device=none
T 51600 63300 5 10 1 1 270 7 1
netname=RB14
}
C 48800 61600 1 0 1 io-1.sym
{
T 48600 62200 5 10 0 0 0 6 1
device=none
T 48500 61700 5 10 1 1 0 7 1
netname=RB1
}
C 51200 63000 1 270 1 io-1.sym
{
T 51800 63200 5 10 0 0 270 6 1
device=none
T 51300 63300 5 10 1 1 270 7 1
netname=RB15
}
C 51700 59300 1 90 1 io-1.sym
{
T 51100 59100 5 10 0 0 90 6 1
device=none
T 51600 59000 5 10 1 1 90 7 1
netname=RB8
}
C 49700 63000 1 270 1 io-1.sym
{
T 50300 63200 5 10 0 0 270 6 1
device=none
T 49800 63300 5 10 1 1 270 7 1
netname=RA1
}
C 48800 61000 1 0 1 io-1.sym
{
T 48600 61600 5 10 0 0 0 6 1
device=none
T 48500 61100 5 10 1 1 0 7 1
netname=RB3
}
C 48800 61300 1 0 1 io-1.sym
{
T 48600 61900 5 10 0 0 0 6 1
device=none
T 48500 61400 5 10 1 1 0 7 1
netname=RB2
}
C 51400 59300 1 90 1 io-1.sym
{
T 50800 59100 5 10 0 0 90 6 1
device=none
T 51300 59000 5 10 1 1 90 7 1
netname=RB7
}
N 48800 61700 48900 61700 4
N 48800 62000 48900 62000 4
N 51300 63000 51300 62900 4
N 51600 63000 51600 62900 4
C 49900 59300 1 90 1 io-1.sym
{
T 49300 59100 5 10 0 0 90 6 1
device=none
T 49800 59000 5 10 1 1 90 7 1
netname=RB4
}
C 50200 59300 1 90 1 io-1.sym
{
T 49600 59100 5 10 0 0 90 6 1
device=none
T 50100 59000 5 10 1 1 90 7 1
netname=RA4
}
C 52600 60300 1 180 1 io-1.sym
{
T 52800 59700 5 10 0 0 180 6 1
device=none
T 52900 60200 5 10 1 1 180 7 1
netname=RB9
}
C 50000 63000 1 270 1 io-1.sym
{
T 50600 63200 5 10 0 0 270 6 1
device=none
T 50100 63300 5 10 1 1 270 7 1
netname=RA0
}
C 45100 56900 1 90 0 switch-pushbutton-no-1.sym
{
T 44800 57300 5 10 1 1 90 0 1
refdes=RESET
T 44500 57300 5 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
}
N 45400 57900 45100 57900 4
N 45100 57900 45100 58300 4
C 45000 56400 1 0 0 gnd-1.sym
N 45100 56700 45100 56900 4
N 45100 59400 45100 59200 4
C 46800 56900 1 90 0 switch-pushbutton-no-1.sym
{
T 46500 57300 5 10 1 1 90 0 1
refdes=PROG
T 46200 57300 5 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 46700 56400 1 0 0 gnd-1.sym
N 46800 56700 46800 56900 4
C 45400 57800 1 0 0 output-1.sym
{
T 45500 58100 5 10 0 0 0 0 1
device=OUTPUT
T 46100 57900 5 10 1 1 180 1 1
netname=\_MCLR\_
}
C 47000 57800 1 0 0 output-1.sym
{
T 47100 58100 5 10 0 0 0 0 1
device=OUTPUT
T 47700 57900 5 10 1 1 180 1 1
netname=RA3
}
N 47000 57900 46800 57900 4
C 48000 60100 1 0 0 input-1.sym
{
T 48000 60400 5 10 0 0 0 0 1
device=INPUT
T 48500 60200 5 10 1 1 180 1 1
netname=RA3
}
N 48800 60200 48900 60200 4
C 53400 61200 1 180 0 input-1.sym
{
T 53400 60900 5 10 0 0 180 0 1
device=INPUT
T 52900 61100 5 10 1 1 0 1 1
netname=RB10
}
N 52600 61100 52500 61100 4
C 53400 61500 1 180 0 input-1.sym
{
T 53400 61200 5 10 0 0 180 0 1
device=INPUT
T 52900 61400 5 10 1 1 0 1 1
netname=RB11
}
N 52600 61400 52500 61400 4
C 49500 56400 1 90 0 capacitor-decouple.sym
{
T 48900 56400 5 10 0 0 90 0 1
device=CAPACITOR
T 49300 56400 5 10 1 1 90 0 1
refdes=C4
T 48700 56400 5 10 0 0 90 0 1
symversion=0.1
T 49300 56700 5 10 1 1 90 0 1
value=100nF
}
C 48700 56400 1 90 0 capacitor-decouple.sym
{
T 48100 56400 5 10 0 0 90 0 1
device=CAPACITOR
T 48500 56400 5 10 1 1 90 0 1
refdes=C2
T 47900 56400 5 10 0 0 90 0 1
symversion=0.1
T 48500 56700 5 10 1 1 90 0 1
value=100nF
}
C 50000 56400 1 90 0 capacitor-decouple.sym
{
T 49400 56400 5 10 0 0 90 0 1
device=CAPACITOR
T 49800 56400 5 10 1 1 90 0 1
refdes=C5
T 49200 56400 5 10 0 0 90 0 1
symversion=0.1
T 49800 56700 5 10 1 1 90 0 1
value=100nF
}
C 48400 57200 1 0 0 vcc-1.sym
N 48600 56900 48600 57200 4
N 48600 57100 49900 57100 4
N 49900 57100 49900 56900 4
N 48600 56400 48600 56200 4
N 48600 56200 49900 56200 4
N 49900 56100 49900 56400 4
N 49400 56200 49400 56400 4
N 49400 56900 49400 57100 4
C 44000 58100 1 90 0 resistor-1.sym
{
T 43600 58400 5 10 0 0 90 0 1
device=RESISTOR
T 43700 58200 5 10 1 1 90 0 1
refdes=R2
T 43700 58600 5 10 1 1 90 0 1
value=100Î©
}
C 43800 57800 1 270 0 led-2.sym
{
T 44100 57000 5 10 1 1 270 0 1
refdes=D1
T 44400 57700 5 10 0 0 270 0 1
device=LED
}
N 43900 58100 43900 57800 4
C 43800 56400 1 0 0 gnd-1.sym
N 43900 56700 43900 56900 4
C 43800 59800 1 270 0 input-1.sym
{
T 44100 59800 5 10 0 0 270 0 1
device=INPUT
T 43900 59300 5 10 1 1 90 1 1
netname=RB13
}
C 52600 61900 1 0 0 output-1.sym
{
T 52700 62200 5 10 0 0 0 0 1
device=OUTPUT
T 53300 62000 5 10 1 1 180 1 1
netname=RB13
}
N 52600 62000 52500 62000 4
C 43100 55400 0 0 0 title-bordered-A3.sym
T 52400 56300 9 20 1 0 0 0 1
UltraNano
T 52400 56000 9 10 1 0 0 0 1
UltraNano.sch
T 52400 55700 9 10 1 0 0 0 1
1
T 53900 55700 9 10 1 0 0 0 1
1
T 56300 56000 9 10 1 0 0 0 1
1
T 56300 55700 9 10 1 0 0 0 1
Matt Jenkins
C 49100 56400 1 90 0 capacitor-decouple.sym
{
T 48500 56400 5 10 0 0 90 0 1
device=CAPACITOR
T 48900 56400 5 10 1 1 90 0 1
refdes=C3
T 48300 56400 5 10 0 0 90 0 1
symversion=0.1
T 48900 56700 5 10 1 1 90 0 1
value=100nF
}
N 49000 56900 49000 57100 4
N 49000 56400 49000 56200 4
C 44300 60800 1 0 0 SI501.sym
{
T 44600 62500 5 10 1 1 0 0 1
device=SI501
T 45300 62500 5 10 1 1 0 0 1
refdes=U3
T 44600 60900 5 4 1 1 0 0 1
footprint=SI501
T 45100 60800 5 10 1 1 0 0 1
value=8MHz
}
C 45900 62200 1 0 0 vcc-1.sym
C 44000 60900 1 0 0 gnd-1.sym
C 48000 60400 1 0 0 input-1.sym
{
T 48000 60700 5 10 0 0 0 0 1
device=INPUT
T 48500 60500 5 10 1 1 180 1 1
netname=RA2
}
N 48800 60500 48900 60500 4
C 45900 61100 1 0 0 output-1.sym
{
T 46000 61400 5 10 0 0 0 0 1
device=OUTPUT
T 46600 61200 5 10 1 1 180 1 1
netname=RA2
}
N 44100 61200 44300 61200 4
N 46100 62200 45900 62200 4
