// Seed: 1667007722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
  wor  id_17 = 1;
  tri  id_18;
  id_19(
      .id_0((1) == 1),
      .id_1(1),
      .id_2(id_4),
      .id_3(1'b0 == id_8),
      .id_4(1 + 1'd0),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0 - id_18),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11(1'd0),
      .id_12(id_14),
      .id_13(1),
      .id_14(id_10),
      .id_15(),
      .id_16(1),
      .id_17(id_12),
      .id_18(id_6)
  );
  wire id_20;
  wire id_21;
  id_22(
      .id_0(id_16), .id_1(1'h0), .id_2(1)
  );
  wire id_23;
  always @(posedge 1 or negedge id_18 == id_18) id_16 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    id_1 += 1;
    $display;
  end
  logic [7:0] id_7;
  module_0(
      id_1, id_6, id_6, id_3, id_6, id_1, id_2, id_2, id_1, id_6, id_1, id_5, id_5, id_1, id_2
  );
  assign id_7[1] = 1;
endmodule
