# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Dec 5 2021 15:33:51

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP1K
Derating factors (Best:Typical:Worst) :-  ( 0.657424 : 0.85 : 1.03182 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for counter|CLK_27mhz
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (counter|CLK_27mhz:R vs. counter|CLK_27mhz:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: clk_2Hz
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: clk_2Hz
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: counter|CLK_27mhz  | Frequency: 77.35 MHz  | Target: 114.03 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
counter|CLK_27mhz  counter|CLK_27mhz  8770             -4159       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
clk_2Hz    CLK_27mhz   12337         counter|CLK_27mhz:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
clk_2Hz    CLK_27mhz   11801                 counter|CLK_27mhz:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for counter|CLK_27mhz
***********************************************
Clock: counter|CLK_27mhz
Frequency: 77.35 MHz | Target: 114.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_31_LC_6_16_6/ce
Capture Clock    : counter_3_31_LC_6_16_6/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_31_LC_6_16_6/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (counter|CLK_27mhz:R vs. counter|CLK_27mhz:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_31_LC_6_16_6/ce
Capture Clock    : counter_3_31_LC_6_16_6/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_31_LC_6_16_6/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

   6.2.1::Path details for port: clk_2Hz
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_2Hz
Clock Port         : CLK_27mhz
Clock Reference    : counter|CLK_27mhz:R
Clock to Out Delay : 12337


Launch Clock Path Delay        3263
+ Clock To Q Delay              794
+ Data Path Delay              8279
---------------------------- ------
Clock To Out Delay            12337

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_27mhz                                               counter                    0      0                  RISE  1       
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2072   2582               RISE  1       
I__914/I                                                gio2CtrlBuf                0      2582               RISE  1       
I__914/O                                                gio2CtrlBuf                0      2582               RISE  1       
I__915/I                                                GlobalMux                  0      2582               RISE  1       
I__915/O                                                GlobalMux                  227    2809               RISE  1       
I__929/I                                                ClkMux                     0      2809               RISE  1       
I__929/O                                                ClkMux                     454    3263               RISE  1       
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000  0      3263               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_2HzZ0_LC_5_12_4/lcout          LogicCell40_SEQ_MODE_1000  794    4058               FALL  2       
I__631/I                           Odrv12                     0      4058               FALL  1       
I__631/O                           Odrv12                     794    4852               FALL  1       
I__633/I                           Sp12to4                    0      4852               FALL  1       
I__633/O                           Sp12to4                    660    5512               FALL  1       
I__634/I                           Span4Mux_h                 0      5512               FALL  1       
I__634/O                           Span4Mux_h                 464    5977               FALL  1       
I__635/I                           Span4Mux_s0_h              0      5977               FALL  1       
I__635/O                           Span4Mux_s0_h              206    6183               FALL  1       
I__636/I                           LocalMux                   0      6183               FALL  1       
I__636/O                           LocalMux                   454    6637               FALL  1       
I__637/I                           IoInMux                    0      6637               FALL  1       
I__637/O                           IoInMux                    320    6957               FALL  1       
clk_2Hz_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6957               FALL  1       
clk_2Hz_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3291   10249              FALL  1       
clk_2Hz_obuf_iopad/DIN             IO_PAD                     0      10249              FALL  1       
clk_2Hz_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12337              FALL  1       
clk_2Hz                            counter                    0      12337              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: clk_2Hz   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_2Hz
Clock Port         : CLK_27mhz
Clock Reference    : counter|CLK_27mhz:R
Clock to Out Delay : 11801


Launch Clock Path Delay        3263
+ Clock To Q Delay              794
+ Data Path Delay              7743
---------------------------- ------
Clock To Out Delay            11801

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_27mhz                                               counter                    0      0                  RISE  1       
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2072   2582               RISE  1       
I__914/I                                                gio2CtrlBuf                0      2582               RISE  1       
I__914/O                                                gio2CtrlBuf                0      2582               RISE  1       
I__915/I                                                GlobalMux                  0      2582               RISE  1       
I__915/O                                                GlobalMux                  227    2809               RISE  1       
I__929/I                                                ClkMux                     0      2809               RISE  1       
I__929/O                                                ClkMux                     454    3263               RISE  1       
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000  0      3263               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_2HzZ0_LC_5_12_4/lcout          LogicCell40_SEQ_MODE_1000  794    4058               RISE  2       
I__631/I                           Odrv12                     0      4058               RISE  1       
I__631/O                           Odrv12                     722    4780               RISE  1       
I__633/I                           Sp12to4                    0      4780               RISE  1       
I__633/O                           Sp12to4                    629    5409               RISE  1       
I__634/I                           Span4Mux_h                 0      5409               RISE  1       
I__634/O                           Span4Mux_h                 444    5853               RISE  1       
I__635/I                           Span4Mux_s0_h              0      5853               RISE  1       
I__635/O                           Span4Mux_s0_h              217    6070               RISE  1       
I__636/I                           LocalMux                   0      6070               RISE  1       
I__636/O                           LocalMux                   485    6555               RISE  1       
I__637/I                           IoInMux                    0      6555               RISE  1       
I__637/O                           IoInMux                    382    6936               RISE  1       
clk_2Hz_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6936               RISE  1       
clk_2Hz_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2951   9887               RISE  1       
clk_2Hz_obuf_iopad/DIN             IO_PAD                     0      9887               RISE  1       
clk_2Hz_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   11801              RISE  1       
clk_2Hz                            counter                    0      11801              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_31_LC_6_16_6/ce
Capture Clock    : counter_3_31_LC_6_16_6/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_31_LC_6_16_6/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_24_LC_6_15_7/ce
Capture Clock    : counter_3_24_LC_6_15_7/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_24_LC_6_15_7/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_16_LC_6_14_7/ce
Capture Clock    : counter_3_16_LC_6_14_7/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_16_LC_6_14_7/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_8_LC_6_13_7/ce
Capture Clock    : counter_3_8_LC_6_13_7/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__941/I                                     CEMux                          0             15304  -4159  RISE       1
I__941/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_8_LC_6_13_7/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_7_LC_5_13_7/ce
Capture Clock    : counter_3_7_LC_5_13_7/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_7_LC_5_13_7/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_30_LC_6_16_5/ce
Capture Clock    : counter_3_30_LC_6_16_5/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_30_LC_6_16_5/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_29_LC_6_16_4/ce
Capture Clock    : counter_3_29_LC_6_16_4/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_29_LC_6_16_4/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_28_LC_6_16_3/ce
Capture Clock    : counter_3_28_LC_6_16_3/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_28_LC_6_16_3/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_27_LC_6_16_2/ce
Capture Clock    : counter_3_27_LC_6_16_2/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_27_LC_6_16_2/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_26_LC_6_16_1/ce
Capture Clock    : counter_3_26_LC_6_16_1/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_26_LC_6_16_1/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_25_LC_6_16_0/ce
Capture Clock    : counter_3_25_LC_6_16_0/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__938/I                                     CEMux                          0             15304  -4159  RISE       1
I__938/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_25_LC_6_16_0/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_23_LC_6_15_6/ce
Capture Clock    : counter_3_23_LC_6_15_6/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_23_LC_6_15_6/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_22_LC_6_15_5/ce
Capture Clock    : counter_3_22_LC_6_15_5/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_22_LC_6_15_5/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_21_LC_6_15_4/ce
Capture Clock    : counter_3_21_LC_6_15_4/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_21_LC_6_15_4/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_20_LC_6_15_3/ce
Capture Clock    : counter_3_20_LC_6_15_3/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_20_LC_6_15_3/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_19_LC_6_15_2/ce
Capture Clock    : counter_3_19_LC_6_15_2/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_19_LC_6_15_2/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_18_LC_6_15_1/ce
Capture Clock    : counter_3_18_LC_6_15_1/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_18_LC_6_15_1/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_17_LC_6_15_0/ce
Capture Clock    : counter_3_17_LC_6_15_0/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__939/I                                     CEMux                          0             15304  -4159  RISE       1
I__939/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_17_LC_6_15_0/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_15_LC_6_14_6/ce
Capture Clock    : counter_3_15_LC_6_14_6/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_15_LC_6_14_6/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_14_LC_6_14_5/ce
Capture Clock    : counter_3_14_LC_6_14_5/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_14_LC_6_14_5/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_13_LC_6_14_4/ce
Capture Clock    : counter_3_13_LC_6_14_4/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_13_LC_6_14_4/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_12_LC_6_14_3/ce
Capture Clock    : counter_3_12_LC_6_14_3/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_12_LC_6_14_3/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_11_LC_6_14_2/ce
Capture Clock    : counter_3_11_LC_6_14_2/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_11_LC_6_14_2/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_10_LC_6_14_1/ce
Capture Clock    : counter_3_10_LC_6_14_1/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_10_LC_6_14_1/ce                    LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_9_LC_6_14_0/ce
Capture Clock    : counter_3_9_LC_6_14_0/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__940/I                                     CEMux                          0             15304  -4159  RISE       1
I__940/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_9_LC_6_14_0/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_2_LC_6_13_1/ce
Capture Clock    : counter_3_2_LC_6_13_1/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__941/I                                     CEMux                          0             15304  -4159  RISE       1
I__941/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_2_LC_6_13_1/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_4_LC_5_13_5/ce
Capture Clock    : counter_3_4_LC_5_13_5/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_4_LC_5_13_5/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_6_LC_5_13_4/ce
Capture Clock    : counter_3_6_LC_5_13_4/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_6_LC_5_13_4/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_1_LC_5_13_3/ce
Capture Clock    : counter_3_1_LC_5_13_3/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_1_LC_5_13_3/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_0_LC_5_13_2/ce
Capture Clock    : counter_3_0_LC_5_13_2/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_0_LC_5_13_2/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_3_LC_5_13_1/ce
Capture Clock    : counter_3_3_LC_5_13_1/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_3_LC_5_13_1/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_3_5_LC_5_13_0/ce
Capture Clock    : counter_3_5_LC_5_13_0/clk
Setup Constraint : 8770p
Path slack       : -4159p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                   12134
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       16192
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__848/I                                     Odrv4                          0             10713  -4159  RISE       1
I__848/O                                     Odrv4                        516             11229  -4159  RISE       1
I__851/I                                     Span4Mux_h                     0             11229  -4159  RISE       1
I__851/O                                     Span4Mux_h                   444             11672  -4159  RISE       1
I__855/I                                     Span4Mux_s1_v                  0             11672  -4159  RISE       1
I__855/O                                     Span4Mux_s1_v                299             11972  -4159  RISE       1
I__861/I                                     LocalMux                       0             11972  -4159  RISE       1
I__861/O                                     LocalMux                     485             12457  -4159  RISE       1
I__866/I                                     InMux                          0             12457  -4159  RISE       1
I__866/O                                     InMux                        382             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/in3               LogicCell40_SEQ_MODE_0000      0             12838  -4159  RISE       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    464             13303  -4159  RISE       1
I__846/I                                     LocalMux                       0             13303  -4159  RISE       1
I__846/O                                     LocalMux                     485             13788  -4159  RISE       1
I__847/I                                     IoInMux                        0             13788  -4159  RISE       1
I__847/O                                     IoInMux                      382             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             14169  -4159  RISE       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             15077  -4159  RISE      32
I__936/I                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__936/O                                     gio2CtrlBuf                    0             15077  -4159  RISE       1
I__937/I                                     GlobalMux                      0             15077  -4159  RISE       1
I__937/O                                     GlobalMux                    227             15304  -4159  RISE       1
I__942/I                                     CEMux                          0             15304  -4159  RISE       1
I__942/O                                     CEMux                        887             16192  -4159  RISE       1
counter_3_5_LC_5_13_0/ce                     LogicCell40_SEQ_MODE_1000      0             16192  -4159  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_3_LC_1_9_2/ce
Capture Clock    : counter_2_3_LC_1_9_2/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__471/I                                     CEMux                          0             12787  -1641  RISE       1
I__471/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_3_LC_1_9_2/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_16_LC_1_10_7/ce
Capture Clock    : counter_2_16_LC_1_10_7/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_16_LC_1_10_7/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_24_LC_1_11_7/ce
Capture Clock    : counter_2_24_LC_1_11_7/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_24_LC_1_11_7/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_7_LC_2_10_7/ce
Capture Clock    : counter_2_7_LC_2_10_7/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__474/I                                     CEMux                          0             12787  -1641  RISE       1
I__474/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_7_LC_2_10_7/ce                     LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_1_LC_2_8_6/ce
Capture Clock    : counter_2_1_LC_2_8_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__475/I                                     CEMux                          0             12787  -1641  RISE       1
I__475/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_1_LC_2_8_6/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_31_LC_1_12_6/ce
Capture Clock    : counter_2_31_LC_1_12_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_31_LC_1_12_6/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_4_LC_5_9_6/ce
Capture Clock    : counter_2_4_LC_5_9_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__477/I                                     CEMux                          0             12787  -1641  RISE       1
I__477/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_4_LC_5_9_6/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_5_LC_5_9_5/ce
Capture Clock    : counter_2_5_LC_5_9_5/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__477/I                                     CEMux                          0             12787  -1641  RISE       1
I__477/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_5_LC_5_9_5/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_2_LC_5_9_3/ce
Capture Clock    : counter_2_2_LC_5_9_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__477/I                                     CEMux                          0             12787  -1641  RISE       1
I__477/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_2_LC_5_9_3/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_6_LC_2_10_6/ce
Capture Clock    : counter_2_6_LC_2_10_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__474/I                                     CEMux                          0             12787  -1641  RISE       1
I__474/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_6_LC_2_10_6/ce                     LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_8_LC_2_10_3/ce
Capture Clock    : counter_2_8_LC_2_10_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__474/I                                     CEMux                          0             12787  -1641  RISE       1
I__474/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_8_LC_2_10_3/ce                     LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_0_LC_2_8_3/ce
Capture Clock    : counter_2_0_LC_2_8_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__475/I                                     CEMux                          0             12787  -1641  RISE       1
I__475/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_0_LC_2_8_3/ce                      LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_30_LC_1_12_5/ce
Capture Clock    : counter_2_30_LC_1_12_5/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_30_LC_1_12_5/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_29_LC_1_12_4/ce
Capture Clock    : counter_2_29_LC_1_12_4/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_29_LC_1_12_4/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_28_LC_1_12_3/ce
Capture Clock    : counter_2_28_LC_1_12_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_28_LC_1_12_3/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_27_LC_1_12_2/ce
Capture Clock    : counter_2_27_LC_1_12_2/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_27_LC_1_12_2/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_26_LC_1_12_1/ce
Capture Clock    : counter_2_26_LC_1_12_1/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_26_LC_1_12_1/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_25_LC_1_12_0/ce
Capture Clock    : counter_2_25_LC_1_12_0/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__476/I                                     CEMux                          0             12787  -1641  RISE       1
I__476/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_25_LC_1_12_0/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_23_LC_1_11_6/ce
Capture Clock    : counter_2_23_LC_1_11_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_23_LC_1_11_6/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_22_LC_1_11_5/ce
Capture Clock    : counter_2_22_LC_1_11_5/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_22_LC_1_11_5/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_21_LC_1_11_4/ce
Capture Clock    : counter_2_21_LC_1_11_4/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_21_LC_1_11_4/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_20_LC_1_11_3/ce
Capture Clock    : counter_2_20_LC_1_11_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_20_LC_1_11_3/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_19_LC_1_11_2/ce
Capture Clock    : counter_2_19_LC_1_11_2/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_19_LC_1_11_2/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_18_LC_1_11_1/ce
Capture Clock    : counter_2_18_LC_1_11_1/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_18_LC_1_11_1/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_17_LC_1_11_0/ce
Capture Clock    : counter_2_17_LC_1_11_0/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__473/I                                     CEMux                          0             12787  -1641  RISE       1
I__473/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_17_LC_1_11_0/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_15_LC_1_10_6/ce
Capture Clock    : counter_2_15_LC_1_10_6/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_15_LC_1_10_6/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_14_LC_1_10_5/ce
Capture Clock    : counter_2_14_LC_1_10_5/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_14_LC_1_10_5/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_13_LC_1_10_4/ce
Capture Clock    : counter_2_13_LC_1_10_4/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_13_LC_1_10_4/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_12_LC_1_10_3/ce
Capture Clock    : counter_2_12_LC_1_10_3/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_12_LC_1_10_3/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_11_LC_1_10_2/ce
Capture Clock    : counter_2_11_LC_1_10_2/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_11_LC_1_10_2/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_10_LC_1_10_1/ce
Capture Clock    : counter_2_10_LC_1_10_1/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_10_LC_1_10_1/ce                    LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_2_9_LC_1_10_0/ce
Capture Clock    : counter_2_9_LC_1_10_0/clk
Setup Constraint : 8770p
Path slack       : -1641p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12033

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    9616
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13674
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/ltout  LogicCell40_SEQ_MODE_0000    402              9165  -1641  FALL       1
I__681/I                                     CascadeMux                     0              9165  -1641  FALL       1
I__681/O                                     CascadeMux                     0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in2               LogicCell40_SEQ_MODE_0000      0              9165  -1641  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    557              9722  -1641  RISE       1
I__677/I                                     Odrv12                         0              9722  -1641  RISE       1
I__677/O                                     Odrv12                       722             10445  -1641  RISE       1
I__678/I                                     Span12Mux_s5_h                 0             10445  -1641  RISE       1
I__678/O                                     Span12Mux_s5_h               340             10785  -1641  RISE       1
I__679/I                                     LocalMux                       0             10785  -1641  RISE       1
I__679/O                                     LocalMux                     485             11270  -1641  RISE       1
I__680/I                                     IoInMux                        0             11270  -1641  RISE       1
I__680/O                                     IoInMux                      382             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11652  -1641  RISE       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       908             12560  -1641  RISE      32
I__469/I                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__469/O                                     gio2CtrlBuf                    0             12560  -1641  RISE       1
I__470/I                                     GlobalMux                      0             12560  -1641  RISE       1
I__470/O                                     GlobalMux                    227             12787  -1641  RISE       1
I__472/I                                     CEMux                          0             12787  -1641  RISE       1
I__472/O                                     CEMux                        887             13674  -1641  RISE       1
counter_2_9_LC_1_10_0/ce                     LogicCell40_SEQ_MODE_1000      0             13674  -1641  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in3
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Setup Constraint : 8770p
Path slack       : -1424p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8997
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       13055
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__852/I                                     Span4Mux_h                     0             11229  -1424  RISE       1
I__852/O                                     Span4Mux_h                   444             11672  -1424  RISE       1
I__857/I                                     Span4Mux_v                     0             11672  -1424  RISE       1
I__857/O                                     Span4Mux_v                   516             12188  -1424  RISE       1
I__865/I                                     LocalMux                       0             12188  -1424  RISE       1
I__865/O                                     LocalMux                     485             12673  -1424  RISE       1
I__867/I                                     InMux                          0             12673  -1424  RISE       1
I__867/O                                     InMux                        382             13055  -1424  RISE       1
clk_2HzZ0_LC_5_12_4/in3                      LogicCell40_SEQ_MODE_1000      0             13055  -1424  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_4_LC_5_9_6/in0
Capture Clock    : counter_2_4_LC_5_9_6/clk
Setup Constraint : 8770p
Path slack       : -1197p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8481
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12539
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__852/I                                     Span4Mux_h                     0             11229  -1424  RISE       1
I__852/O                                     Span4Mux_h                   444             11672  -1424  RISE       1
I__856/I                                     LocalMux                       0             11672  -1197  RISE       1
I__856/O                                     LocalMux                     485             12157  -1197  RISE       1
I__862/I                                     InMux                          0             12157  -1197  RISE       1
I__862/O                                     InMux                        382             12539  -1197  RISE       1
counter_2_4_LC_5_9_6/in0                     LogicCell40_SEQ_MODE_1000      0             12539  -1197  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_2_LC_5_9_3/in1
Capture Clock    : counter_2_2_LC_5_9_3/clk
Setup Constraint : 8770p
Path slack       : -1094p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8481
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12539
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__852/I                                     Span4Mux_h                     0             11229  -1424  RISE       1
I__852/O                                     Span4Mux_h                   444             11672  -1424  RISE       1
I__856/I                                     LocalMux                       0             11672  -1197  RISE       1
I__856/O                                     LocalMux                     485             12157  -1197  RISE       1
I__863/I                                     InMux                          0             12157  -1094  RISE       1
I__863/O                                     InMux                        382             12539  -1094  RISE       1
counter_2_2_LC_5_9_3/in1                     LogicCell40_SEQ_MODE_1000      0             12539  -1094  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_5_LC_5_9_5/in3
Capture Clock    : counter_2_5_LC_5_9_5/clk
Setup Constraint : 8770p
Path slack       : -908p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8481
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12539
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__852/I                                     Span4Mux_h                     0             11229  -1424  RISE       1
I__852/O                                     Span4Mux_h                   444             11672  -1424  RISE       1
I__856/I                                     LocalMux                       0             11672  -1197  RISE       1
I__856/O                                     LocalMux                     485             12157  -1197  RISE       1
I__864/I                                     InMux                          0             12157   -908  RISE       1
I__864/O                                     InMux                        382             12539   -908  RISE       1
counter_2_5_LC_5_9_5/in3                     LogicCell40_SEQ_MODE_1000      0             12539   -908  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_31_LC_1_12_6/in3
Capture Clock    : counter_2_31_LC_1_12_6/clk
Setup Constraint : 8770p
Path slack       : -846p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8419
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12477
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
counter_2_26_LC_1_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             11167   -847  RISE       1
counter_2_26_LC_1_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             11353   -847  RISE       2
counter_2_27_LC_1_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             11353   -847  RISE       1
counter_2_27_LC_1_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11538   -847  RISE       2
counter_2_28_LC_1_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11538   -847  RISE       1
counter_2_28_LC_1_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11724   -847  RISE       2
counter_2_29_LC_1_12_4/carryin                   LogicCell40_SEQ_MODE_1000      0             11724   -847  RISE       1
counter_2_29_LC_1_12_4/carryout                  LogicCell40_SEQ_MODE_1000    186             11910   -847  RISE       2
counter_2_30_LC_1_12_5/carryin                   LogicCell40_SEQ_MODE_1000      0             11910   -847  RISE       1
counter_2_30_LC_1_12_5/carryout                  LogicCell40_SEQ_MODE_1000    186             12095   -847  RISE       1
I__216/I                                         InMux                          0             12095   -847  RISE       1
I__216/O                                         InMux                        382             12477   -847  RISE       1
counter_2_31_LC_1_12_6/in3                       LogicCell40_SEQ_MODE_1000      0             12477   -847  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_7_LC_2_10_7/in0
Capture Clock    : counter_2_7_LC_2_10_7/clk
Setup Constraint : 8770p
Path slack       : -753p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8037
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12095
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__853/I                                     LocalMux                       0             11229   -754  RISE       1
I__853/O                                     LocalMux                     485             11714   -754  RISE       1
I__858/I                                     InMux                          0             11714   -754  RISE       1
I__858/O                                     InMux                        382             12095   -754  RISE       1
counter_2_7_LC_2_10_7/in0                    LogicCell40_SEQ_MODE_1000      0             12095   -754  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_8_LC_2_10_3/in0
Capture Clock    : counter_2_8_LC_2_10_3/clk
Setup Constraint : 8770p
Path slack       : -753p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8037
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12095
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__853/I                                     LocalMux                       0             11229   -754  RISE       1
I__853/O                                     LocalMux                     485             11714   -754  RISE       1
I__859/I                                     InMux                          0             11714   -754  RISE       1
I__859/O                                     InMux                        382             12095   -754  RISE       1
counter_2_8_LC_2_10_3/in0                    LogicCell40_SEQ_MODE_1000      0             12095   -754  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_30_LC_1_12_5/in3
Capture Clock    : counter_2_30_LC_1_12_5/clk
Setup Constraint : 8770p
Path slack       : -661p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8234
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12292
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
counter_2_26_LC_1_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             11167   -847  RISE       1
counter_2_26_LC_1_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             11353   -847  RISE       2
counter_2_27_LC_1_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             11353   -847  RISE       1
counter_2_27_LC_1_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11538   -847  RISE       2
counter_2_28_LC_1_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11538   -847  RISE       1
counter_2_28_LC_1_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11724   -847  RISE       2
counter_2_29_LC_1_12_4/carryin                   LogicCell40_SEQ_MODE_1000      0             11724   -847  RISE       1
counter_2_29_LC_1_12_4/carryout                  LogicCell40_SEQ_MODE_1000    186             11910   -847  RISE       2
I__217/I                                         InMux                          0             11910   -661  RISE       1
I__217/O                                         InMux                        382             12292   -661  RISE       1
counter_2_30_LC_1_12_5/in3                       LogicCell40_SEQ_MODE_1000      0             12292   -661  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_29_LC_1_12_4/in3
Capture Clock    : counter_2_29_LC_1_12_4/clk
Setup Constraint : 8770p
Path slack       : -475p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8048
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12106
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
counter_2_26_LC_1_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             11167   -847  RISE       1
counter_2_26_LC_1_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             11353   -847  RISE       2
counter_2_27_LC_1_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             11353   -847  RISE       1
counter_2_27_LC_1_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11538   -847  RISE       2
counter_2_28_LC_1_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11538   -847  RISE       1
counter_2_28_LC_1_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11724   -847  RISE       2
I__218/I                                         InMux                          0             11724   -475  RISE       1
I__218/O                                         InMux                        382             12106   -475  RISE       1
counter_2_29_LC_1_12_4/in3                       LogicCell40_SEQ_MODE_1000      0             12106   -475  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_6_LC_2_10_6/in3
Capture Clock    : counter_2_6_LC_2_10_6/clk
Setup Constraint : 8770p
Path slack       : -464p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8037
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12095
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__849/I                                     Odrv4                          0             10713  -1424  RISE       1
I__849/O                                     Odrv4                        516             11229  -1424  RISE       1
I__853/I                                     LocalMux                       0             11229   -754  RISE       1
I__853/O                                     LocalMux                     485             11714   -754  RISE       1
I__860/I                                     InMux                          0             11714   -465  RISE       1
I__860/O                                     InMux                        382             12095   -465  RISE       1
counter_2_6_LC_2_10_6/in3                    LogicCell40_SEQ_MODE_1000      0             12095   -465  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_31_LC_6_16_6/in3
Capture Clock    : counter_3_31_LC_6_16_6/clk
Setup Constraint : 8770p
Path slack       : -310p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7883
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11941
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_3_26_LC_6_16_1/carryin                    LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_3_26_LC_6_16_1/carryout                   LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_3_27_LC_6_16_2/carryin                    LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_3_27_LC_6_16_2/carryout                   LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_3_28_LC_6_16_3/carryin                    LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_3_28_LC_6_16_3/carryout                   LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
counter_3_29_LC_6_16_4/carryin                    LogicCell40_SEQ_MODE_1000      0             11187   -310  RISE       1
counter_3_29_LC_6_16_4/carryout                   LogicCell40_SEQ_MODE_1000    186             11373   -310  RISE       2
counter_3_30_LC_6_16_5/carryin                    LogicCell40_SEQ_MODE_1000      0             11373   -310  RISE       1
counter_3_30_LC_6_16_5/carryout                   LogicCell40_SEQ_MODE_1000    186             11559   -310  RISE       1
I__948/I                                          InMux                          0             11559   -310  RISE       1
I__948/O                                          InMux                        382             11941   -310  RISE       1
counter_3_31_LC_6_16_6/in3                        LogicCell40_SEQ_MODE_1000      0             11941   -310  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_31_LC_4_12_6/in3
Capture Clock    : counter_1_31_LC_4_12_6/clk
Setup Constraint : 8770p
Path slack       : -310p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7883
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11941
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_1_26_LC_4_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_1_26_LC_4_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_1_27_LC_4_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_1_27_LC_4_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_1_28_LC_4_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_1_28_LC_4_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
counter_1_29_LC_4_12_4/carryin                   LogicCell40_SEQ_MODE_1000      0             11187   -310  RISE       1
counter_1_29_LC_4_12_4/carryout                  LogicCell40_SEQ_MODE_1000    186             11373   -310  RISE       2
counter_1_30_LC_4_12_5/carryin                   LogicCell40_SEQ_MODE_1000      0             11373   -310  RISE       1
counter_1_30_LC_4_12_5/carryout                  LogicCell40_SEQ_MODE_1000    186             11559   -310  RISE       1
I__406/I                                         InMux                          0             11559   -310  RISE       1
I__406/O                                         InMux                        382             11941   -310  RISE       1
counter_1_31_LC_4_12_6/in3                       LogicCell40_SEQ_MODE_1000      0             11941   -310  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_28_LC_1_12_3/in3
Capture Clock    : counter_2_28_LC_1_12_3/clk
Setup Constraint : 8770p
Path slack       : -289p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7862
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11920
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
counter_2_26_LC_1_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             11167   -847  RISE       1
counter_2_26_LC_1_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             11353   -847  RISE       2
counter_2_27_LC_1_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             11353   -847  RISE       1
counter_2_27_LC_1_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11538   -847  RISE       2
I__219/I                                         InMux                          0             11538   -289  RISE       1
I__219/O                                         InMux                        382             11920   -289  RISE       1
counter_2_28_LC_1_12_3/in3                       LogicCell40_SEQ_MODE_1000      0             11920   -289  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : clk_1Khz_LC_2_14_7/in1
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Setup Constraint : 8770p
Path slack       : -135p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7522
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11580
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__575/I                                     Odrv12                         0              4058  -4159  RISE       1
I__575/O                                     Odrv12                       722              4780  -4159  RISE       1
I__578/I                                     LocalMux                       0              4780  -4159  RISE       1
I__578/O                                     LocalMux                     485              5265  -4159  RISE       1
I__581/I                                     InMux                          0              5265  -4159  RISE       1
I__581/O                                     InMux                        382              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/in3          LogicCell40_SEQ_MODE_0000      0              5647  -4159  RISE       1
un4_counter_2_0_c_RNO_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_0000    464              6111  -4159  RISE       1
I__570/I                                     Odrv4                          0              6111  -4159  RISE       1
I__570/O                                     Odrv4                        516              6627  -4159  RISE       1
I__571/I                                     Span4Mux_h                     0              6627  -4159  RISE       1
I__571/O                                     Span4Mux_h                   444              7071  -4159  RISE       1
I__572/I                                     LocalMux                       0              7071  -4159  RISE       1
I__572/O                                     LocalMux                     485              7555  -4159  RISE       1
I__573/I                                     InMux                          0              7555  -4159  RISE       1
I__573/O                                     InMux                        382              7937  -4159  RISE       1
I__574/I                                     CascadeMux                     0              7937  -4159  RISE       1
I__574/O                                     CascadeMux                     0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/in2              LogicCell40_SEQ_MODE_0000      0              7937  -4159  RISE       1
un4_counter_2_0_c_LC_2_12_0/carryout         LogicCell40_SEQ_MODE_0000    340              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryin          LogicCell40_SEQ_MODE_0000      0              8278  -4159  RISE       1
un4_counter_2_1_c_LC_2_12_1/carryout         LogicCell40_SEQ_MODE_0000    186              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryin          LogicCell40_SEQ_MODE_0000      0              8463  -4159  RISE       1
un4_counter_2_2_c_LC_2_12_2/carryout         LogicCell40_SEQ_MODE_0000    186              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryin          LogicCell40_SEQ_MODE_0000      0              8649  -4159  RISE       1
un4_counter_2_3_c_LC_2_12_3/carryout         LogicCell40_SEQ_MODE_0000    186              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryin          LogicCell40_SEQ_MODE_0000      0              8835  -4159  RISE       1
un4_counter_2_4_c_LC_2_12_4/carryout         LogicCell40_SEQ_MODE_0000    186              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryin          LogicCell40_SEQ_MODE_0000      0              9021  -4159  RISE       1
un4_counter_2_5_c_LC_2_12_5/carryout         LogicCell40_SEQ_MODE_0000    186              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryin          LogicCell40_SEQ_MODE_0000      0              9206  -4159  RISE       1
un4_counter_2_6_c_LC_2_12_6/carryout         LogicCell40_SEQ_MODE_0000    186              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryin          LogicCell40_SEQ_MODE_0000      0              9392  -4159  RISE       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    186              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              9578  -4159  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             289              9867  -4159  RISE       1
I__378/I                                     InMux                          0              9867  -4159  RISE       1
I__378/O                                     InMux                        382             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0             10249  -4159  RISE       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    464             10713  -4159  RISE       9
I__850/I                                     LocalMux                       0             10713   -135  RISE       1
I__850/O                                     LocalMux                     485             11198   -135  RISE       1
I__854/I                                     InMux                          0             11198   -135  RISE       1
I__854/O                                     InMux                        382             11580   -135  RISE       1
clk_1Khz_LC_2_14_7/in1                       LogicCell40_SEQ_MODE_1000      0             11580   -135  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_30_LC_4_12_5/in3
Capture Clock    : counter_1_30_LC_4_12_5/clk
Setup Constraint : 8770p
Path slack       : -124p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7697
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11755
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_1_26_LC_4_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_1_26_LC_4_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_1_27_LC_4_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_1_27_LC_4_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_1_28_LC_4_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_1_28_LC_4_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
counter_1_29_LC_4_12_4/carryin                   LogicCell40_SEQ_MODE_1000      0             11187   -310  RISE       1
counter_1_29_LC_4_12_4/carryout                  LogicCell40_SEQ_MODE_1000    186             11373   -310  RISE       2
I__407/I                                         InMux                          0             11373   -124  RISE       1
I__407/O                                         InMux                        382             11755   -124  RISE       1
counter_1_30_LC_4_12_5/in3                       LogicCell40_SEQ_MODE_1000      0             11755   -124  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_30_LC_6_16_5/in3
Capture Clock    : counter_3_30_LC_6_16_5/clk
Setup Constraint : 8770p
Path slack       : -124p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7697
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11755
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_3_26_LC_6_16_1/carryin                    LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_3_26_LC_6_16_1/carryout                   LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_3_27_LC_6_16_2/carryin                    LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_3_27_LC_6_16_2/carryout                   LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_3_28_LC_6_16_3/carryin                    LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_3_28_LC_6_16_3/carryout                   LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
counter_3_29_LC_6_16_4/carryin                    LogicCell40_SEQ_MODE_1000      0             11187   -310  RISE       1
counter_3_29_LC_6_16_4/carryout                   LogicCell40_SEQ_MODE_1000    186             11373   -310  RISE       2
I__949/I                                          InMux                          0             11373   -124  RISE       1
I__949/O                                          InMux                        382             11755   -124  RISE       1
counter_3_30_LC_6_16_5/in3                        LogicCell40_SEQ_MODE_1000      0             11755   -124  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_27_LC_1_12_2/in3
Capture Clock    : counter_2_27_LC_1_12_2/clk
Setup Constraint : 8770p
Path slack       : -103p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7676
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11734
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
counter_2_26_LC_1_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             11167   -847  RISE       1
counter_2_26_LC_1_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             11353   -847  RISE       2
I__220/I                                         InMux                          0             11353   -104  RISE       1
I__220/O                                         InMux                        382             11734   -104  RISE       1
counter_2_27_LC_1_12_2/in3                       LogicCell40_SEQ_MODE_1000      0             11734   -104  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_29_LC_4_12_4/in3
Capture Clock    : counter_1_29_LC_4_12_4/clk
Setup Constraint : 8770p
Path slack       : 62p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7511
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11569
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_1_26_LC_4_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_1_26_LC_4_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_1_27_LC_4_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_1_27_LC_4_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_1_28_LC_4_12_3/carryin                   LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_1_28_LC_4_12_3/carryout                  LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
I__408/I                                         InMux                          0             11187     61  RISE       1
I__408/O                                         InMux                        382             11569     61  RISE       1
counter_1_29_LC_4_12_4/in3                       LogicCell40_SEQ_MODE_1000      0             11569     61  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_29_LC_6_16_4/in3
Capture Clock    : counter_3_29_LC_6_16_4/clk
Setup Constraint : 8770p
Path slack       : 62p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7511
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11569
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_3_26_LC_6_16_1/carryin                    LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_3_26_LC_6_16_1/carryout                   LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_3_27_LC_6_16_2/carryin                    LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_3_27_LC_6_16_2/carryout                   LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
counter_3_28_LC_6_16_3/carryin                    LogicCell40_SEQ_MODE_1000      0             11002   -310  RISE       1
counter_3_28_LC_6_16_3/carryout                   LogicCell40_SEQ_MODE_1000    186             11187   -310  RISE       2
I__954/I                                          InMux                          0             11187     61  RISE       1
I__954/O                                          InMux                        382             11569     61  RISE       1
counter_3_29_LC_6_16_4/in3                        LogicCell40_SEQ_MODE_1000      0             11569     61  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_26_LC_1_12_1/in3
Capture Clock    : counter_2_26_LC_1_12_1/clk
Setup Constraint : 8770p
Path slack       : 82p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7491
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11549
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
counter_2_25_LC_1_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10981   -847  RISE       1
counter_2_25_LC_1_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             11167   -847  RISE       2
I__221/I                                         InMux                          0             11167     82  RISE       1
I__221/O                                         InMux                        382             11549     82  RISE       1
counter_2_26_LC_1_12_1/in3                       LogicCell40_SEQ_MODE_1000      0             11549     82  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_28_LC_4_12_3/in3
Capture Clock    : counter_1_28_LC_4_12_3/clk
Setup Constraint : 8770p
Path slack       : 247p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7326
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11384
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_1_26_LC_4_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_1_26_LC_4_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_1_27_LC_4_12_2/carryin                   LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_1_27_LC_4_12_2/carryout                  LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
I__409/I                                         InMux                          0             11002    247  RISE       1
I__409/O                                         InMux                        382             11384    247  RISE       1
counter_1_28_LC_4_12_3/in3                       LogicCell40_SEQ_MODE_1000      0             11384    247  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_28_LC_6_16_3/in3
Capture Clock    : counter_3_28_LC_6_16_3/clk
Setup Constraint : 8770p
Path slack       : 247p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7326
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11384
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_3_26_LC_6_16_1/carryin                    LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_3_26_LC_6_16_1/carryout                   LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
counter_3_27_LC_6_16_2/carryin                    LogicCell40_SEQ_MODE_1000      0             10816   -310  RISE       1
counter_3_27_LC_6_16_2/carryout                   LogicCell40_SEQ_MODE_1000    186             11002   -310  RISE       2
I__959/I                                          InMux                          0             11002    247  RISE       1
I__959/O                                          InMux                        382             11384    247  RISE       1
counter_3_28_LC_6_16_3/in3                        LogicCell40_SEQ_MODE_1000      0             11384    247  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_25_LC_1_12_0/in3
Capture Clock    : counter_2_25_LC_1_12_0/clk
Setup Constraint : 8770p
Path slack       : 268p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7305
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11363
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
counter_2_24_LC_1_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0             10506   -847  RISE       1
counter_2_24_LC_1_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10692   -847  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10981   -847  RISE       2
I__222/I                                         InMux                          0             10981    268  RISE       1
I__222/O                                         InMux                        382             11363    268  RISE       1
counter_2_25_LC_1_12_0/in3                       LogicCell40_SEQ_MODE_1000      0             11363    268  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_27_LC_4_12_2/in3
Capture Clock    : counter_1_27_LC_4_12_2/clk
Setup Constraint : 8770p
Path slack       : 433p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7140
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11198
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_1_26_LC_4_12_1/carryin                   LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_1_26_LC_4_12_1/carryout                  LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
I__410/I                                         InMux                          0             10816    433  RISE       1
I__410/O                                         InMux                        382             11198    433  RISE       1
counter_1_27_LC_4_12_2/in3                       LogicCell40_SEQ_MODE_1000      0             11198    433  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_27_LC_6_16_2/in3
Capture Clock    : counter_3_27_LC_6_16_2/clk
Setup Constraint : 8770p
Path slack       : 433p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    7140
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11198
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
counter_3_26_LC_6_16_1/carryin                    LogicCell40_SEQ_MODE_1000      0             10630   -310  RISE       1
counter_3_26_LC_6_16_1/carryout                   LogicCell40_SEQ_MODE_1000    186             10816   -310  RISE       2
I__964/I                                          InMux                          0             10816    433  RISE       1
I__964/O                                          InMux                        382             11198    433  RISE       1
counter_3_27_LC_6_16_2/in3                        LogicCell40_SEQ_MODE_1000      0             11198    433  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : clk_1Khz_LC_2_14_7/in3
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Setup Constraint : 8770p
Path slack       : 578p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6995
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11053
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__869/I                                     Odrv4                          0              9227    577  RISE       1
I__869/O                                     Odrv4                        516              9743    577  RISE       1
I__874/I                                     Span4Mux_h                     0              9743    577  RISE       1
I__874/O                                     Span4Mux_h                   444             10187    577  RISE       1
I__879/I                                     LocalMux                       0             10187    577  RISE       1
I__879/O                                     LocalMux                     485             10672    577  RISE       1
I__885/I                                     InMux                          0             10672    577  RISE       1
I__885/O                                     InMux                        382             11053    577  RISE       1
clk_1Khz_LC_2_14_7/in3                       LogicCell40_SEQ_MODE_1000      0             11053    577  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_26_LC_4_12_1/in3
Capture Clock    : counter_1_26_LC_4_12_1/clk
Setup Constraint : 8770p
Path slack       : 619p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6954
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11012
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_1_25_LC_4_12_0/carryin                   LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_1_25_LC_4_12_0/carryout                  LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
I__411/I                                         InMux                          0             10630    619  RISE       1
I__411/O                                         InMux                        382             11012    619  RISE       1
counter_1_26_LC_4_12_1/in3                       LogicCell40_SEQ_MODE_1000      0             11012    619  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_26_LC_6_16_1/in3
Capture Clock    : counter_3_26_LC_6_16_1/clk
Setup Constraint : 8770p
Path slack       : 619p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6954
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11012
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
counter_3_25_LC_6_16_0/carryin                    LogicCell40_SEQ_MODE_1000      0             10445   -310  RISE       1
counter_3_25_LC_6_16_0/carryout                   LogicCell40_SEQ_MODE_1000    186             10630   -310  RISE       2
I__970/I                                          InMux                          0             10630    619  RISE       1
I__970/O                                          InMux                        382             11012    619  RISE       1
counter_3_26_LC_6_16_1/in3                        LogicCell40_SEQ_MODE_1000      0             11012    619  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_24_LC_1_11_7/in3
Capture Clock    : counter_2_24_LC_1_11_7/clk
Setup Constraint : 8770p
Path slack       : 743p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6830
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10888
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
counter_2_23_LC_1_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0             10321   -847  RISE       1
counter_2_23_LC_1_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186             10506   -847  RISE       2
I__223/I                                         InMux                          0             10506    742  RISE       1
I__223/O                                         InMux                        382             10888    742  RISE       1
counter_2_24_LC_1_11_7/in3                       LogicCell40_SEQ_MODE_1000      0             10888    742  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in1
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Setup Constraint : 8770p
Path slack       : 794p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6593
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10651
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__621/I                                     Odrv4                          0              9268    794  RISE       1
I__621/O                                     Odrv4                        516              9784    794  RISE       1
I__628/I                                     LocalMux                       0              9784    794  RISE       1
I__628/O                                     LocalMux                     485             10269    794  RISE       1
I__629/I                                     InMux                          0             10269    794  RISE       1
I__629/O                                     InMux                        382             10651    794  RISE       1
clk_2HzZ0_LC_5_12_4/in1                      LogicCell40_SEQ_MODE_1000      0             10651    794  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_25_LC_4_12_0/in3
Capture Clock    : counter_1_25_LC_4_12_0/clk
Setup Constraint : 8770p
Path slack       : 805p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6768
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10826
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_1_24_LC_4_11_7/carryin                   LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_1_24_LC_4_11_7/carryout                  LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_4_12_0_/carryinitout                  ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
I__412/I                                         InMux                          0             10445    804  RISE       1
I__412/O                                         InMux                        382             10826    804  RISE       1
counter_1_25_LC_4_12_0/in3                       LogicCell40_SEQ_MODE_1000      0             10826    804  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_25_LC_6_16_0/in3
Capture Clock    : counter_3_25_LC_6_16_0/clk
Setup Constraint : 8770p
Path slack       : 805p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6768
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10826
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
counter_3_24_LC_6_15_7/carryin                    LogicCell40_SEQ_MODE_1000      0              9970   -310  RISE       1
counter_3_24_LC_6_15_7/carryout                   LogicCell40_SEQ_MODE_1000    186             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitin                    ICE_CARRY_IN_MUX               0             10156   -310  RISE       1
IN_MUX_bfv_6_16_0_/carryinitout                   ICE_CARRY_IN_MUX             289             10445   -310  RISE       2
I__804/I                                          InMux                          0             10445    804  RISE       1
I__804/O                                          InMux                        382             10826    804  RISE       1
counter_3_25_LC_6_16_0/in3                        LogicCell40_SEQ_MODE_1000      0             10826    804  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_0_LC_5_10_4/in1
Capture Clock    : counter_1_0_LC_5_10_4/clk
Setup Constraint : 8770p
Path slack       : 835p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6552
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10610
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__870/I                                     Odrv4                          0              9227    835  RISE       1
I__870/O                                     Odrv4                        516              9743    835  RISE       1
I__875/I                                     LocalMux                       0              9743    835  RISE       1
I__875/O                                     LocalMux                     485             10228    835  RISE       1
I__880/I                                     InMux                          0             10228    835  RISE       1
I__880/O                                     InMux                        382             10610    835  RISE       1
counter_1_0_LC_5_10_4/in1                    LogicCell40_SEQ_MODE_1000      0             10610    835  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_2_LC_5_10_5/in2
Capture Clock    : counter_1_2_LC_5_10_5/clk
Setup Constraint : 8770p
Path slack       : 876p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -547
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11486

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6552
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10610
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__870/I                                     Odrv4                          0              9227    835  RISE       1
I__870/O                                     Odrv4                        516              9743    835  RISE       1
I__875/I                                     LocalMux                       0              9743    835  RISE       1
I__875/O                                     LocalMux                     485             10228    835  RISE       1
I__882/I                                     InMux                          0             10228    877  RISE       1
I__882/O                                     InMux                        382             10610    877  RISE       1
I__886/I                                     CascadeMux                     0             10610    877  RISE       1
I__886/O                                     CascadeMux                     0             10610    877  RISE       1
counter_1_2_LC_5_10_5/in2                    LogicCell40_SEQ_MODE_1000      0             10610    877  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_3_LC_5_10_1/in2
Capture Clock    : counter_1_3_LC_5_10_1/clk
Setup Constraint : 8770p
Path slack       : 876p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -547
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11486

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6552
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10610
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__870/I                                     Odrv4                          0              9227    835  RISE       1
I__870/O                                     Odrv4                        516              9743    835  RISE       1
I__875/I                                     LocalMux                       0              9743    835  RISE       1
I__875/O                                     LocalMux                     485             10228    835  RISE       1
I__883/I                                     InMux                          0             10228    877  RISE       1
I__883/O                                     InMux                        382             10610    877  RISE       1
I__887/I                                     CascadeMux                     0             10610    877  RISE       1
I__887/O                                     CascadeMux                     0             10610    877  RISE       1
counter_1_3_LC_5_10_1/in2                    LogicCell40_SEQ_MODE_1000      0             10610    877  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_23_LC_1_11_6/in3
Capture Clock    : counter_2_23_LC_1_11_6/clk
Setup Constraint : 8770p
Path slack       : 928p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6645
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10703
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
counter_2_22_LC_1_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0             10135   -847  RISE       1
counter_2_22_LC_1_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186             10321   -847  RISE       2
I__207/I                                         InMux                          0             10321    928  RISE       1
I__207/O                                         InMux                        382             10703    928  RISE       1
counter_2_23_LC_1_11_6/in3                       LogicCell40_SEQ_MODE_1000      0             10703    928  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in2
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Setup Constraint : 8770p
Path slack       : 1000p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -547
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11486

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6428
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10486
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__871/I                                     LocalMux                       0              9227   1000  RISE       1
I__871/O                                     LocalMux                     485              9712   1000  RISE       1
I__876/I                                     InMux                          0              9712   1000  RISE       1
I__876/O                                     InMux                        382             10094   1000  RISE       1
clk_2Hz_RNO_0_LC_5_12_3/in3                  LogicCell40_SEQ_MODE_0000      0             10094   1000  RISE       1
clk_2Hz_RNO_0_LC_5_12_3/ltout                LogicCell40_SEQ_MODE_0000    392             10486   1000  RISE       1
I__638/I                                     CascadeMux                     0             10486   1000  RISE       1
I__638/O                                     CascadeMux                     0             10486   1000  RISE       1
clk_2HzZ0_LC_5_12_4/in2                      LogicCell40_SEQ_MODE_1000      0             10486   1000  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_1_LC_5_10_6/in3
Capture Clock    : counter_1_1_LC_5_10_6/clk
Setup Constraint : 8770p
Path slack       : 1021p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6552
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10610
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__870/I                                     Odrv4                          0              9227    835  RISE       1
I__870/O                                     Odrv4                        516              9743    835  RISE       1
I__875/I                                     LocalMux                       0              9743    835  RISE       1
I__875/O                                     LocalMux                     485             10228    835  RISE       1
I__881/I                                     InMux                          0             10228   1021  RISE       1
I__881/O                                     InMux                        382             10610   1021  RISE       1
counter_1_1_LC_5_10_6/in3                    LogicCell40_SEQ_MODE_1000      0             10610   1021  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_22_LC_1_11_5/in3
Capture Clock    : counter_2_22_LC_1_11_5/clk
Setup Constraint : 8770p
Path slack       : 1114p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6459
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10517
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
counter_2_21_LC_1_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9949   -847  RISE       1
counter_2_21_LC_1_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186             10135   -847  RISE       2
I__208/I                                         InMux                          0             10135   1114  RISE       1
I__208/O                                         InMux                        382             10517   1114  RISE       1
counter_2_22_LC_1_11_5/in3                       LogicCell40_SEQ_MODE_1000      0             10517   1114  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_5_LC_5_13_0/in0
Capture Clock    : counter_3_5_LC_5_13_0/clk
Setup Constraint : 8770p
Path slack       : 1207p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__624/I                                     InMux                          0              9753   1207  RISE       1
I__624/O                                     InMux                        382             10135   1207  RISE       1
counter_3_5_LC_5_13_0/in0                    LogicCell40_SEQ_MODE_1000      0             10135   1207  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_6_LC_5_13_4/in0
Capture Clock    : counter_3_6_LC_5_13_4/clk
Setup Constraint : 8770p
Path slack       : 1207p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__625/I                                     InMux                          0              9753   1207  RISE       1
I__625/O                                     InMux                        382             10135   1207  RISE       1
counter_3_6_LC_5_13_4/in0                    LogicCell40_SEQ_MODE_1000      0             10135   1207  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_24_LC_4_11_7/in3
Capture Clock    : counter_1_24_LC_4_11_7/clk
Setup Constraint : 8770p
Path slack       : 1279p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6294
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10352
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_1_23_LC_4_11_6/carryin                   LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_1_23_LC_4_11_6/carryout                  LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
I__413/I                                         InMux                          0              9970   1279  RISE       1
I__413/O                                         InMux                        382             10352   1279  RISE       1
counter_1_24_LC_4_11_7/in3                       LogicCell40_SEQ_MODE_1000      0             10352   1279  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_24_LC_6_15_7/in3
Capture Clock    : counter_3_24_LC_6_15_7/clk
Setup Constraint : 8770p
Path slack       : 1279p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6294
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10352
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
counter_3_23_LC_6_15_6/carryin                    LogicCell40_SEQ_MODE_1000      0              9784   -310  RISE       1
counter_3_23_LC_6_15_6/carryout                   LogicCell40_SEQ_MODE_1000    186              9970   -310  RISE       2
I__809/I                                          InMux                          0              9970   1279  RISE       1
I__809/O                                          InMux                        382             10352   1279  RISE       1
counter_3_24_LC_6_15_7/in3                        LogicCell40_SEQ_MODE_1000      0             10352   1279  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_21_LC_1_11_4/in3
Capture Clock    : counter_2_21_LC_1_11_4/clk
Setup Constraint : 8770p
Path slack       : 1300p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6273
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10331
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
counter_2_20_LC_1_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9764   -847  RISE       1
counter_2_20_LC_1_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9949   -847  RISE       2
I__209/I                                         InMux                          0              9949   1300  RISE       1
I__209/O                                         InMux                        382             10331   1300  RISE       1
counter_2_21_LC_1_11_4/in3                       LogicCell40_SEQ_MODE_1000      0             10331   1300  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_23_LC_4_11_6/in3
Capture Clock    : counter_1_23_LC_4_11_6/clk
Setup Constraint : 8770p
Path slack       : 1465p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6108
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10166
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_1_22_LC_4_11_5/carryin                   LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_1_22_LC_4_11_5/carryout                  LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
I__414/I                                         InMux                          0              9784   1465  RISE       1
I__414/O                                         InMux                        382             10166   1465  RISE       1
counter_1_23_LC_4_11_6/in3                       LogicCell40_SEQ_MODE_1000      0             10166   1465  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_23_LC_6_15_6/in3
Capture Clock    : counter_3_23_LC_6_15_6/clk
Setup Constraint : 8770p
Path slack       : 1465p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6108
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10166
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
counter_3_22_LC_6_15_5/carryin                    LogicCell40_SEQ_MODE_1000      0              9598   -310  RISE       1
counter_3_22_LC_6_15_5/carryout                   LogicCell40_SEQ_MODE_1000    186              9784   -310  RISE       2
I__814/I                                          InMux                          0              9784   1465  RISE       1
I__814/O                                          InMux                        382             10166   1465  RISE       1
counter_3_23_LC_6_15_6/in3                        LogicCell40_SEQ_MODE_1000      0             10166   1465  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_20_LC_1_11_3/in3
Capture Clock    : counter_2_20_LC_1_11_3/clk
Setup Constraint : 8770p
Path slack       : 1486p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6087
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10145
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
counter_2_19_LC_1_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9578   -847  RISE       1
counter_2_19_LC_1_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9764   -847  RISE       2
I__210/I                                         InMux                          0              9764   1485  RISE       1
I__210/O                                         InMux                        382             10145   1485  RISE       1
counter_2_20_LC_1_11_3/in3                       LogicCell40_SEQ_MODE_1000      0             10145   1485  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_3_LC_5_13_1/in3
Capture Clock    : counter_3_3_LC_5_13_1/clk
Setup Constraint : 8770p
Path slack       : 1496p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__622/I                                     InMux                          0              9753   1496  RISE       1
I__622/O                                     InMux                        382             10135   1496  RISE       1
counter_3_3_LC_5_13_1/in3                    LogicCell40_SEQ_MODE_1000      0             10135   1496  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_4_LC_5_13_5/in3
Capture Clock    : counter_3_4_LC_5_13_5/clk
Setup Constraint : 8770p
Path slack       : 1496p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__623/I                                     InMux                          0              9753   1496  RISE       1
I__623/O                                     InMux                        382             10135   1496  RISE       1
counter_3_4_LC_5_13_5/in3                    LogicCell40_SEQ_MODE_1000      0             10135   1496  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_7_LC_5_13_7/in3
Capture Clock    : counter_3_7_LC_5_13_7/clk
Setup Constraint : 8770p
Path slack       : 1496p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__626/I                                     InMux                          0              9753   1496  RISE       1
I__626/O                                     InMux                        382             10135   1496  RISE       1
counter_3_7_LC_5_13_7/in3                    LogicCell40_SEQ_MODE_1000      0             10135   1496  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_1_LC_5_13_3/in3
Capture Clock    : counter_3_1_LC_5_13_3/clk
Setup Constraint : 8770p
Path slack       : 1496p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6077
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10135
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__742/I                                     LocalMux                       0              4058    794  RISE       1
I__742/O                                     LocalMux                     485              4543    794  RISE       1
I__745/I                                     InMux                          0              4543    794  RISE       1
I__745/O                                     InMux                        382              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/in0          LogicCell40_SEQ_MODE_0000      0              4924    794  RISE       1
un4_counter_3_0_c_RNO_LC_5_14_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585    794  RISE       1
I__660/I                                     LocalMux                       0              5585    794  RISE       1
I__660/O                                     LocalMux                     485              6070    794  RISE       1
I__661/I                                     InMux                          0              6070    794  RISE       1
I__661/O                                     InMux                        382              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/in1              LogicCell40_SEQ_MODE_0000      0              6451    794  RISE       1
un4_counter_3_0_c_LC_4_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryin          LogicCell40_SEQ_MODE_0000      0              6833    794  RISE       1
un4_counter_3_1_c_LC_4_13_1/carryout         LogicCell40_SEQ_MODE_0000    186              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryin          LogicCell40_SEQ_MODE_0000      0              7019    794  RISE       1
un4_counter_3_2_c_LC_4_13_2/carryout         LogicCell40_SEQ_MODE_0000    186              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              7205    794  RISE       1
un4_counter_3_3_c_LC_4_13_3/carryout         LogicCell40_SEQ_MODE_0000    186              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              7390    794  RISE       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    186              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              7576    794  RISE       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    186              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              7762    794  RISE       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    186              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              7948    794  RISE       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    186              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              8133    794  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             289              8422    794  RISE       1
I__419/I                                     InMux                          0              8422    794  RISE       1
I__419/O                                     InMux                        382              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              8804    794  RISE       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    464              9268    794  RISE       7
I__620/I                                     LocalMux                       0              9268   1207  RISE       1
I__620/O                                     LocalMux                     485              9753   1207  RISE       1
I__627/I                                     InMux                          0              9753   1496  RISE       1
I__627/O                                     InMux                        382             10135   1496  RISE       1
counter_3_1_LC_5_13_3/in3                    LogicCell40_SEQ_MODE_1000      0             10135   1496  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : clk_1MHz_LC_7_13_5/in3
Capture Clock    : clk_1MHz_LC_7_13_5/clk
Setup Constraint : 8770p
Path slack       : 1537p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    6036
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10094
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                                     LocalMux                     485              4543  -2394  RISE       1
I__606/I                                     InMux                          0              4543  -2394  RISE       1
I__606/O                                     InMux                        382              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/in0          LogicCell40_SEQ_MODE_0000      0              4924  -2394  RISE       1
un4_counter_1_0_c_RNO_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_0000    660              5585  -2394  RISE       1
I__642/I                                     LocalMux                       0              5585  -2394  RISE       1
I__642/O                                     LocalMux                     485              6070  -2394  RISE       1
I__643/I                                     InMux                          0              6070  -2394  RISE       1
I__643/O                                     InMux                        382              6451  -2394  RISE       1
I__644/I                                     CascadeMux                     0              6451  -2394  RISE       1
I__644/O                                     CascadeMux                     0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/in2              LogicCell40_SEQ_MODE_0000      0              6451  -2394  RISE       1
un4_counter_1_0_c_LC_6_11_0/carryout         LogicCell40_SEQ_MODE_0000    340              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryin          LogicCell40_SEQ_MODE_0000      0              6792  -2394  RISE       1
un4_counter_1_1_c_LC_6_11_1/carryout         LogicCell40_SEQ_MODE_0000    186              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryin          LogicCell40_SEQ_MODE_0000      0              6978  -2394  RISE       1
un4_counter_1_2_c_LC_6_11_2/carryout         LogicCell40_SEQ_MODE_0000    186              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryin          LogicCell40_SEQ_MODE_0000      0              7163  -2394  RISE       1
un4_counter_1_3_c_LC_6_11_3/carryout         LogicCell40_SEQ_MODE_0000    186              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryin          LogicCell40_SEQ_MODE_0000      0              7349  -2394  RISE       1
un4_counter_1_4_c_LC_6_11_4/carryout         LogicCell40_SEQ_MODE_0000    186              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryin          LogicCell40_SEQ_MODE_0000      0              7535  -2394  RISE       1
un4_counter_1_5_c_LC_6_11_5/carryout         LogicCell40_SEQ_MODE_0000    186              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryin          LogicCell40_SEQ_MODE_0000      0              7721  -2394  RISE       1
un4_counter_1_6_c_LC_6_11_6/carryout         LogicCell40_SEQ_MODE_0000    186              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryin          LogicCell40_SEQ_MODE_0000      0              7906  -2394  RISE       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    186              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              8092  -2394  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             289              8381  -2394  RISE       1
I__682/I                                     InMux                          0              8381  -2394  RISE       1
I__682/O                                     InMux                        382              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              8763  -2394  RISE       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    464              9227  -2394  RISE       8
I__872/I                                     LocalMux                       0              9227   1537  RISE       1
I__872/O                                     LocalMux                     485              9712   1537  RISE       1
I__877/I                                     InMux                          0              9712   1537  RISE       1
I__877/O                                     InMux                        382             10094   1537  RISE       1
clk_1MHz_LC_7_13_5/in3                       LogicCell40_SEQ_MODE_1000      0             10094   1537  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_22_LC_4_11_5/in3
Capture Clock    : counter_1_22_LC_4_11_5/clk
Setup Constraint : 8770p
Path slack       : 1651p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5922
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9980
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_1_21_LC_4_11_4/carryin                   LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_1_21_LC_4_11_4/carryout                  LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
I__397/I                                         InMux                          0              9598   1650  RISE       1
I__397/O                                         InMux                        382              9980   1650  RISE       1
counter_1_22_LC_4_11_5/in3                       LogicCell40_SEQ_MODE_1000      0              9980   1650  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_22_LC_6_15_5/in3
Capture Clock    : counter_3_22_LC_6_15_5/clk
Setup Constraint : 8770p
Path slack       : 1651p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5922
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9980
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
counter_3_21_LC_6_15_4/carryin                    LogicCell40_SEQ_MODE_1000      0              9413   -310  RISE       1
counter_3_21_LC_6_15_4/carryout                   LogicCell40_SEQ_MODE_1000    186              9598   -310  RISE       2
I__820/I                                          InMux                          0              9598   1650  RISE       1
I__820/O                                          InMux                        382              9980   1650  RISE       1
counter_3_22_LC_6_15_5/in3                        LogicCell40_SEQ_MODE_1000      0              9980   1650  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_19_LC_1_11_2/in3
Capture Clock    : counter_2_19_LC_1_11_2/clk
Setup Constraint : 8770p
Path slack       : 1671p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5902
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9960
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
counter_2_18_LC_1_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              9392   -847  RISE       1
counter_2_18_LC_1_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9578   -847  RISE       2
I__211/I                                         InMux                          0              9578   1671  RISE       1
I__211/O                                         InMux                        382              9960   1671  RISE       1
counter_2_19_LC_1_11_2/in3                       LogicCell40_SEQ_MODE_1000      0              9960   1671  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_21_LC_4_11_4/in3
Capture Clock    : counter_1_21_LC_4_11_4/clk
Setup Constraint : 8770p
Path slack       : 1836p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5737
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9795
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_1_20_LC_4_11_3/carryin                   LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_1_20_LC_4_11_3/carryout                  LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
I__398/I                                         InMux                          0              9413   1836  RISE       1
I__398/O                                         InMux                        382              9795   1836  RISE       1
counter_1_21_LC_4_11_4/in3                       LogicCell40_SEQ_MODE_1000      0              9795   1836  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_21_LC_6_15_4/in3
Capture Clock    : counter_3_21_LC_6_15_4/clk
Setup Constraint : 8770p
Path slack       : 1836p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5737
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9795
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
counter_3_20_LC_6_15_3/carryin                    LogicCell40_SEQ_MODE_1000      0              9227   -310  RISE       1
counter_3_20_LC_6_15_3/carryout                   LogicCell40_SEQ_MODE_1000    186              9413   -310  RISE       2
I__825/I                                          InMux                          0              9413   1836  RISE       1
I__825/O                                          InMux                        382              9795   1836  RISE       1
counter_3_21_LC_6_15_4/in3                        LogicCell40_SEQ_MODE_1000      0              9795   1836  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_18_LC_1_11_1/in3
Capture Clock    : counter_2_18_LC_1_11_1/clk
Setup Constraint : 8770p
Path slack       : 1857p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5716
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9774
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
counter_2_17_LC_1_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              9206   -847  RISE       1
counter_2_17_LC_1_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              9392   -847  RISE       2
I__212/I                                         InMux                          0              9392   1857  RISE       1
I__212/O                                         InMux                        382              9774   1857  RISE       1
counter_2_18_LC_1_11_1/in3                       LogicCell40_SEQ_MODE_1000      0              9774   1857  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_20_LC_4_11_3/in3
Capture Clock    : counter_1_20_LC_4_11_3/clk
Setup Constraint : 8770p
Path slack       : 2022p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5551
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9609
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_1_19_LC_4_11_2/carryin                   LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_1_19_LC_4_11_2/carryout                  LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
I__399/I                                         InMux                          0              9227   2022  RISE       1
I__399/O                                         InMux                        382              9609   2022  RISE       1
counter_1_20_LC_4_11_3/in3                       LogicCell40_SEQ_MODE_1000      0              9609   2022  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_20_LC_6_15_3/in3
Capture Clock    : counter_3_20_LC_6_15_3/clk
Setup Constraint : 8770p
Path slack       : 2022p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5551
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9609
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
counter_3_19_LC_6_15_2/carryin                    LogicCell40_SEQ_MODE_1000      0              9041   -310  RISE       1
counter_3_19_LC_6_15_2/carryout                   LogicCell40_SEQ_MODE_1000    186              9227   -310  RISE       2
I__830/I                                          InMux                          0              9227   2022  RISE       1
I__830/O                                          InMux                        382              9609   2022  RISE       1
counter_3_20_LC_6_15_3/in3                        LogicCell40_SEQ_MODE_1000      0              9609   2022  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_17_LC_1_11_0/in3
Capture Clock    : counter_2_17_LC_1_11_0/clk
Setup Constraint : 8770p
Path slack       : 2043p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5530
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9588
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
counter_2_16_LC_1_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8732   -847  RISE       1
counter_2_16_LC_1_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8917   -847  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              9206   -847  RISE       2
I__213/I                                         InMux                          0              9206   2043  RISE       1
I__213/O                                         InMux                        382              9588   2043  RISE       1
counter_2_17_LC_1_11_0/in3                       LogicCell40_SEQ_MODE_1000      0              9588   2043  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_19_LC_4_11_2/in3
Capture Clock    : counter_1_19_LC_4_11_2/clk
Setup Constraint : 8770p
Path slack       : 2208p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5365
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9423
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_1_18_LC_4_11_1/carryin                   LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_1_18_LC_4_11_1/carryout                  LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
I__400/I                                         InMux                          0              9041   2208  RISE       1
I__400/O                                         InMux                        382              9423   2208  RISE       1
counter_1_19_LC_4_11_2/in3                       LogicCell40_SEQ_MODE_1000      0              9423   2208  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_19_LC_6_15_2/in3
Capture Clock    : counter_3_19_LC_6_15_2/clk
Setup Constraint : 8770p
Path slack       : 2208p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5365
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9423
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
counter_3_18_LC_6_15_1/carryin                    LogicCell40_SEQ_MODE_1000      0              8856   -310  RISE       1
counter_3_18_LC_6_15_1/carryout                   LogicCell40_SEQ_MODE_1000    186              9041   -310  RISE       2
I__835/I                                          InMux                          0              9041   2208  RISE       1
I__835/O                                          InMux                        382              9423   2208  RISE       1
counter_3_19_LC_6_15_2/in3                        LogicCell40_SEQ_MODE_1000      0              9423   2208  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_18_LC_4_11_1/in3
Capture Clock    : counter_1_18_LC_4_11_1/clk
Setup Constraint : 8770p
Path slack       : 2394p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5179
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9237
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_1_17_LC_4_11_0/carryin                   LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_1_17_LC_4_11_0/carryout                  LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
I__401/I                                         InMux                          0              8856   2393  RISE       1
I__401/O                                         InMux                        382              9237   2393  RISE       1
counter_1_18_LC_4_11_1/in3                       LogicCell40_SEQ_MODE_1000      0              9237   2393  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_18_LC_6_15_1/in3
Capture Clock    : counter_3_18_LC_6_15_1/clk
Setup Constraint : 8770p
Path slack       : 2394p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5179
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9237
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
counter_3_17_LC_6_15_0/carryin                    LogicCell40_SEQ_MODE_1000      0              8670   -310  RISE       1
counter_3_17_LC_6_15_0/carryout                   LogicCell40_SEQ_MODE_1000    186              8856   -310  RISE       2
I__841/I                                          InMux                          0              8856   2393  RISE       1
I__841/O                                          InMux                        382              9237   2393  RISE       1
counter_3_18_LC_6_15_1/in3                        LogicCell40_SEQ_MODE_1000      0              9237   2393  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_5_LC_5_9_5/in0
Capture Clock    : counter_2_5_LC_5_9_5/clk
Setup Constraint : 8770p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4777
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8835
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
I__194/I                                         InMux                          0              6400   2507  RISE       1
I__194/O                                         InMux                        382              6782   2507  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/in3       LogicCell40_SEQ_MODE_0000      0              6782   2507  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_0000    464              7246   2507  RISE       1
I__482/I                                         Odrv12                         0              7246   2507  RISE       1
I__482/O                                         Odrv12                       722              7968   2507  RISE       1
I__483/I                                         LocalMux                       0              7968   2507  RISE       1
I__483/O                                         LocalMux                     485              8453   2507  RISE       1
I__484/I                                         InMux                          0              8453   2507  RISE       1
I__484/O                                         InMux                        382              8835   2507  RISE       1
counter_2_5_LC_5_9_5/in0                         LogicCell40_SEQ_MODE_1000      0              8835   2507  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_16_LC_1_10_7/in3
Capture Clock    : counter_2_16_LC_1_10_7/clk
Setup Constraint : 8770p
Path slack       : 2517p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5056
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9114
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
counter_2_15_LC_1_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8546   -847  RISE       1
counter_2_15_LC_1_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8732   -847  RISE       2
I__214/I                                         InMux                          0              8732   2517  RISE       1
I__214/O                                         InMux                        382              9114   2517  RISE       1
counter_2_16_LC_1_10_7/in3                       LogicCell40_SEQ_MODE_1000      0              9114   2517  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_4_LC_5_9_6/in1
Capture Clock    : counter_2_4_LC_5_9_6/clk
Setup Constraint : 8770p
Path slack       : 2558p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4829
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8887
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
I__195/I                                         InMux                          0              6214   2558  RISE       1
I__195/O                                         InMux                        382              6596   2558  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/in3       LogicCell40_SEQ_MODE_0000      0              6596   2558  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/lcout     LogicCell40_SEQ_MODE_0000    464              7060   2558  RISE       1
I__478/I                                         Odrv4                          0              7060   2558  RISE       1
I__478/O                                         Odrv4                        516              7576   2558  RISE       1
I__479/I                                         Span4Mux_h                     0              7576   2558  RISE       1
I__479/O                                         Span4Mux_h                   444              8020   2558  RISE       1
I__480/I                                         LocalMux                       0              8020   2558  RISE       1
I__480/O                                         LocalMux                     485              8505   2558  RISE       1
I__481/I                                         InMux                          0              8505   2558  RISE       1
I__481/O                                         InMux                        382              8887   2558  RISE       1
counter_2_4_LC_5_9_6/in1                         LogicCell40_SEQ_MODE_1000      0              8887   2558  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_17_LC_4_11_0/in3
Capture Clock    : counter_1_17_LC_4_11_0/clk
Setup Constraint : 8770p
Path slack       : 2579p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4994
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9052
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_1_16_LC_4_10_7/carryin                   LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_1_16_LC_4_10_7/carryout                  LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_4_11_0_/carryinitout                  ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
I__402/I                                         InMux                          0              8670   2579  RISE       1
I__402/O                                         InMux                        382              9052   2579  RISE       1
counter_1_17_LC_4_11_0/in3                       LogicCell40_SEQ_MODE_1000      0              9052   2579  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_17_LC_6_15_0/in3
Capture Clock    : counter_3_17_LC_6_15_0/clk
Setup Constraint : 8770p
Path slack       : 2579p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4994
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9052
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
counter_3_16_LC_6_14_7/carryin                    LogicCell40_SEQ_MODE_1000      0              8195   -310  RISE       1
counter_3_16_LC_6_14_7/carryout                   LogicCell40_SEQ_MODE_1000    186              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitin                    ICE_CARRY_IN_MUX               0              8381   -310  RISE       1
IN_MUX_bfv_6_15_0_/carryinitout                   ICE_CARRY_IN_MUX             289              8670   -310  RISE       2
I__762/I                                          InMux                          0              8670   2579  RISE       1
I__762/O                                          InMux                        382              9052   2579  RISE       1
counter_3_17_LC_6_15_0/in3                        LogicCell40_SEQ_MODE_1000      0              9052   2579  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_15_LC_1_10_6/in3
Capture Clock    : counter_2_15_LC_1_10_6/clk
Setup Constraint : 8770p
Path slack       : 2703p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4870
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8928
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
counter_2_14_LC_1_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              8360   -847  RISE       1
counter_2_14_LC_1_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8546   -847  RISE       2
I__215/I                                         InMux                          0              8546   2703  RISE       1
I__215/O                                         InMux                        382              8928   2703  RISE       1
counter_2_15_LC_1_10_6/in3                       LogicCell40_SEQ_MODE_1000      0              8928   2703  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_8_LC_2_10_3/in1
Capture Clock    : counter_2_8_LC_2_10_3/clk
Setup Constraint : 8770p
Path slack       : 2775p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4612
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8670
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
I__204/I                                         InMux                          0              6957   2775  RISE       1
I__204/O                                         InMux                        382              7339   2775  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/in3       LogicCell40_SEQ_MODE_0000      0              7339   2775  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/lcout     LogicCell40_SEQ_MODE_0000    464              7803   2775  RISE       1
I__278/I                                         LocalMux                       0              7803   2775  RISE       1
I__278/O                                         LocalMux                     485              8288   2775  RISE       1
I__279/I                                         InMux                          0              8288   2775  RISE       1
I__279/O                                         InMux                        382              8670   2775  RISE       1
counter_2_8_LC_2_10_3/in1                        LogicCell40_SEQ_MODE_1000      0              8670   2775  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_14_LC_1_10_5/in3
Capture Clock    : counter_2_14_LC_1_10_5/clk
Setup Constraint : 8770p
Path slack       : 2889p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4684
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8742
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
counter_2_13_LC_1_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              8175   -847  RISE       1
counter_2_13_LC_1_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              8360   -847  RISE       2
I__198/I                                         InMux                          0              8360   2889  RISE       1
I__198/O                                         InMux                        382              8742   2889  RISE       1
counter_2_14_LC_1_10_5/in3                       LogicCell40_SEQ_MODE_1000      0              8742   2889  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_7_LC_2_10_7/in1
Capture Clock    : counter_2_7_LC_2_10_7/clk
Setup Constraint : 8770p
Path slack       : 2961p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4426
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8484
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
I__205/I                                         InMux                          0              6771   2961  RISE       1
I__205/O                                         InMux                        382              7153   2961  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/in3       LogicCell40_SEQ_MODE_0000      0              7153   2961  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_0000    464              7617   2961  RISE       1
I__268/I                                         LocalMux                       0              7617   2961  RISE       1
I__268/O                                         LocalMux                     485              8102   2961  RISE       1
I__269/I                                         InMux                          0              8102   2961  RISE       1
I__269/O                                         InMux                        382              8484   2961  RISE       1
counter_2_7_LC_2_10_7/in1                        LogicCell40_SEQ_MODE_1000      0              8484   2961  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_6_LC_2_10_6/in0
Capture Clock    : counter_2_6_LC_2_10_6/clk
Setup Constraint : 8770p
Path slack       : 3044p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4240
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8298
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
I__206/I                                         InMux                          0              6586   3043  RISE       1
I__206/O                                         InMux                        382              6967   3043  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/in3       LogicCell40_SEQ_MODE_0000      0              6967   3043  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_0000    464              7432   3043  RISE       1
I__270/I                                         LocalMux                       0              7432   3043  RISE       1
I__270/O                                         LocalMux                     485              7917   3043  RISE       1
I__271/I                                         InMux                          0              7917   3043  RISE       1
I__271/O                                         InMux                        382              8298   3043  RISE       1
counter_2_6_LC_2_10_6/in0                        LogicCell40_SEQ_MODE_1000      0              8298   3043  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_16_LC_4_10_7/in3
Capture Clock    : counter_1_16_LC_4_10_7/clk
Setup Constraint : 8770p
Path slack       : 3054p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4519
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8577
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_1_15_LC_4_10_6/carryin                   LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_1_15_LC_4_10_6/carryout                  LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
I__403/I                                         InMux                          0              8195   3054  RISE       1
I__403/O                                         InMux                        382              8577   3054  RISE       1
counter_1_16_LC_4_10_7/in3                       LogicCell40_SEQ_MODE_1000      0              8577   3054  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_16_LC_6_14_7/in3
Capture Clock    : counter_3_16_LC_6_14_7/clk
Setup Constraint : 8770p
Path slack       : 3054p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4519
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8577
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
counter_3_15_LC_6_14_6/carryin                    LogicCell40_SEQ_MODE_1000      0              8009   -310  RISE       1
counter_3_15_LC_6_14_6/carryout                   LogicCell40_SEQ_MODE_1000    186              8195   -310  RISE       2
I__767/I                                          InMux                          0              8195   3054  RISE       1
I__767/O                                          InMux                        382              8577   3054  RISE       1
counter_3_16_LC_6_14_7/in3                        LogicCell40_SEQ_MODE_1000      0              8577   3054  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_13_LC_1_10_4/in3
Capture Clock    : counter_2_13_LC_1_10_4/clk
Setup Constraint : 8770p
Path slack       : 3075p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4498
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8556
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
counter_2_12_LC_1_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7989   -847  RISE       1
counter_2_12_LC_1_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              8175   -847  RISE       2
I__199/I                                         InMux                          0              8175   3074  RISE       1
I__199/O                                         InMux                        382              8556   3074  RISE       1
counter_2_13_LC_1_10_4/in3                       LogicCell40_SEQ_MODE_1000      0              8556   3074  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_15_LC_4_10_6/in3
Capture Clock    : counter_1_15_LC_4_10_6/clk
Setup Constraint : 8770p
Path slack       : 3240p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4333
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8391
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_1_14_LC_4_10_5/carryin                   LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_1_14_LC_4_10_5/carryout                  LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
I__404/I                                         InMux                          0              8009   3239  RISE       1
I__404/O                                         InMux                        382              8391   3239  RISE       1
counter_1_15_LC_4_10_6/in3                       LogicCell40_SEQ_MODE_1000      0              8391   3239  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_15_LC_6_14_6/in3
Capture Clock    : counter_3_15_LC_6_14_6/clk
Setup Constraint : 8770p
Path slack       : 3240p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4333
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8391
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
counter_3_14_LC_6_14_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7824   -310  RISE       1
counter_3_14_LC_6_14_5/carryout                   LogicCell40_SEQ_MODE_1000    186              8009   -310  RISE       2
I__772/I                                          InMux                          0              8009   3239  RISE       1
I__772/O                                          InMux                        382              8391   3239  RISE       1
counter_3_15_LC_6_14_6/in3                        LogicCell40_SEQ_MODE_1000      0              8391   3239  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_12_LC_1_10_3/in3
Capture Clock    : counter_2_12_LC_1_10_3/clk
Setup Constraint : 8770p
Path slack       : 3260p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4313
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8371
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
counter_2_11_LC_1_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7803   -847  RISE       1
counter_2_11_LC_1_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7989   -847  RISE       2
I__200/I                                         InMux                          0              7989   3260  RISE       1
I__200/O                                         InMux                        382              8371   3260  RISE       1
counter_2_12_LC_1_10_3/in3                       LogicCell40_SEQ_MODE_1000      0              8371   3260  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_1_LC_2_8_6/lcout
Path End         : counter_2_2_LC_5_9_3/in0
Capture Clock    : counter_2_2_LC_5_9_3/clk
Setup Constraint : 8770p
Path slack       : 3363p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3921
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7979
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_1_LC_2_8_6/lcout                    LogicCell40_SEQ_MODE_1000    794              4058  -2972  RISE       3
I__298/I                                      LocalMux                       0              4058   -310  RISE       1
I__298/O                                      LocalMux                     485              4543   -310  RISE       1
I__301/I                                      InMux                          0              4543   -310  RISE       1
I__301/O                                      InMux                        382              4924   -310  RISE       1
counter_2_1_cry_1_c_LC_1_9_0/in1              LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_2_1_cry_1_c_LC_1_9_0/carryout         LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
I__197/I                                      InMux                          0              5306   3363  RISE       1
I__197/O                                      InMux                        382              5688   3363  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in3    LogicCell40_SEQ_MODE_0000      0              5688   3363  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_0000    464              6152   3363  RISE       1
I__415/I                                      Odrv4                          0              6152   3363  RISE       1
I__415/O                                      Odrv4                        516              6668   3363  RISE       1
I__416/I                                      Span4Mux_h                     0              6668   3363  RISE       1
I__416/O                                      Span4Mux_h                   444              7112   3363  RISE       1
I__417/I                                      LocalMux                       0              7112   3363  RISE       1
I__417/O                                      LocalMux                     485              7597   3363  RISE       1
I__418/I                                      InMux                          0              7597   3363  RISE       1
I__418/O                                      InMux                        382              7979   3363  RISE       1
counter_2_2_LC_5_9_3/in0                      LogicCell40_SEQ_MODE_1000      0              7979   3363  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_7_LC_5_13_7/in0
Capture Clock    : counter_3_7_LC_5_13_7/clk
Setup Constraint : 8770p
Path slack       : 3394p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7948
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
I__711/I                                          InMux                          0              6235   3394  RISE       1
I__711/O                                          InMux                        382              6617   3394  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/in3       LogicCell40_SEQ_MODE_0000      0              6617   3394  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/lcout     LogicCell40_SEQ_MODE_0000    464              7081   3394  RISE       1
I__712/I                                          LocalMux                       0              7081   3394  RISE       1
I__712/O                                          LocalMux                     485              7566   3394  RISE       1
I__713/I                                          InMux                          0              7566   3394  RISE       1
I__713/O                                          InMux                        382              7948   3394  RISE       1
counter_3_7_LC_5_13_7/in0                         LogicCell40_SEQ_MODE_1000      0              7948   3394  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_14_LC_4_10_5/in3
Capture Clock    : counter_1_14_LC_4_10_5/clk
Setup Constraint : 8770p
Path slack       : 3425p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4148
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8206
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_1_13_LC_4_10_4/carryin                   LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_1_13_LC_4_10_4/carryout                  LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
I__405/I                                         InMux                          0              7824   3425  RISE       1
I__405/O                                         InMux                        382              8206   3425  RISE       1
counter_1_14_LC_4_10_5/in3                       LogicCell40_SEQ_MODE_1000      0              8206   3425  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_14_LC_6_14_5/in3
Capture Clock    : counter_3_14_LC_6_14_5/clk
Setup Constraint : 8770p
Path slack       : 3425p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4148
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8206
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
counter_3_13_LC_6_14_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7638   -310  RISE       1
counter_3_13_LC_6_14_4/carryout                   LogicCell40_SEQ_MODE_1000    186              7824   -310  RISE       2
I__778/I                                          InMux                          0              7824   3425  RISE       1
I__778/O                                          InMux                        382              8206   3425  RISE       1
counter_3_14_LC_6_14_5/in3                        LogicCell40_SEQ_MODE_1000      0              8206   3425  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_11_LC_1_10_2/in3
Capture Clock    : counter_2_11_LC_1_10_2/clk
Setup Constraint : 8770p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4127
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8185
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
counter_2_10_LC_1_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7617   -847  RISE       1
counter_2_10_LC_1_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7803   -847  RISE       2
I__201/I                                         InMux                          0              7803   3446  RISE       1
I__201/O                                         InMux                        382              8185   3446  RISE       1
counter_2_11_LC_1_10_2/in3                       LogicCell40_SEQ_MODE_1000      0              8185   3446  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_13_LC_4_10_4/in3
Capture Clock    : counter_1_13_LC_4_10_4/clk
Setup Constraint : 8770p
Path slack       : 3611p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3962
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8020
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_1_12_LC_4_10_3/carryin                   LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_1_12_LC_4_10_3/carryout                  LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
I__388/I                                         InMux                          0              7638   3611  RISE       1
I__388/O                                         InMux                        382              8020   3611  RISE       1
counter_1_13_LC_4_10_4/in3                       LogicCell40_SEQ_MODE_1000      0              8020   3611  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_13_LC_6_14_4/in3
Capture Clock    : counter_3_13_LC_6_14_4/clk
Setup Constraint : 8770p
Path slack       : 3611p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3962
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8020
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
counter_3_12_LC_6_14_3/carryin                    LogicCell40_SEQ_MODE_1000      0              7452   -310  RISE       1
counter_3_12_LC_6_14_3/carryout                   LogicCell40_SEQ_MODE_1000    186              7638   -310  RISE       2
I__783/I                                          InMux                          0              7638   3611  RISE       1
I__783/O                                          InMux                        382              8020   3611  RISE       1
counter_3_13_LC_6_14_4/in3                        LogicCell40_SEQ_MODE_1000      0              8020   3611  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_10_LC_1_10_1/in3
Capture Clock    : counter_2_10_LC_1_10_1/clk
Setup Constraint : 8770p
Path slack       : 3632p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3941
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7999
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
counter_2_9_LC_1_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7432   -847  RISE       1
counter_2_9_LC_1_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7617   -847  RISE       2
I__202/I                                         InMux                          0              7617   3632  RISE       1
I__202/O                                         InMux                        382              7999   3632  RISE       1
counter_2_10_LC_1_10_1/in3                       LogicCell40_SEQ_MODE_1000      0              7999   3632  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_6_LC_5_13_4/in1
Capture Clock    : counter_3_6_LC_5_13_4/clk
Setup Constraint : 8770p
Path slack       : 3683p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3704
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7762
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
I__720/I                                          InMux                          0              6049   3683  RISE       1
I__720/O                                          InMux                        382              6431   3683  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/in3       LogicCell40_SEQ_MODE_0000      0              6431   3683  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/lcout     LogicCell40_SEQ_MODE_0000    464              6895   3683  RISE       1
I__721/I                                          LocalMux                       0              6895   3683  RISE       1
I__721/O                                          LocalMux                     485              7380   3683  RISE       1
I__722/I                                          InMux                          0              7380   3683  RISE       1
I__722/O                                          InMux                        382              7762   3683  RISE       1
counter_3_6_LC_5_13_4/in1                         LogicCell40_SEQ_MODE_1000      0              7762   3683  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_12_LC_4_10_3/in3
Capture Clock    : counter_1_12_LC_4_10_3/clk
Setup Constraint : 8770p
Path slack       : 3797p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3776
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7834
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_1_11_LC_4_10_2/carryin                   LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_1_11_LC_4_10_2/carryout                  LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
I__389/I                                         InMux                          0              7452   3797  RISE       1
I__389/O                                         InMux                        382              7834   3797  RISE       1
counter_1_12_LC_4_10_3/in3                       LogicCell40_SEQ_MODE_1000      0              7834   3797  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_12_LC_6_14_3/in3
Capture Clock    : counter_3_12_LC_6_14_3/clk
Setup Constraint : 8770p
Path slack       : 3797p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3776
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7834
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
counter_3_11_LC_6_14_2/carryin                    LogicCell40_SEQ_MODE_1000      0              7267   -310  RISE       1
counter_3_11_LC_6_14_2/carryout                   LogicCell40_SEQ_MODE_1000    186              7452   -310  RISE       2
I__788/I                                          InMux                          0              7452   3797  RISE       1
I__788/O                                          InMux                        382              7834   3797  RISE       1
counter_3_12_LC_6_14_3/in3                        LogicCell40_SEQ_MODE_1000      0              7834   3797  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_9_LC_1_10_0/in3
Capture Clock    : counter_2_9_LC_1_10_0/clk
Setup Constraint : 8770p
Path slack       : 3818p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3755
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7813
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
counter_2_3_LC_1_9_2/carryin                     LogicCell40_SEQ_MODE_1000      0              6028   -847  RISE       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    186              6214   -847  RISE       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              6214   -847  RISE       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    186              6400   -847  RISE       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              6400   -847  RISE       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    186              6586   -847  RISE       2
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              6586   -847  RISE       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    186              6771   -847  RISE       2
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              6771   -847  RISE       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    186              6957   -847  RISE       2
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_0000      0              6957   -847  RISE       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    186              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              7143   -847  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              7432   -847  RISE       2
I__203/I                                         InMux                          0              7432   3817  RISE       1
I__203/O                                         InMux                        382              7813   3817  RISE       1
counter_2_9_LC_1_10_0/in3                        LogicCell40_SEQ_MODE_1000      0              7813   3817  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_5_LC_5_13_0/in1
Capture Clock    : counter_3_5_LC_5_13_0/clk
Setup Constraint : 8770p
Path slack       : 3869p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3518
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7576
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
I__729/I                                          InMux                          0              5863   3869  RISE       1
I__729/O                                          InMux                        382              6245   3869  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/in3       LogicCell40_SEQ_MODE_0000      0              6245   3869  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/lcout     LogicCell40_SEQ_MODE_0000    464              6709   3869  RISE       1
I__730/I                                          LocalMux                       0              6709   3869  RISE       1
I__730/O                                          LocalMux                     485              7194   3869  RISE       1
I__731/I                                          InMux                          0              7194   3869  RISE       1
I__731/O                                          InMux                        382              7576   3869  RISE       1
counter_3_5_LC_5_13_0/in1                         LogicCell40_SEQ_MODE_1000      0              7576   3869  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_4_LC_5_13_5/in0
Capture Clock    : counter_3_4_LC_5_13_5/clk
Setup Constraint : 8770p
Path slack       : 3952p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3332
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7390
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
I__739/I                                          InMux                          0              5678   3951  RISE       1
I__739/O                                          InMux                        382              6059   3951  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/in3       LogicCell40_SEQ_MODE_0000      0              6059   3951  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/lcout     LogicCell40_SEQ_MODE_0000    464              6524   3951  RISE       1
I__740/I                                          LocalMux                       0              6524   3951  RISE       1
I__740/O                                          LocalMux                     485              7009   3951  RISE       1
I__741/I                                          InMux                          0              7009   3951  RISE       1
I__741/O                                          InMux                        382              7390   3951  RISE       1
counter_3_4_LC_5_13_5/in0                         LogicCell40_SEQ_MODE_1000      0              7390   3951  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_11_LC_4_10_2/in3
Capture Clock    : counter_1_11_LC_4_10_2/clk
Setup Constraint : 8770p
Path slack       : 3983p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7648
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_1_10_LC_4_10_1/carryin                   LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_1_10_LC_4_10_1/carryout                  LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
I__390/I                                         InMux                          0              7267   3982  RISE       1
I__390/O                                         InMux                        382              7648   3982  RISE       1
counter_1_11_LC_4_10_2/in3                       LogicCell40_SEQ_MODE_1000      0              7648   3982  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_11_LC_6_14_2/in3
Capture Clock    : counter_3_11_LC_6_14_2/clk
Setup Constraint : 8770p
Path slack       : 3983p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7648
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
counter_3_10_LC_6_14_1/carryin                    LogicCell40_SEQ_MODE_1000      0              7081   -310  RISE       1
counter_3_10_LC_6_14_1/carryout                   LogicCell40_SEQ_MODE_1000    186              7267   -310  RISE       2
I__793/I                                          InMux                          0              7267   3982  RISE       1
I__793/O                                          InMux                        382              7648   3982  RISE       1
counter_3_11_LC_6_14_2/in3                        LogicCell40_SEQ_MODE_1000      0              7648   3982  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_10_LC_4_10_1/in3
Capture Clock    : counter_1_10_LC_4_10_1/clk
Setup Constraint : 8770p
Path slack       : 4168p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_1_9_LC_4_10_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_1_9_LC_4_10_0/carryout                   LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
I__391/I                                         InMux                          0              7081   4168  RISE       1
I__391/O                                         InMux                        382              7463   4168  RISE       1
counter_1_10_LC_4_10_1/in3                       LogicCell40_SEQ_MODE_1000      0              7463   4168  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_10_LC_6_14_1/in3
Capture Clock    : counter_3_10_LC_6_14_1/clk
Setup Constraint : 8770p
Path slack       : 4168p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
counter_3_9_LC_6_14_0/carryin                     LogicCell40_SEQ_MODE_1000      0              6895   -310  RISE       1
counter_3_9_LC_6_14_0/carryout                    LogicCell40_SEQ_MODE_1000    186              7081   -310  RISE       2
I__799/I                                          InMux                          0              7081   4168  RISE       1
I__799/O                                          InMux                        382              7463   4168  RISE       1
counter_3_10_LC_6_14_1/in3                        LogicCell40_SEQ_MODE_1000      0              7463   4168  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_3_LC_5_13_1/in1
Capture Clock    : counter_3_3_LC_5_13_1/clk
Setup Constraint : 8770p
Path slack       : 4240p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3147
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7205
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                    LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                       LocalMux                       0              4058   -310  RISE       1
I__672/O                                       LocalMux                     485              4543   -310  RISE       1
I__675/I                                       InMux                          0              4543   -310  RISE       1
I__675/O                                       InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1              LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout         LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                  LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                 LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
I__748/I                                       InMux                          0              5492   4240  RISE       1
I__748/O                                       InMux                        382              5874   4240  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/in3    LogicCell40_SEQ_MODE_0000      0              5874   4240  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    464              6338   4240  RISE       1
I__749/I                                       LocalMux                       0              6338   4240  RISE       1
I__749/O                                       LocalMux                     485              6823   4240  RISE       1
I__750/I                                       InMux                          0              6823   4240  RISE       1
I__750/O                                       InMux                        382              7205   4240  RISE       1
counter_3_3_LC_5_13_1/in1                      LogicCell40_SEQ_MODE_1000      0              7205   4240  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_9_LC_4_10_0/in3
Capture Clock    : counter_1_9_LC_4_10_0/clk
Setup Constraint : 8770p
Path slack       : 4354p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3219
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7277
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
counter_1_8_LC_4_9_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_1_8_LC_4_9_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout                  ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
I__392/I                                         InMux                          0              6895   4354  RISE       1
I__392/O                                         InMux                        382              7277   4354  RISE       1
counter_1_9_LC_4_10_0/in3                        LogicCell40_SEQ_MODE_1000      0              7277   4354  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_9_LC_6_14_0/in3
Capture Clock    : counter_3_9_LC_6_14_0/clk
Setup Constraint : 8770p
Path slack       : 4354p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3219
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7277
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
counter_3_8_LC_6_13_7/carryin                     LogicCell40_SEQ_MODE_1000      0              6420   -310  RISE       1
counter_3_8_LC_6_13_7/carryout                    LogicCell40_SEQ_MODE_1000    186              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              6606   -310  RISE       1
IN_MUX_bfv_6_14_0_/carryinitout                   ICE_CARRY_IN_MUX             289              6895   -310  RISE       2
I__701/I                                          InMux                          0              6895   4354  RISE       1
I__701/O                                          InMux                        382              7277   4354  RISE       1
counter_3_9_LC_6_14_0/in3                         LogicCell40_SEQ_MODE_1000      0              7277   4354  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_3_LC_5_10_1/in3
Capture Clock    : counter_1_3_LC_5_10_1/clk
Setup Constraint : 8770p
Path slack       : 4426p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3147
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7205
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
I__376/I                                         InMux                          0              5492   4426  RISE       1
I__376/O                                         InMux                        382              5874   4426  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/in3       LogicCell40_SEQ_MODE_0000      0              5874   4426  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/lcout     LogicCell40_SEQ_MODE_0000    464              6338   4426  RISE       1
I__450/I                                         LocalMux                       0              6338   4426  RISE       1
I__450/O                                         LocalMux                     485              6823   4426  RISE       1
I__451/I                                         InMux                          0              6823   4426  RISE       1
I__451/O                                         InMux                        382              7205   4426  RISE       1
counter_1_3_LC_5_10_1/in3                        LogicCell40_SEQ_MODE_1000      0              7205   4426  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_2_LC_5_10_5/in3
Capture Clock    : counter_1_2_LC_5_10_5/clk
Setup Constraint : 8770p
Path slack       : 4612p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2961
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7019
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                   LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                      LocalMux                       0              4058   -310  RISE       1
I__612/O                                      LocalMux                     485              4543   -310  RISE       1
I__616/I                                      InMux                          0              4543   -310  RISE       1
I__616/O                                      InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1              LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout         LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
I__377/I                                      InMux                          0              5306   4612  RISE       1
I__377/O                                      InMux                        382              5688   4612  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/in3    LogicCell40_SEQ_MODE_0000      0              5688   4612  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_0000    464              6152   4612  RISE       1
I__426/I                                      LocalMux                       0              6152   4612  RISE       1
I__426/O                                      LocalMux                     485              6637   4612  RISE       1
I__427/I                                      InMux                          0              6637   4612  RISE       1
I__427/O                                      InMux                        382              7019   4612  RISE       1
counter_1_2_LC_5_10_5/in3                     LogicCell40_SEQ_MODE_1000      0              7019   4612  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_8_LC_4_9_7/in3
Capture Clock    : counter_1_8_LC_4_9_7/clk
Setup Constraint : 8770p
Path slack       : 4829p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2744
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6802
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
counter_1_7_LC_4_9_6/carryin                     LogicCell40_SEQ_MODE_1000      0              6235   -310  RISE       1
counter_1_7_LC_4_9_6/carryout                    LogicCell40_SEQ_MODE_1000    186              6420   -310  RISE       2
I__393/I                                         InMux                          0              6420   4828  RISE       1
I__393/O                                         InMux                        382              6802   4828  RISE       1
counter_1_8_LC_4_9_7/in3                         LogicCell40_SEQ_MODE_1000      0              6802   4828  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_8_LC_6_13_7/in3
Capture Clock    : counter_3_8_LC_6_13_7/clk
Setup Constraint : 8770p
Path slack       : 4829p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2744
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6802
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                          LocalMux                       0              4058   -310  RISE       1
I__672/O                                          LocalMux                     485              4543   -310  RISE       1
I__675/I                                          InMux                          0              4543   -310  RISE       1
I__675/O                                          InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_3_2_LC_6_13_1/carryin                     LogicCell40_SEQ_MODE_1000      0              5306   -310  RISE       1
counter_3_2_LC_6_13_1/carryout                    LogicCell40_SEQ_MODE_1000    186              5492   -310  RISE       2
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5678   -310  RISE       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    186              5863   -310  RISE       2
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5863   -310  RISE       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    186              6049   -310  RISE       2
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              6049   -310  RISE       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    186              6235   -310  RISE       2
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              6235   -310  RISE       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    186              6420   -310  RISE       2
I__706/I                                          InMux                          0              6420   4828  RISE       1
I__706/O                                          InMux                        382              6802   4828  RISE       1
counter_3_8_LC_6_13_7/in3                         LogicCell40_SEQ_MODE_1000      0              6802   4828  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : clk_1Khz_LC_2_14_7/in0
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Setup Constraint : 8770p
Path slack       : 4942p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2342
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6400
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   2693  RISE       5
I__890/I                  Odrv4                          0              4058   3116  RISE       1
I__890/O                  Odrv4                        516              4574   3116  RISE       1
I__894/I                  Span4Mux_h                     0              4574   4942  RISE       1
I__894/O                  Span4Mux_h                   444              5017   4942  RISE       1
I__898/I                  Span4Mux_v                     0              5017   4942  RISE       1
I__898/O                  Span4Mux_v                   516              5533   4942  RISE       1
I__900/I                  LocalMux                       0              5533   4942  RISE       1
I__900/O                  LocalMux                     485              6018   4942  RISE       1
I__901/I                  InMux                          0              6018   4942  RISE       1
I__901/O                  InMux                        382              6400   4942  RISE       1
clk_1Khz_LC_2_14_7/in0    LogicCell40_SEQ_MODE_1000      0              6400   4942  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_7_LC_4_9_6/in3
Capture Clock    : counter_1_7_LC_4_9_6/clk
Setup Constraint : 8770p
Path slack       : 5014p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2559
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6617
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
counter_1_6_LC_4_9_5/carryin                     LogicCell40_SEQ_MODE_1000      0              6049   -310  RISE       1
counter_1_6_LC_4_9_5/carryout                    LogicCell40_SEQ_MODE_1000    186              6235   -310  RISE       2
I__394/I                                         InMux                          0              6235   5014  RISE       1
I__394/O                                         InMux                        382              6617   5014  RISE       1
counter_1_7_LC_4_9_6/in3                         LogicCell40_SEQ_MODE_1000      0              6617   5014  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_6_LC_4_9_5/in3
Capture Clock    : counter_1_6_LC_4_9_5/clk
Setup Constraint : 8770p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2373
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6431
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
counter_1_5_LC_4_9_4/carryin                     LogicCell40_SEQ_MODE_1000      0              5863   -310  RISE       1
counter_1_5_LC_4_9_4/carryout                    LogicCell40_SEQ_MODE_1000    186              6049   -310  RISE       2
I__395/I                                         InMux                          0              6049   5200  RISE       1
I__395/O                                         InMux                        382              6431   5200  RISE       1
counter_1_6_LC_4_9_5/in3                         LogicCell40_SEQ_MODE_1000      0              6431   5200  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_3_LC_1_9_2/in3
Capture Clock    : counter_2_3_LC_1_9_2/clk
Setup Constraint : 8770p
Path slack       : 5221p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2352
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6410
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__583/I                                         Odrv12                         0              4058   -847  RISE       1
I__583/O                                         Odrv12                       722              4780   -847  RISE       1
I__586/I                                         LocalMux                       0              4780   -847  RISE       1
I__586/O                                         LocalMux                     485              5265   -847  RISE       1
I__589/I                                         InMux                          0              5265   -847  RISE       1
I__589/O                                         InMux                        382              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in1       LogicCell40_SEQ_MODE_0000      0              5647   -847  RISE       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    382              6028   -847  RISE       2
I__196/I                                         InMux                          0              6028   5221  RISE       1
I__196/O                                         InMux                        382              6410   5221  RISE       1
counter_2_3_LC_1_9_2/in3                         LogicCell40_SEQ_MODE_1000      0              6410   5221  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_5_LC_4_9_4/in3
Capture Clock    : counter_1_5_LC_4_9_4/clk
Setup Constraint : 8770p
Path slack       : 5386p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2187
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6245
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
counter_1_4_LC_4_9_3/carryin                     LogicCell40_SEQ_MODE_1000      0              5678   -310  RISE       1
counter_1_4_LC_4_9_3/carryout                    LogicCell40_SEQ_MODE_1000    186              5863   -310  RISE       2
I__396/I                                         InMux                          0              5863   5386  RISE       1
I__396/O                                         InMux                        382              6245   5386  RISE       1
counter_1_5_LC_4_9_4/in3                         LogicCell40_SEQ_MODE_1000      0              6245   5386  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_4_LC_4_9_3/in3
Capture Clock    : counter_1_4_LC_4_9_3/clk
Setup Constraint : 8770p
Path slack       : 5572p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2001
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6059
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout                      LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__612/I                                         LocalMux                       0              4058   -310  RISE       1
I__612/O                                         LocalMux                     485              4543   -310  RISE       1
I__616/I                                         InMux                          0              4543   -310  RISE       1
I__616/O                                         InMux                        382              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5306   -310  RISE       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    186              5492   -310  RISE       2
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              5492   -310  RISE       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    186              5678   -310  RISE       2
I__375/I                                         InMux                          0              5678   5571  RISE       1
I__375/O                                         InMux                        382              6059   5571  RISE       1
counter_1_4_LC_4_9_3/in3                         LogicCell40_SEQ_MODE_1000      0              6059   5571  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_2_LC_6_13_1/in3
Capture Clock    : counter_3_2_LC_6_13_1/clk
Setup Constraint : 8770p
Path slack       : 5943p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1630
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5688
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout             LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__672/I                                LocalMux                       0              4058   -310  RISE       1
I__672/O                                LocalMux                     485              4543   -310  RISE       1
I__675/I                                InMux                          0              4543   -310  RISE       1
I__675/O                                InMux                        382              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4924   -310  RISE       1
counter_3_1_cry_1_c_LC_6_13_0/carryout  LogicCell40_SEQ_MODE_0000    382              5306   -310  RISE       2
I__757/I                                InMux                          0              5306   5943  RISE       1
I__757/O                                InMux                        382              5688   5943  RISE       1
counter_3_2_LC_6_13_1/in3               LogicCell40_SEQ_MODE_1000      0              5688   5943  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_1_LC_5_13_3/in0
Capture Clock    : counter_3_1_LC_5_13_3/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -269  RISE       4
I__664/I                     LocalMux                       0              4058   6417  RISE       1
I__664/O                     LocalMux                     485              4543   6417  RISE       1
I__667/I                     InMux                          0              4543   6417  RISE       1
I__667/O                     InMux                        382              4924   6417  RISE       1
counter_3_1_LC_5_13_3/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_3_LC_5_13_1/lcout
Path End         : counter_3_3_LC_5_13_1/in0
Capture Clock    : counter_3_3_LC_5_13_1/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_3_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058     61  RISE       3
I__753/I                     LocalMux                       0              4058   6417  RISE       1
I__753/O                     LocalMux                     485              4543   6417  RISE       1
I__756/I                     InMux                          0              4543   6417  RISE       1
I__756/O                     InMux                        382              4924   6417  RISE       1
counter_3_3_LC_5_13_1/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_2HzZ0_LC_5_12_4/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in0
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_2HzZ0_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   6417  RISE       2
I__630/I                   LocalMux                       0              4058   6417  RISE       1
I__630/O                   LocalMux                     485              4543   6417  RISE       1
I__632/I                   InMux                          0              4543   6417  RISE       1
I__632/O                   InMux                        382              4924   6417  RISE       1
clk_2HzZ0_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_3_LC_5_10_1/lcout
Path End         : counter_1_3_LC_5_10_1/in0
Capture Clock    : counter_1_3_LC_5_10_1/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_3_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2198  RISE       3
I__445/I                     LocalMux                       0              4058  -2198  RISE       1
I__445/O                     LocalMux                     485              4543  -2198  RISE       1
I__448/I                     InMux                          0              4543   6417  RISE       1
I__448/O                     InMux                        382              4924   6417  RISE       1
counter_1_3_LC_5_10_1/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_0_LC_2_8_3/in0
Capture Clock    : counter_2_0_LC_2_8_3/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -3044  RISE       4
I__305/I                    LocalMux                       0              4058   6417  RISE       1
I__305/O                    LocalMux                     485              4543   6417  RISE       1
I__309/I                    InMux                          0              4543   6417  RISE       1
I__309/O                    InMux                        382              4924   6417  RISE       1
counter_2_0_LC_2_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_1_LC_5_10_6/in0
Capture Clock    : counter_1_1_LC_5_10_6/clk
Setup Constraint : 8770p
Path slack       : 6418p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -691
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11342

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__613/I                     LocalMux                       0              4058   6417  RISE       1
I__613/O                     LocalMux                     485              4543   6417  RISE       1
I__617/I                     InMux                          0              4543   6417  RISE       1
I__617/O                     InMux                        382              4924   6417  RISE       1
counter_1_1_LC_5_10_6/in0    LogicCell40_SEQ_MODE_1000      0              4924   6417  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_31_LC_6_16_6/lcout
Path End         : counter_3_31_LC_6_16_6/in1
Capture Clock    : counter_3_31_LC_6_16_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_31_LC_6_16_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1681  RISE       2
I__944/I                      LocalMux                       0              4058   6521  RISE       1
I__944/O                      LocalMux                     485              4543   6521  RISE       1
I__946/I                      InMux                          0              4543   6521  RISE       1
I__946/O                      InMux                        382              4924   6521  RISE       1
counter_3_31_LC_6_16_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_30_LC_6_16_5/lcout
Path End         : counter_3_30_LC_6_16_5/in1
Capture Clock    : counter_3_30_LC_6_16_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_30_LC_6_16_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1578  RISE       2
I__951/I                      LocalMux                       0              4058   5943  RISE       1
I__951/O                      LocalMux                     485              4543   5943  RISE       1
I__953/I                      InMux                          0              4543   5943  RISE       1
I__953/O                      InMux                        382              4924   5943  RISE       1
counter_3_30_LC_6_16_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_29_LC_6_16_4/lcout
Path End         : counter_3_29_LC_6_16_4/in1
Capture Clock    : counter_3_29_LC_6_16_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_29_LC_6_16_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1650  RISE       2
I__956/I                      LocalMux                       0              4058   5757  RISE       1
I__956/O                      LocalMux                     485              4543   5757  RISE       1
I__958/I                      InMux                          0              4543   5757  RISE       1
I__958/O                      InMux                        382              4924   5757  RISE       1
counter_3_29_LC_6_16_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_28_LC_6_16_3/lcout
Path End         : counter_3_28_LC_6_16_3/in1
Capture Clock    : counter_3_28_LC_6_16_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_28_LC_6_16_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1774  RISE       2
I__961/I                      LocalMux                       0              4058   5571  RISE       1
I__961/O                      LocalMux                     485              4543   5571  RISE       1
I__963/I                      InMux                          0              4543   5571  RISE       1
I__963/O                      InMux                        382              4924   5571  RISE       1
counter_3_28_LC_6_16_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_27_LC_6_16_2/lcout
Path End         : counter_3_27_LC_6_16_2/in1
Capture Clock    : counter_3_27_LC_6_16_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_27_LC_6_16_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1496  RISE       2
I__966/I                      LocalMux                       0              4058   5386  RISE       1
I__966/O                      LocalMux                     485              4543   5386  RISE       1
I__968/I                      InMux                          0              4543   5386  RISE       1
I__968/O                      InMux                        382              4924   5386  RISE       1
counter_3_27_LC_6_16_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_26_LC_6_16_1/lcout
Path End         : counter_3_26_LC_6_16_1/in1
Capture Clock    : counter_3_26_LC_6_16_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_26_LC_6_16_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1393  RISE       2
I__972/I                      LocalMux                       0              4058   5200  RISE       1
I__972/O                      LocalMux                     485              4543   5200  RISE       1
I__974/I                      InMux                          0              4543   5200  RISE       1
I__974/O                      InMux                        382              4924   5200  RISE       1
counter_3_26_LC_6_16_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_25_LC_6_16_0/lcout
Path End         : counter_3_25_LC_6_16_0/in1
Capture Clock    : counter_3_25_LC_6_16_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_25_LC_6_16_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1465  RISE       2
I__806/I                      LocalMux                       0              4058   5014  RISE       1
I__806/O                      LocalMux                     485              4543   5014  RISE       1
I__808/I                      InMux                          0              4543   5014  RISE       1
I__808/O                      InMux                        382              4924   5014  RISE       1
counter_3_25_LC_6_16_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_24_LC_6_15_7/lcout
Path End         : counter_3_24_LC_6_15_7/in1
Capture Clock    : counter_3_24_LC_6_15_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_24_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1589  RISE       2
I__811/I                      LocalMux                       0              4058   4540  RISE       1
I__811/O                      LocalMux                     485              4543   4540  RISE       1
I__813/I                      InMux                          0              4543   4540  RISE       1
I__813/O                      InMux                        382              4924   4540  RISE       1
counter_3_24_LC_6_15_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_23_LC_6_15_6/lcout
Path End         : counter_3_23_LC_6_15_6/in1
Capture Clock    : counter_3_23_LC_6_15_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_23_LC_6_15_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1310  RISE       2
I__816/I                      LocalMux                       0              4058   4354  RISE       1
I__816/O                      LocalMux                     485              4543   4354  RISE       1
I__818/I                      InMux                          0              4543   4354  RISE       1
I__818/O                      InMux                        382              4924   4354  RISE       1
counter_3_23_LC_6_15_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_22_LC_6_15_5/lcout
Path End         : counter_3_22_LC_6_15_5/in1
Capture Clock    : counter_3_22_LC_6_15_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_22_LC_6_15_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1207  RISE       2
I__822/I                      LocalMux                       0              4058   4168  RISE       1
I__822/O                      LocalMux                     485              4543   4168  RISE       1
I__824/I                      InMux                          0              4543   4168  RISE       1
I__824/O                      InMux                        382              4924   4168  RISE       1
counter_3_22_LC_6_15_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_21_LC_6_15_4/lcout
Path End         : counter_3_21_LC_6_15_4/in1
Capture Clock    : counter_3_21_LC_6_15_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_21_LC_6_15_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1279  RISE       2
I__827/I                      LocalMux                       0              4058   3982  RISE       1
I__827/O                      LocalMux                     485              4543   3982  RISE       1
I__829/I                      InMux                          0              4543   3982  RISE       1
I__829/O                      InMux                        382              4924   3982  RISE       1
counter_3_21_LC_6_15_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_20_LC_6_15_3/lcout
Path End         : counter_3_20_LC_6_15_3/in1
Capture Clock    : counter_3_20_LC_6_15_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_20_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1403  RISE       2
I__832/I                      LocalMux                       0              4058   3797  RISE       1
I__832/O                      LocalMux                     485              4543   3797  RISE       1
I__834/I                      InMux                          0              4543   3797  RISE       1
I__834/O                      InMux                        382              4924   3797  RISE       1
counter_3_20_LC_6_15_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_19_LC_6_15_2/lcout
Path End         : counter_3_19_LC_6_15_2/in1
Capture Clock    : counter_3_19_LC_6_15_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_19_LC_6_15_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1640  RISE       2
I__837/I                      LocalMux                       0              4058   3611  RISE       1
I__837/O                      LocalMux                     485              4543   3611  RISE       1
I__839/I                      InMux                          0              4543   3611  RISE       1
I__839/O                      InMux                        382              4924   3611  RISE       1
counter_3_19_LC_6_15_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_18_LC_6_15_1/lcout
Path End         : counter_3_18_LC_6_15_1/in1
Capture Clock    : counter_3_18_LC_6_15_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_18_LC_6_15_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1537  RISE       2
I__843/I                      LocalMux                       0              4058   3425  RISE       1
I__843/O                      LocalMux                     485              4543   3425  RISE       1
I__845/I                      InMux                          0              4543   3425  RISE       1
I__845/O                      InMux                        382              4924   3425  RISE       1
counter_3_18_LC_6_15_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_17_LC_6_15_0/lcout
Path End         : counter_3_17_LC_6_15_0/in1
Capture Clock    : counter_3_17_LC_6_15_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_17_LC_6_15_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1609  RISE       2
I__764/I                      LocalMux                       0              4058   3239  RISE       1
I__764/O                      LocalMux                     485              4543   3239  RISE       1
I__766/I                      InMux                          0              4543   3239  RISE       1
I__766/O                      InMux                        382              4924   3239  RISE       1
counter_3_17_LC_6_15_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_16_LC_6_14_7/in1
Capture Clock    : counter_3_16_LC_6_14_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1733  RISE       2
I__769/I                      LocalMux                       0              4058   2765  RISE       1
I__769/O                      LocalMux                     485              4543   2765  RISE       1
I__771/I                      InMux                          0              4543   2765  RISE       1
I__771/O                      InMux                        382              4924   2765  RISE       1
counter_3_16_LC_6_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_15_LC_6_14_6/lcout
Path End         : counter_3_15_LC_6_14_6/in1
Capture Clock    : counter_3_15_LC_6_14_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_15_LC_6_14_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1454  RISE       2
I__774/I                      LocalMux                       0              4058   2579  RISE       1
I__774/O                      LocalMux                     485              4543   2579  RISE       1
I__776/I                      InMux                          0              4543   2579  RISE       1
I__776/O                      InMux                        382              4924   2579  RISE       1
counter_3_15_LC_6_14_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_14_LC_6_14_5/lcout
Path End         : counter_3_14_LC_6_14_5/in1
Capture Clock    : counter_3_14_LC_6_14_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_14_LC_6_14_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1351  RISE       2
I__780/I                      LocalMux                       0              4058   2393  RISE       1
I__780/O                      LocalMux                     485              4543   2393  RISE       1
I__782/I                      InMux                          0              4543   2393  RISE       1
I__782/O                      InMux                        382              4924   2393  RISE       1
counter_3_14_LC_6_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_13_LC_6_14_4/lcout
Path End         : counter_3_13_LC_6_14_4/in1
Capture Clock    : counter_3_13_LC_6_14_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_13_LC_6_14_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1423  RISE       2
I__785/I                      LocalMux                       0              4058   2208  RISE       1
I__785/O                      LocalMux                     485              4543   2208  RISE       1
I__787/I                      InMux                          0              4543   2208  RISE       1
I__787/O                      InMux                        382              4924   2208  RISE       1
counter_3_13_LC_6_14_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_12_LC_6_14_3/lcout
Path End         : counter_3_12_LC_6_14_3/in1
Capture Clock    : counter_3_12_LC_6_14_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_12_LC_6_14_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1547  RISE       2
I__790/I                      LocalMux                       0              4058   2022  RISE       1
I__790/O                      LocalMux                     485              4543   2022  RISE       1
I__792/I                      InMux                          0              4543   2022  RISE       1
I__792/O                      InMux                        382              4924   2022  RISE       1
counter_3_12_LC_6_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_11_LC_6_14_2/lcout
Path End         : counter_3_11_LC_6_14_2/in1
Capture Clock    : counter_3_11_LC_6_14_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_11_LC_6_14_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1269  RISE       2
I__795/I                      LocalMux                       0              4058   1836  RISE       1
I__795/O                      LocalMux                     485              4543   1836  RISE       1
I__797/I                      InMux                          0              4543   1836  RISE       1
I__797/O                      InMux                        382              4924   1836  RISE       1
counter_3_11_LC_6_14_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_10_LC_6_14_1/lcout
Path End         : counter_3_10_LC_6_14_1/in1
Capture Clock    : counter_3_10_LC_6_14_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_10_LC_6_14_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1166  RISE       2
I__801/I                      LocalMux                       0              4058   1650  RISE       1
I__801/O                      LocalMux                     485              4543   1650  RISE       1
I__803/I                      InMux                          0              4543   1650  RISE       1
I__803/O                      InMux                        382              4924   1650  RISE       1
counter_3_10_LC_6_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_9_LC_6_14_0/lcout
Path End         : counter_3_9_LC_6_14_0/in1
Capture Clock    : counter_3_9_LC_6_14_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_9_LC_6_14_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1238  RISE       2
I__703/I                     LocalMux                       0              4058   1465  RISE       1
I__703/O                     LocalMux                     485              4543   1465  RISE       1
I__705/I                     InMux                          0              4543   1465  RISE       1
I__705/O                     InMux                        382              4924   1465  RISE       1
counter_3_9_LC_6_14_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_8_LC_6_13_7/lcout
Path End         : counter_3_8_LC_6_13_7/in1
Capture Clock    : counter_3_8_LC_6_13_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_8_LC_6_13_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058    990  RISE       2
I__708/I                     LocalMux                       0              4058    990  RISE       1
I__708/O                     LocalMux                     485              4543    990  RISE       1
I__710/I                     InMux                          0              4543    990  RISE       1
I__710/O                     InMux                        382              4924    990  RISE       1
counter_3_8_LC_6_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_2_LC_6_13_1/lcout
Path End         : counter_3_2_LC_6_13_1/in1
Capture Clock    : counter_3_2_LC_6_13_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_2_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -124  RISE       2
I__759/I                     LocalMux                       0              4058   -124  RISE       1
I__759/O                     LocalMux                     485              4543   -124  RISE       1
I__761/I                     InMux                          0              4543   -124  RISE       1
I__761/O                     InMux                        382              4924   -124  RISE       1
counter_3_2_LC_6_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_7_LC_5_13_7/lcout
Path End         : counter_3_7_LC_5_13_7/in1
Capture Clock    : counter_3_7_LC_5_13_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_7_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058    804  RISE       3
I__716/I                     LocalMux                       0              4058   6521  RISE       1
I__716/O                     LocalMux                     485              4543   6521  RISE       1
I__719/I                     InMux                          0              4543   6521  RISE       1
I__719/O                     InMux                        382              4924   6521  RISE       1
counter_3_7_LC_5_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_2_LC_5_10_5/lcout
Path End         : counter_1_2_LC_5_10_5/in1
Capture Clock    : counter_1_2_LC_5_10_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_2_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2291  RISE       3
I__420/I                     LocalMux                       0              4058  -2291  RISE       1
I__420/O                     LocalMux                     485              4543  -2291  RISE       1
I__423/I                     InMux                          0              4543   6521  RISE       1
I__423/O                     InMux                        382              4924   6521  RISE       1
counter_1_2_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_5_LC_5_9_5/lcout
Path End         : counter_2_5_LC_5_9_5/in1
Capture Clock    : counter_2_5_LC_5_9_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_5_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -3632  RISE       3
I__599/I                    LocalMux                       0              4058   6521  RISE       1
I__599/O                    LocalMux                     485              4543   6521  RISE       1
I__602/I                    InMux                          0              4543   6521  RISE       1
I__602/O                    InMux                        382              4924   6521  RISE       1
counter_2_5_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_31_LC_4_12_6/lcout
Path End         : counter_1_31_LC_4_12_6/in1
Capture Clock    : counter_1_31_LC_4_12_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_31_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -991  RISE       2
I__490/I                      LocalMux                       0              4058   6521  RISE       1
I__490/O                      LocalMux                     485              4543   6521  RISE       1
I__492/I                      InMux                          0              4543   6521  RISE       1
I__492/O                      InMux                        382              4924   6521  RISE       1
counter_1_31_LC_4_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_30_LC_4_12_5/in1
Capture Clock    : counter_1_30_LC_4_12_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -898  RISE       2
I__486/I                      LocalMux                       0              4058   5943  RISE       1
I__486/O                      LocalMux                     485              4543   5943  RISE       1
I__488/I                      InMux                          0              4543   5943  RISE       1
I__488/O                      InMux                        382              4924   5943  RISE       1
counter_1_30_LC_4_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_29_LC_4_12_4/lcout
Path End         : counter_1_29_LC_4_12_4/in1
Capture Clock    : counter_1_29_LC_4_12_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_29_LC_4_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1022  RISE       2
I__495/I                      LocalMux                       0              4058   5757  RISE       1
I__495/O                      LocalMux                     485              4543   5757  RISE       1
I__497/I                      InMux                          0              4543   5757  RISE       1
I__497/O                      InMux                        382              4924   5757  RISE       1
counter_1_29_LC_4_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_28_LC_4_12_3/lcout
Path End         : counter_1_28_LC_4_12_3/in1
Capture Clock    : counter_1_28_LC_4_12_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_28_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1094  RISE       2
I__499/I                      LocalMux                       0              4058   5571  RISE       1
I__499/O                      LocalMux                     485              4543   5571  RISE       1
I__501/I                      InMux                          0              4543   5571  RISE       1
I__501/O                      InMux                        382              4924   5571  RISE       1
counter_1_28_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_27_LC_4_12_2/lcout
Path End         : counter_1_27_LC_4_12_2/in1
Capture Clock    : counter_1_27_LC_4_12_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_27_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1177  RISE       2
I__524/I                      LocalMux                       0              4058   5386  RISE       1
I__524/O                      LocalMux                     485              4543   5386  RISE       1
I__526/I                      InMux                          0              4543   5386  RISE       1
I__526/O                      InMux                        382              4924   5386  RISE       1
counter_1_27_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_26_LC_4_12_1/lcout
Path End         : counter_1_26_LC_4_12_1/in1
Capture Clock    : counter_1_26_LC_4_12_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_26_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1084  RISE       2
I__520/I                      LocalMux                       0              4058   5200  RISE       1
I__520/O                      LocalMux                     485              4543   5200  RISE       1
I__522/I                      InMux                          0              4543   5200  RISE       1
I__522/O                      InMux                        382              4924   5200  RISE       1
counter_1_26_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_25_LC_4_12_0/lcout
Path End         : counter_1_25_LC_4_12_0/in1
Capture Clock    : counter_1_25_LC_4_12_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_25_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1208  RISE       2
I__529/I                      LocalMux                       0              4058   5014  RISE       1
I__529/O                      LocalMux                     485              4543   5014  RISE       1
I__531/I                      InMux                          0              4543   5014  RISE       1
I__531/O                      InMux                        382              4924   5014  RISE       1
counter_1_25_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_24_LC_4_11_7/lcout
Path End         : counter_1_24_LC_4_11_7/in1
Capture Clock    : counter_1_24_LC_4_11_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_24_LC_4_11_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1280  RISE       2
I__533/I                      LocalMux                       0              4058   4540  RISE       1
I__533/O                      LocalMux                     485              4543   4540  RISE       1
I__535/I                      InMux                          0              4543   4540  RISE       1
I__535/O                      InMux                        382              4924   4540  RISE       1
counter_1_24_LC_4_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_23_LC_4_11_6/lcout
Path End         : counter_1_23_LC_4_11_6/in1
Capture Clock    : counter_1_23_LC_4_11_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_23_LC_4_11_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1270  RISE       2
I__554/I                      LocalMux                       0              4058   4354  RISE       1
I__554/O                      LocalMux                     485              4543   4354  RISE       1
I__556/I                      InMux                          0              4543   4354  RISE       1
I__556/O                      InMux                        382              4924   4354  RISE       1
counter_1_23_LC_4_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_22_LC_4_11_5/lcout
Path End         : counter_1_22_LC_4_11_5/in1
Capture Clock    : counter_1_22_LC_4_11_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_22_LC_4_11_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1362  RISE       2
I__558/I                      LocalMux                       0              4058   4168  RISE       1
I__558/O                      LocalMux                     485              4543   4168  RISE       1
I__560/I                      InMux                          0              4543   4168  RISE       1
I__560/O                      InMux                        382              4924   4168  RISE       1
counter_1_22_LC_4_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_21_LC_4_11_4/lcout
Path End         : counter_1_21_LC_4_11_4/in1
Capture Clock    : counter_1_21_LC_4_11_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_21_LC_4_11_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1466  RISE       2
I__567/I                      LocalMux                       0              4058   3982  RISE       1
I__567/O                      LocalMux                     485              4543   3982  RISE       1
I__569/I                      InMux                          0              4543   3982  RISE       1
I__569/O                      InMux                        382              4924   3982  RISE       1
counter_1_21_LC_4_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_20_LC_4_11_3/lcout
Path End         : counter_1_20_LC_4_11_3/in1
Capture Clock    : counter_1_20_LC_4_11_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_20_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1393  RISE       2
I__563/I                      LocalMux                       0              4058   3797  RISE       1
I__563/O                      LocalMux                     485              4543   3797  RISE       1
I__565/I                      InMux                          0              4543   3797  RISE       1
I__565/O                      InMux                        382              4924   3797  RISE       1
counter_1_20_LC_4_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_19_LC_4_11_2/lcout
Path End         : counter_1_19_LC_4_11_2/in1
Capture Clock    : counter_1_19_LC_4_11_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_19_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1455  RISE       2
I__537/I                      LocalMux                       0              4058   3611  RISE       1
I__537/O                      LocalMux                     485              4543   3611  RISE       1
I__539/I                      InMux                          0              4543   3611  RISE       1
I__539/O                      InMux                        382              4924   3611  RISE       1
counter_1_19_LC_4_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_18_LC_4_11_1/lcout
Path End         : counter_1_18_LC_4_11_1/in1
Capture Clock    : counter_1_18_LC_4_11_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_18_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1651  RISE       2
I__550/I                      LocalMux                       0              4058   3425  RISE       1
I__550/O                      LocalMux                     485              4543   3425  RISE       1
I__552/I                      InMux                          0              4543   3425  RISE       1
I__552/O                      InMux                        382              4924   3425  RISE       1
counter_1_18_LC_4_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_17_LC_4_11_0/lcout
Path End         : counter_1_17_LC_4_11_0/in1
Capture Clock    : counter_1_17_LC_4_11_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_17_LC_4_11_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1548  RISE       2
I__541/I                      LocalMux                       0              4058   3239  RISE       1
I__541/O                      LocalMux                     485              4543   3239  RISE       1
I__543/I                      InMux                          0              4543   3239  RISE       1
I__543/O                      InMux                        382              4924   3239  RISE       1
counter_1_17_LC_4_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_16_LC_4_10_7/lcout
Path End         : counter_1_16_LC_4_10_7/in1
Capture Clock    : counter_1_16_LC_4_10_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_16_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1579  RISE       2
I__546/I                      LocalMux                       0              4058   2765  RISE       1
I__546/O                      LocalMux                     485              4543   2765  RISE       1
I__548/I                      InMux                          0              4543   2765  RISE       1
I__548/O                      InMux                        382              4924   2765  RISE       1
counter_1_16_LC_4_10_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_15_LC_4_10_6/lcout
Path End         : counter_1_15_LC_4_10_6/in1
Capture Clock    : counter_1_15_LC_4_10_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_15_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1641  RISE       2
I__503/I                      LocalMux                       0              4058   2579  RISE       1
I__503/O                      LocalMux                     485              4543   2579  RISE       1
I__505/I                      InMux                          0              4543   2579  RISE       1
I__505/O                      InMux                        382              4924   2579  RISE       1
counter_1_15_LC_4_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_14_LC_4_10_5/lcout
Path End         : counter_1_14_LC_4_10_5/in1
Capture Clock    : counter_1_14_LC_4_10_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_14_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1734  RISE       2
I__507/I                      LocalMux                       0              4058   2393  RISE       1
I__507/O                      LocalMux                     485              4543   2393  RISE       1
I__509/I                      InMux                          0              4543   2393  RISE       1
I__509/O                      InMux                        382              4924   2393  RISE       1
counter_1_14_LC_4_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_13_LC_4_10_4/lcout
Path End         : counter_1_13_LC_4_10_4/in1
Capture Clock    : counter_1_13_LC_4_10_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_13_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1837  RISE       2
I__516/I                      LocalMux                       0              4058   2208  RISE       1
I__516/O                      LocalMux                     485              4543   2208  RISE       1
I__518/I                      InMux                          0              4543   2208  RISE       1
I__518/O                      InMux                        382              4924   2208  RISE       1
counter_1_13_LC_4_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_12_LC_4_10_3/lcout
Path End         : counter_1_12_LC_4_10_3/in1
Capture Clock    : counter_1_12_LC_4_10_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_12_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1765  RISE       2
I__512/I                      LocalMux                       0              4058   2022  RISE       1
I__512/O                      LocalMux                     485              4543   2022  RISE       1
I__514/I                      InMux                          0              4543   2022  RISE       1
I__514/O                      InMux                        382              4924   2022  RISE       1
counter_1_12_LC_4_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_11_LC_4_10_2/lcout
Path End         : counter_1_11_LC_4_10_2/in1
Capture Clock    : counter_1_11_LC_4_10_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_11_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1951  RISE       2
I__438/I                      LocalMux                       0              4058   1836  RISE       1
I__438/O                      LocalMux                     485              4543   1836  RISE       1
I__440/I                      InMux                          0              4543   1836  RISE       1
I__440/O                      InMux                        382              4924   1836  RISE       1
counter_1_11_LC_4_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_10_LC_4_10_1/lcout
Path End         : counter_1_10_LC_4_10_1/in1
Capture Clock    : counter_1_10_LC_4_10_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_10_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1827  RISE       2
I__429/I                      LocalMux                       0              4058   1650  RISE       1
I__429/O                      LocalMux                     485              4543   1650  RISE       1
I__431/I                      InMux                          0              4543   1650  RISE       1
I__431/O                      InMux                        382              4924   1650  RISE       1
counter_1_10_LC_4_10_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_9_LC_4_10_0/lcout
Path End         : counter_1_9_LC_4_10_0/in1
Capture Clock    : counter_1_9_LC_4_10_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_9_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1920  RISE       2
I__433/I                     LocalMux                       0              4058   1465  RISE       1
I__433/O                     LocalMux                     485              4543   1465  RISE       1
I__435/I                     InMux                          0              4543   1465  RISE       1
I__435/O                     InMux                        382              4924   1465  RISE       1
counter_1_9_LC_4_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_8_LC_4_9_7/lcout
Path End         : counter_1_8_LC_4_9_7/in1
Capture Clock    : counter_1_8_LC_4_9_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_8_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2023  RISE       2
I__442/I                    LocalMux                       0              4058    990  RISE       1
I__442/O                    LocalMux                     485              4543    990  RISE       1
I__444/I                    InMux                          0              4543    990  RISE       1
I__444/O                    InMux                        382              4924    990  RISE       1
counter_1_8_LC_4_9_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_7_LC_4_9_6/lcout
Path End         : counter_1_7_LC_4_9_6/in1
Capture Clock    : counter_1_7_LC_4_9_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_7_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2012  RISE       2
I__453/I                    LocalMux                       0              4058    804  RISE       1
I__453/O                    LocalMux                     485              4543    804  RISE       1
I__455/I                    InMux                          0              4543    804  RISE       1
I__455/O                    InMux                        382              4924    804  RISE       1
counter_1_7_LC_4_9_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_6_LC_4_9_5/lcout
Path End         : counter_1_6_LC_4_9_5/in1
Capture Clock    : counter_1_6_LC_4_9_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_6_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2105  RISE       2
I__457/I                    LocalMux                       0              4058    619  RISE       1
I__457/O                    LocalMux                     485              4543    619  RISE       1
I__459/I                    InMux                          0              4543    619  RISE       1
I__459/O                    InMux                        382              4924    619  RISE       1
counter_1_6_LC_4_9_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_5_LC_4_9_4/lcout
Path End         : counter_1_5_LC_4_9_4/in1
Capture Clock    : counter_1_5_LC_4_9_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_5_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2209  RISE       2
I__466/I                    LocalMux                       0              4058    433  RISE       1
I__466/O                    LocalMux                     485              4543    433  RISE       1
I__468/I                    InMux                          0              4543    433  RISE       1
I__468/O                    InMux                        382              4924    433  RISE       1
counter_1_5_LC_4_9_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_4_LC_4_9_3/lcout
Path End         : counter_1_4_LC_4_9_3/in1
Capture Clock    : counter_1_4_LC_4_9_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_4_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2136  RISE       2
I__462/I                    LocalMux                       0              4058    247  RISE       1
I__462/O                    LocalMux                     485              4543    247  RISE       1
I__464/I                    InMux                          0              4543    247  RISE       1
I__464/O                    InMux                        382              4924    247  RISE       1
counter_1_4_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_31_LC_1_12_6/lcout
Path End         : counter_2_31_LC_1_12_6/in1
Capture Clock    : counter_2_31_LC_1_12_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_31_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2136  RISE       2
I__225/I                      LocalMux                       0              4058   6521  RISE       1
I__225/O                      LocalMux                     485              4543   6521  RISE       1
I__227/I                      InMux                          0              4543   6521  RISE       1
I__227/O                      InMux                        382              4924   6521  RISE       1
counter_2_31_LC_1_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_30_LC_1_12_5/lcout
Path End         : counter_2_30_LC_1_12_5/in1
Capture Clock    : counter_2_30_LC_1_12_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_30_LC_1_12_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1785  RISE       2
I__231/I                      LocalMux                       0              4058   5943  RISE       1
I__231/O                      LocalMux                     485              4543   5943  RISE       1
I__233/I                      InMux                          0              4543   5943  RISE       1
I__233/O                      InMux                        382              4924   5943  RISE       1
counter_2_30_LC_1_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_29_LC_1_12_4/in1
Capture Clock    : counter_2_29_LC_1_12_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1301  RISE       2
I__237/I                      LocalMux                       0              4058   5757  RISE       1
I__237/O                      LocalMux                     485              4543   5757  RISE       1
I__239/I                      InMux                          0              4543   5757  RISE       1
I__239/O                      InMux                        382              4924   5757  RISE       1
counter_2_29_LC_1_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_28_LC_1_12_3/lcout
Path End         : counter_2_28_LC_1_12_3/in1
Capture Clock    : counter_2_28_LC_1_12_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_28_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1373  RISE       2
I__241/I                      LocalMux                       0              4058   5571  RISE       1
I__241/O                      LocalMux                     485              4543   5571  RISE       1
I__243/I                      InMux                          0              4543   5571  RISE       1
I__243/O                      InMux                        382              4924   5571  RISE       1
counter_2_28_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_27_LC_1_12_2/lcout
Path End         : counter_2_27_LC_1_12_2/in1
Capture Clock    : counter_2_27_LC_1_12_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_27_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1362  RISE       2
I__245/I                      LocalMux                       0              4058   5386  RISE       1
I__245/O                      LocalMux                     485              4543   5386  RISE       1
I__247/I                      InMux                          0              4543   5386  RISE       1
I__247/O                      InMux                        382              4924   5386  RISE       1
counter_2_27_LC_1_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_26_LC_1_12_1/lcout
Path End         : counter_2_26_LC_1_12_1/in1
Capture Clock    : counter_2_26_LC_1_12_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_26_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1455  RISE       2
I__249/I                      LocalMux                       0              4058   5200  RISE       1
I__249/O                      LocalMux                     485              4543   5200  RISE       1
I__251/I                      InMux                          0              4543   5200  RISE       1
I__251/O                      InMux                        382              4924   5200  RISE       1
counter_2_26_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_25_LC_1_12_0/lcout
Path End         : counter_2_25_LC_1_12_0/in1
Capture Clock    : counter_2_25_LC_1_12_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_25_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1558  RISE       2
I__258/I                      LocalMux                       0              4058   5014  RISE       1
I__258/O                      LocalMux                     485              4543   5014  RISE       1
I__260/I                      InMux                          0              4543   5014  RISE       1
I__260/O                      InMux                        382              4924   5014  RISE       1
counter_2_25_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_24_LC_1_11_7/lcout
Path End         : counter_2_24_LC_1_11_7/in1
Capture Clock    : counter_2_24_LC_1_11_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_24_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1486  RISE       2
I__254/I                      LocalMux                       0              4058   4540  RISE       1
I__254/O                      LocalMux                     485              4543   4540  RISE       1
I__256/I                      InMux                          0              4543   4540  RISE       1
I__256/O                      InMux                        382              4924   4540  RISE       1
counter_2_24_LC_1_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_23_LC_1_11_6/lcout
Path End         : counter_2_23_LC_1_11_6/in1
Capture Clock    : counter_2_23_LC_1_11_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_23_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1672  RISE       2
I__334/I                      LocalMux                       0              4058   4354  RISE       1
I__334/O                      LocalMux                     485              4543   4354  RISE       1
I__336/I                      InMux                          0              4543   4354  RISE       1
I__336/O                      InMux                        382              4924   4354  RISE       1
counter_2_23_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_22_LC_1_11_5/lcout
Path End         : counter_2_22_LC_1_11_5/in1
Capture Clock    : counter_2_22_LC_1_11_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_22_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1641  RISE       2
I__329/I                      LocalMux                       0              4058   4168  RISE       1
I__329/O                      LocalMux                     485              4543   4168  RISE       1
I__331/I                      InMux                          0              4543   4168  RISE       1
I__331/O                      InMux                        382              4924   4168  RISE       1
counter_2_22_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_21_LC_1_11_4/lcout
Path End         : counter_2_21_LC_1_11_4/in1
Capture Clock    : counter_2_21_LC_1_11_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_21_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1548  RISE       2
I__325/I                      LocalMux                       0              4058   3982  RISE       1
I__325/O                      LocalMux                     485              4543   3982  RISE       1
I__327/I                      InMux                          0              4543   3982  RISE       1
I__327/O                      InMux                        382              4924   3982  RISE       1
counter_2_21_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_20_LC_1_11_3/lcout
Path End         : counter_2_20_LC_1_11_3/in1
Capture Clock    : counter_2_20_LC_1_11_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_20_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1744  RISE       2
I__338/I                      LocalMux                       0              4058   3797  RISE       1
I__338/O                      LocalMux                     485              4543   3797  RISE       1
I__340/I                      InMux                          0              4543   3797  RISE       1
I__340/O                      InMux                        382              4924   3797  RISE       1
counter_2_20_LC_1_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_19_LC_1_11_2/lcout
Path End         : counter_2_19_LC_1_11_2/in1
Capture Clock    : counter_2_19_LC_1_11_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_19_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1858  RISE       2
I__351/I                      LocalMux                       0              4058   3611  RISE       1
I__351/O                      LocalMux                     485              4543   3611  RISE       1
I__353/I                      InMux                          0              4543   3611  RISE       1
I__353/O                      InMux                        382              4924   3611  RISE       1
counter_2_19_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_18_LC_1_11_1/lcout
Path End         : counter_2_18_LC_1_11_1/in1
Capture Clock    : counter_2_18_LC_1_11_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_18_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1827  RISE       2
I__346/I                      LocalMux                       0              4058   3425  RISE       1
I__346/O                      LocalMux                     485              4543   3425  RISE       1
I__348/I                      InMux                          0              4543   3425  RISE       1
I__348/O                      InMux                        382              4924   3425  RISE       1
counter_2_18_LC_1_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_17_LC_1_11_0/lcout
Path End         : counter_2_17_LC_1_11_0/in1
Capture Clock    : counter_2_17_LC_1_11_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_17_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1930  RISE       2
I__355/I                      LocalMux                       0              4058   3239  RISE       1
I__355/O                      LocalMux                     485              4543   3239  RISE       1
I__357/I                      InMux                          0              4543   3239  RISE       1
I__357/O                      InMux                        382              4924   3239  RISE       1
counter_2_17_LC_1_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_16_LC_1_10_7/lcout
Path End         : counter_2_16_LC_1_10_7/in1
Capture Clock    : counter_2_16_LC_1_10_7/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_16_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1734  RISE       2
I__342/I                      LocalMux                       0              4058   2765  RISE       1
I__342/O                      LocalMux                     485              4543   2765  RISE       1
I__344/I                      InMux                          0              4543   2765  RISE       1
I__344/O                      InMux                        382              4924   2765  RISE       1
counter_2_16_LC_1_10_7/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_15_LC_1_10_6/lcout
Path End         : counter_2_15_LC_1_10_6/in1
Capture Clock    : counter_2_15_LC_1_10_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_15_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -1920  RISE       2
I__359/I                      LocalMux                       0              4058   2579  RISE       1
I__359/O                      LocalMux                     485              4543   2579  RISE       1
I__361/I                      InMux                          0              4543   2579  RISE       1
I__361/O                      InMux                        382              4924   2579  RISE       1
counter_2_15_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_14_LC_1_10_5/lcout
Path End         : counter_2_14_LC_1_10_5/in1
Capture Clock    : counter_2_14_LC_1_10_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_14_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2116  RISE       2
I__372/I                      LocalMux                       0              4058   2393  RISE       1
I__372/O                      LocalMux                     485              4543   2393  RISE       1
I__374/I                      InMux                          0              4543   2393  RISE       1
I__374/O                      InMux                        382              4924   2393  RISE       1
counter_2_14_LC_1_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_13_LC_1_10_4/lcout
Path End         : counter_2_13_LC_1_10_4/in1
Capture Clock    : counter_2_13_LC_1_10_4/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_13_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2012  RISE       2
I__363/I                      LocalMux                       0              4058   2208  RISE       1
I__363/O                      LocalMux                     485              4543   2208  RISE       1
I__365/I                      InMux                          0              4543   2208  RISE       1
I__365/O                      InMux                        382              4924   2208  RISE       1
counter_2_13_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_12_LC_1_10_3/lcout
Path End         : counter_2_12_LC_1_10_3/in1
Capture Clock    : counter_2_12_LC_1_10_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_12_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2043  RISE       2
I__368/I                      LocalMux                       0              4058   2022  RISE       1
I__368/O                      LocalMux                     485              4543   2022  RISE       1
I__370/I                      InMux                          0              4543   2022  RISE       1
I__370/O                      InMux                        382              4924   2022  RISE       1
counter_2_12_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_11_LC_1_10_2/lcout
Path End         : counter_2_11_LC_1_10_2/in1
Capture Clock    : counter_2_11_LC_1_10_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_11_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2621  RISE       2
I__281/I                      LocalMux                       0              4058   1836  RISE       1
I__281/O                      LocalMux                     485              4543   1836  RISE       1
I__283/I                      InMux                          0              4543   1836  RISE       1
I__283/O                      InMux                        382              4924   1836  RISE       1
counter_2_11_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_10_LC_1_10_1/lcout
Path End         : counter_2_10_LC_1_10_1/in1
Capture Clock    : counter_2_10_LC_1_10_1/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2714  RISE       2
I__285/I                      LocalMux                       0              4058   1650  RISE       1
I__285/O                      LocalMux                     485              4543   1650  RISE       1
I__287/I                      InMux                          0              4543   1650  RISE       1
I__287/O                      InMux                        382              4924   1650  RISE       1
counter_2_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_9_LC_1_10_0/lcout
Path End         : counter_2_9_LC_1_10_0/in1
Capture Clock    : counter_2_9_LC_1_10_0/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2817  RISE       2
I__294/I                     LocalMux                       0              4058   1465  RISE       1
I__294/O                     LocalMux                     485              4543   1465  RISE       1
I__296/I                     InMux                          0              4543   1465  RISE       1
I__296/O                     InMux                        382              4924   1465  RISE       1
counter_2_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_3_LC_1_9_2/lcout
Path End         : counter_2_3_LC_1_9_2/in1
Capture Clock    : counter_2_3_LC_1_9_2/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2745  RISE       2
I__290/I                    LocalMux                       0              4058     61  RISE       1
I__290/O                    LocalMux                     485              4543     61  RISE       1
I__292/I                    InMux                          0              4543     61  RISE       1
I__292/O                    InMux                        382              4924     61  RISE       1
counter_2_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_1_LC_2_8_6/in1
Capture Clock    : counter_2_1_LC_2_8_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -3044  RISE       4
I__305/I                    LocalMux                       0              4058   6417  RISE       1
I__305/O                    LocalMux                     485              4543   6417  RISE       1
I__308/I                    InMux                          0              4543   6521  RISE       1
I__308/O                    InMux                        382              4924   6521  RISE       1
counter_2_1_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_6_LC_2_10_6/in1
Capture Clock    : counter_2_6_LC_2_10_6/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -4159  RISE       3
I__577/I                     LocalMux                       0              4058   6521  RISE       1
I__577/O                     LocalMux                     485              4543   6521  RISE       1
I__580/I                     InMux                          0              4543   6521  RISE       1
I__580/O                     InMux                        382              4924   6521  RISE       1
counter_2_6_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_1_LC_5_13_3/in1
Capture Clock    : counter_3_1_LC_5_13_3/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -310  RISE       3
I__673/I                     LocalMux                       0              4058   6521  RISE       1
I__673/O                     LocalMux                     485              4543   6521  RISE       1
I__676/I                     InMux                          0              4543   6521  RISE       1
I__676/O                     InMux                        382              4924   6521  RISE       1
counter_3_1_LC_5_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_4_LC_5_13_5/in1
Capture Clock    : counter_3_4_LC_5_13_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058    247  RISE       3
I__744/I                     LocalMux                       0              4058   6521  RISE       1
I__744/O                     LocalMux                     485              4543   6521  RISE       1
I__747/I                     InMux                          0              4543   6521  RISE       1
I__747/O                     InMux                        382              4924   6521  RISE       1
counter_3_4_LC_5_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : clk_1MHz_LC_7_13_5/in1
Capture Clock    : clk_1MHz_LC_7_13_5/clk
Setup Constraint : 8770p
Path slack       : 6521p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -588
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11445

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   2693  RISE       5
I__891/I                  LocalMux                       0              4058   6521  RISE       1
I__891/O                  LocalMux                     485              4543   6521  RISE       1
I__895/I                  InMux                          0              4543   6521  RISE       1
I__895/O                  InMux                        382              4924   6521  RISE       1
clk_1MHz_LC_7_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4924   6521  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1Khz_LC_2_14_7/lcout
Path End         : clk_1Khz_LC_2_14_7/in2
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Setup Constraint : 8770p
Path slack       : 6562p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -547
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11486

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1Khz_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   2301  RISE       3
I__904/I                  LocalMux                       0              4058   6562  RISE       1
I__904/O                  LocalMux                     485              4543   6562  RISE       1
I__907/I                  InMux                          0              4543   6562  RISE       1
I__907/O                  InMux                        382              4924   6562  RISE       1
I__910/I                  CascadeMux                     0              4924   6562  RISE       1
I__910/O                  CascadeMux                     0              4924   6562  RISE       1
clk_1Khz_LC_2_14_7/in2    LogicCell40_SEQ_MODE_1000      0              4924   6562  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_1_LC_5_10_6/in2
Capture Clock    : counter_1_1_LC_5_10_6/clk
Setup Constraint : 8770p
Path slack       : 6562p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -547
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11486

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2394  RISE       3
I__604/I                     LocalMux                       0              4058  -2394  RISE       1
I__604/O                     LocalMux                     485              4543  -2394  RISE       1
I__607/I                     InMux                          0              4543   6562  RISE       1
I__607/O                     InMux                        382              4924   6562  RISE       1
I__609/I                     CascadeMux                     0              4924   6562  RISE       1
I__609/O                     CascadeMux                     0              4924   6562  RISE       1
counter_1_1_LC_5_10_6/in2    LogicCell40_SEQ_MODE_1000      0              4924   6562  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_6_LC_5_13_4/lcout
Path End         : counter_3_6_LC_5_13_4/in3
Capture Clock    : counter_3_6_LC_5_13_4/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_6_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058    619  RISE       3
I__725/I                     LocalMux                       0              4058   6706  RISE       1
I__725/O                     LocalMux                     485              4543   6706  RISE       1
I__728/I                     InMux                          0              4543   6706  RISE       1
I__728/O                     InMux                        382              4924   6706  RISE       1
counter_3_6_LC_5_13_4/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_5_LC_5_13_0/lcout
Path End         : counter_3_5_LC_5_13_0/in3
Capture Clock    : counter_3_5_LC_5_13_0/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_5_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058    433  RISE       3
I__734/I                     LocalMux                       0              4058   6706  RISE       1
I__734/O                     LocalMux                     485              4543   6706  RISE       1
I__737/I                     InMux                          0              4543   6706  RISE       1
I__737/O                     InMux                        382              4924   6706  RISE       1
counter_3_5_LC_5_13_0/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_4_LC_5_9_6/lcout
Path End         : counter_2_4_LC_5_9_6/in3
Capture Clock    : counter_2_4_LC_5_9_6/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_4_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -3560  RISE       3
I__592/I                    LocalMux                       0              4058   6706  RISE       1
I__592/O                    LocalMux                     485              4543   6706  RISE       1
I__595/I                    InMux                          0              4543   6706  RISE       1
I__595/O                    InMux                        382              4924   6706  RISE       1
counter_2_4_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_7_LC_2_10_7/lcout
Path End         : counter_2_7_LC_2_10_7/in3
Capture Clock    : counter_2_7_LC_2_10_7/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_7_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2941  RISE       3
I__263/I                     LocalMux                       0              4058   6706  RISE       1
I__263/O                     LocalMux                     485              4543   6706  RISE       1
I__266/I                     InMux                          0              4543   6706  RISE       1
I__266/O                     InMux                        382              4924   6706  RISE       1
counter_2_7_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_8_LC_2_10_3/lcout
Path End         : counter_2_8_LC_2_10_3/in3
Capture Clock    : counter_2_8_LC_2_10_3/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_8_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2848  RISE       3
I__274/I                     LocalMux                       0              4058   6706  RISE       1
I__274/O                     LocalMux                     485              4543   6706  RISE       1
I__277/I                     InMux                          0              4543   6706  RISE       1
I__277/O                     InMux                        382              4924   6706  RISE       1
counter_2_8_LC_2_10_3/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_1_LC_2_8_6/lcout
Path End         : counter_2_1_LC_2_8_6/in3
Capture Clock    : counter_2_1_LC_2_8_6/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2972  RISE       3
I__299/I                    LocalMux                       0              4058   6706  RISE       1
I__299/O                    LocalMux                     485              4543   6706  RISE       1
I__302/I                    InMux                          0              4543   6706  RISE       1
I__302/O                    InMux                        382              4924   6706  RISE       1
counter_2_1_LC_2_8_6/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_2_LC_5_9_3/in3
Capture Clock    : counter_2_2_LC_5_9_3/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -3529  RISE       3
I__584/I                    LocalMux                       0              4058   6706  RISE       1
I__584/O                    LocalMux                     485              4543   6706  RISE       1
I__587/I                    InMux                          0              4543   6706  RISE       1
I__587/O                    InMux                        382              4924   6706  RISE       1
counter_2_2_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_0_LC_5_10_4/in3
Capture Clock    : counter_1_0_LC_5_10_4/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058  -2322  RISE       4
I__611/I                     LocalMux                       0              4058  -2322  RISE       1
I__611/O                     LocalMux                     485              4543  -2322  RISE       1
I__615/I                     InMux                          0              4543   6706  RISE       1
I__615/O                     InMux                        382              4924   6706  RISE       1
counter_1_0_LC_5_10_4/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_0_LC_5_13_2/in3
Capture Clock    : counter_3_0_LC_5_13_2/clk
Setup Constraint : 8770p
Path slack       : 6707p

Capture Clock Arrival Time (counter|CLK_27mhz:R#2)    8770
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            3263
- Setup Time                                          -402
--------------------------------------------------   ----- 
End-of-path required time (ps)                       11631

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4924
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   -269  RISE       4
I__664/I                     LocalMux                       0              4058   6417  RISE       1
I__664/O                     LocalMux                     485              4543   6417  RISE       1
I__668/I                     InMux                          0              4543   6706  RISE       1
I__668/O                     InMux                        382              4924   6706  RISE       1
counter_3_0_LC_5_13_2/in3    LogicCell40_SEQ_MODE_1000      0              4924   6706  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_2HzZ0_LC_5_12_4/lcout
Path End         : clk_2Hz
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8258
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12316
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_2HzZ0_LC_5_12_4/lcout          LogicCell40_SEQ_MODE_1000    794              4058   +INF  RISE       2
I__631/I                           Odrv12                         0              4058   +INF  RISE       1
I__631/O                           Odrv12                       722              4780   +INF  RISE       1
I__633/I                           Sp12to4                        0              4780   +INF  RISE       1
I__633/O                           Sp12to4                      629              5409   +INF  RISE       1
I__634/I                           Span4Mux_h                     0              5409   +INF  RISE       1
I__634/O                           Span4Mux_h                   444              5853   +INF  RISE       1
I__635/I                           Span4Mux_s0_h                  0              5853   +INF  RISE       1
I__635/O                           Span4Mux_s0_h                217              6070   +INF  RISE       1
I__636/I                           LocalMux                       0              6070   +INF  RISE       1
I__636/O                           LocalMux                     485              6555   +INF  RISE       1
I__637/I                           IoInMux                        0              6555   +INF  RISE       1
I__637/O                           IoInMux                      382              6936   +INF  RISE       1
clk_2Hz_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6936   +INF  RISE       1
clk_2Hz_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3291             10228   +INF  FALL       1
clk_2Hz_obuf_iopad/DIN             IO_PAD                         0             10228   +INF  FALL       1
clk_2Hz_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12316   +INF  FALL       1
clk_2Hz                            counter                        0             12316   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : clk_1MHz_LC_7_13_5/in1
Capture Clock    : clk_1MHz_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__891/I                  LocalMux                       0              4058   1568  FALL       1
I__891/O                  LocalMux                     454              4512   1568  FALL       1
I__895/I                  InMux                          0              4512   1568  FALL       1
I__895/O                  InMux                        320              4831   1568  FALL       1
clk_1MHz_LC_7_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_31_LC_6_16_6/lcout
Path End         : counter_3_31_LC_6_16_6/in1
Capture Clock    : counter_3_31_LC_6_16_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_31_LC_6_16_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__944/I                      LocalMux                       0              4058   1568  FALL       1
I__944/O                      LocalMux                     454              4512   1568  FALL       1
I__946/I                      InMux                          0              4512   1568  FALL       1
I__946/O                      InMux                        320              4831   1568  FALL       1
counter_3_31_LC_6_16_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_30_LC_6_16_5/lcout
Path End         : counter_3_30_LC_6_16_5/in1
Capture Clock    : counter_3_30_LC_6_16_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_30_LC_6_16_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__951/I                      LocalMux                       0              4058   1568  FALL       1
I__951/O                      LocalMux                     454              4512   1568  FALL       1
I__953/I                      InMux                          0              4512   1568  FALL       1
I__953/O                      InMux                        320              4831   1568  FALL       1
counter_3_30_LC_6_16_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_29_LC_6_16_4/lcout
Path End         : counter_3_29_LC_6_16_4/in1
Capture Clock    : counter_3_29_LC_6_16_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_29_LC_6_16_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__956/I                      LocalMux                       0              4058   1568  FALL       1
I__956/O                      LocalMux                     454              4512   1568  FALL       1
I__958/I                      InMux                          0              4512   1568  FALL       1
I__958/O                      InMux                        320              4831   1568  FALL       1
counter_3_29_LC_6_16_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_28_LC_6_16_3/lcout
Path End         : counter_3_28_LC_6_16_3/in1
Capture Clock    : counter_3_28_LC_6_16_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_28_LC_6_16_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__961/I                      LocalMux                       0              4058   1568  FALL       1
I__961/O                      LocalMux                     454              4512   1568  FALL       1
I__963/I                      InMux                          0              4512   1568  FALL       1
I__963/O                      InMux                        320              4831   1568  FALL       1
counter_3_28_LC_6_16_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_27_LC_6_16_2/lcout
Path End         : counter_3_27_LC_6_16_2/in1
Capture Clock    : counter_3_27_LC_6_16_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_27_LC_6_16_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__966/I                      LocalMux                       0              4058   1568  FALL       1
I__966/O                      LocalMux                     454              4512   1568  FALL       1
I__968/I                      InMux                          0              4512   1568  FALL       1
I__968/O                      InMux                        320              4831   1568  FALL       1
counter_3_27_LC_6_16_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_26_LC_6_16_1/lcout
Path End         : counter_3_26_LC_6_16_1/in1
Capture Clock    : counter_3_26_LC_6_16_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_26_LC_6_16_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__972/I                      LocalMux                       0              4058   1568  FALL       1
I__972/O                      LocalMux                     454              4512   1568  FALL       1
I__974/I                      InMux                          0              4512   1568  FALL       1
I__974/O                      InMux                        320              4831   1568  FALL       1
counter_3_26_LC_6_16_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_25_LC_6_16_0/lcout
Path End         : counter_3_25_LC_6_16_0/in1
Capture Clock    : counter_3_25_LC_6_16_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_25_LC_6_16_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__806/I                      LocalMux                       0              4058   1568  FALL       1
I__806/O                      LocalMux                     454              4512   1568  FALL       1
I__808/I                      InMux                          0              4512   1568  FALL       1
I__808/O                      InMux                        320              4831   1568  FALL       1
counter_3_25_LC_6_16_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_24_LC_6_15_7/lcout
Path End         : counter_3_24_LC_6_15_7/in1
Capture Clock    : counter_3_24_LC_6_15_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_24_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__811/I                      LocalMux                       0              4058   1568  FALL       1
I__811/O                      LocalMux                     454              4512   1568  FALL       1
I__813/I                      InMux                          0              4512   1568  FALL       1
I__813/O                      InMux                        320              4831   1568  FALL       1
counter_3_24_LC_6_15_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_23_LC_6_15_6/lcout
Path End         : counter_3_23_LC_6_15_6/in1
Capture Clock    : counter_3_23_LC_6_15_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_23_LC_6_15_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__816/I                      LocalMux                       0              4058   1568  FALL       1
I__816/O                      LocalMux                     454              4512   1568  FALL       1
I__818/I                      InMux                          0              4512   1568  FALL       1
I__818/O                      InMux                        320              4831   1568  FALL       1
counter_3_23_LC_6_15_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_22_LC_6_15_5/lcout
Path End         : counter_3_22_LC_6_15_5/in1
Capture Clock    : counter_3_22_LC_6_15_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_22_LC_6_15_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__822/I                      LocalMux                       0              4058   1568  FALL       1
I__822/O                      LocalMux                     454              4512   1568  FALL       1
I__824/I                      InMux                          0              4512   1568  FALL       1
I__824/O                      InMux                        320              4831   1568  FALL       1
counter_3_22_LC_6_15_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_21_LC_6_15_4/lcout
Path End         : counter_3_21_LC_6_15_4/in1
Capture Clock    : counter_3_21_LC_6_15_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_21_LC_6_15_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__827/I                      LocalMux                       0              4058   1568  FALL       1
I__827/O                      LocalMux                     454              4512   1568  FALL       1
I__829/I                      InMux                          0              4512   1568  FALL       1
I__829/O                      InMux                        320              4831   1568  FALL       1
counter_3_21_LC_6_15_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_20_LC_6_15_3/lcout
Path End         : counter_3_20_LC_6_15_3/in1
Capture Clock    : counter_3_20_LC_6_15_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_20_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__832/I                      LocalMux                       0              4058   1568  FALL       1
I__832/O                      LocalMux                     454              4512   1568  FALL       1
I__834/I                      InMux                          0              4512   1568  FALL       1
I__834/O                      InMux                        320              4831   1568  FALL       1
counter_3_20_LC_6_15_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_19_LC_6_15_2/lcout
Path End         : counter_3_19_LC_6_15_2/in1
Capture Clock    : counter_3_19_LC_6_15_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_19_LC_6_15_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__837/I                      LocalMux                       0              4058   1568  FALL       1
I__837/O                      LocalMux                     454              4512   1568  FALL       1
I__839/I                      InMux                          0              4512   1568  FALL       1
I__839/O                      InMux                        320              4831   1568  FALL       1
counter_3_19_LC_6_15_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_18_LC_6_15_1/lcout
Path End         : counter_3_18_LC_6_15_1/in1
Capture Clock    : counter_3_18_LC_6_15_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_18_LC_6_15_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__843/I                      LocalMux                       0              4058   1568  FALL       1
I__843/O                      LocalMux                     454              4512   1568  FALL       1
I__845/I                      InMux                          0              4512   1568  FALL       1
I__845/O                      InMux                        320              4831   1568  FALL       1
counter_3_18_LC_6_15_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_17_LC_6_15_0/lcout
Path End         : counter_3_17_LC_6_15_0/in1
Capture Clock    : counter_3_17_LC_6_15_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_17_LC_6_15_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__764/I                      LocalMux                       0              4058   1568  FALL       1
I__764/O                      LocalMux                     454              4512   1568  FALL       1
I__766/I                      InMux                          0              4512   1568  FALL       1
I__766/O                      InMux                        320              4831   1568  FALL       1
counter_3_17_LC_6_15_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_16_LC_6_14_7/in1
Capture Clock    : counter_3_16_LC_6_14_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__769/I                      LocalMux                       0              4058   1568  FALL       1
I__769/O                      LocalMux                     454              4512   1568  FALL       1
I__771/I                      InMux                          0              4512   1568  FALL       1
I__771/O                      InMux                        320              4831   1568  FALL       1
counter_3_16_LC_6_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_15_LC_6_14_6/lcout
Path End         : counter_3_15_LC_6_14_6/in1
Capture Clock    : counter_3_15_LC_6_14_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_15_LC_6_14_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__774/I                      LocalMux                       0              4058   1568  FALL       1
I__774/O                      LocalMux                     454              4512   1568  FALL       1
I__776/I                      InMux                          0              4512   1568  FALL       1
I__776/O                      InMux                        320              4831   1568  FALL       1
counter_3_15_LC_6_14_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_14_LC_6_14_5/lcout
Path End         : counter_3_14_LC_6_14_5/in1
Capture Clock    : counter_3_14_LC_6_14_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_14_LC_6_14_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__780/I                      LocalMux                       0              4058   1568  FALL       1
I__780/O                      LocalMux                     454              4512   1568  FALL       1
I__782/I                      InMux                          0              4512   1568  FALL       1
I__782/O                      InMux                        320              4831   1568  FALL       1
counter_3_14_LC_6_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_13_LC_6_14_4/lcout
Path End         : counter_3_13_LC_6_14_4/in1
Capture Clock    : counter_3_13_LC_6_14_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_13_LC_6_14_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__785/I                      LocalMux                       0              4058   1568  FALL       1
I__785/O                      LocalMux                     454              4512   1568  FALL       1
I__787/I                      InMux                          0              4512   1568  FALL       1
I__787/O                      InMux                        320              4831   1568  FALL       1
counter_3_13_LC_6_14_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_12_LC_6_14_3/lcout
Path End         : counter_3_12_LC_6_14_3/in1
Capture Clock    : counter_3_12_LC_6_14_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_12_LC_6_14_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__790/I                      LocalMux                       0              4058   1568  FALL       1
I__790/O                      LocalMux                     454              4512   1568  FALL       1
I__792/I                      InMux                          0              4512   1568  FALL       1
I__792/O                      InMux                        320              4831   1568  FALL       1
counter_3_12_LC_6_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_11_LC_6_14_2/lcout
Path End         : counter_3_11_LC_6_14_2/in1
Capture Clock    : counter_3_11_LC_6_14_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_11_LC_6_14_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__795/I                      LocalMux                       0              4058   1568  FALL       1
I__795/O                      LocalMux                     454              4512   1568  FALL       1
I__797/I                      InMux                          0              4512   1568  FALL       1
I__797/O                      InMux                        320              4831   1568  FALL       1
counter_3_11_LC_6_14_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_10_LC_6_14_1/lcout
Path End         : counter_3_10_LC_6_14_1/in1
Capture Clock    : counter_3_10_LC_6_14_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_10_LC_6_14_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__801/I                      LocalMux                       0              4058   1568  FALL       1
I__801/O                      LocalMux                     454              4512   1568  FALL       1
I__803/I                      InMux                          0              4512   1568  FALL       1
I__803/O                      InMux                        320              4831   1568  FALL       1
counter_3_10_LC_6_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_9_LC_6_14_0/lcout
Path End         : counter_3_9_LC_6_14_0/in1
Capture Clock    : counter_3_9_LC_6_14_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_9_LC_6_14_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__703/I                     LocalMux                       0              4058   1568  FALL       1
I__703/O                     LocalMux                     454              4512   1568  FALL       1
I__705/I                     InMux                          0              4512   1568  FALL       1
I__705/O                     InMux                        320              4831   1568  FALL       1
counter_3_9_LC_6_14_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_8_LC_6_13_7/lcout
Path End         : counter_3_8_LC_6_13_7/in1
Capture Clock    : counter_3_8_LC_6_13_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_8_LC_6_13_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__708/I                     LocalMux                       0              4058   1568  FALL       1
I__708/O                     LocalMux                     454              4512   1568  FALL       1
I__710/I                     InMux                          0              4512   1568  FALL       1
I__710/O                     InMux                        320              4831   1568  FALL       1
counter_3_8_LC_6_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_2_LC_6_13_1/lcout
Path End         : counter_3_2_LC_6_13_1/in1
Capture Clock    : counter_3_2_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_2_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__759/I                     LocalMux                       0              4058   1568  FALL       1
I__759/O                     LocalMux                     454              4512   1568  FALL       1
I__761/I                     InMux                          0              4512   1568  FALL       1
I__761/O                     InMux                        320              4831   1568  FALL       1
counter_3_2_LC_6_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_7_LC_5_13_7/lcout
Path End         : counter_3_7_LC_5_13_7/in1
Capture Clock    : counter_3_7_LC_5_13_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_7_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__716/I                     LocalMux                       0              4058   1568  FALL       1
I__716/O                     LocalMux                     454              4512   1568  FALL       1
I__719/I                     InMux                          0              4512   1568  FALL       1
I__719/O                     InMux                        320              4831   1568  FALL       1
counter_3_7_LC_5_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_4_LC_5_13_5/in1
Capture Clock    : counter_3_4_LC_5_13_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__744/I                     LocalMux                       0              4058   1568  FALL       1
I__744/O                     LocalMux                     454              4512   1568  FALL       1
I__747/I                     InMux                          0              4512   1568  FALL       1
I__747/O                     InMux                        320              4831   1568  FALL       1
counter_3_4_LC_5_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_6_LC_5_13_4/lcout
Path End         : counter_3_6_LC_5_13_4/in3
Capture Clock    : counter_3_6_LC_5_13_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_6_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__725/I                     LocalMux                       0              4058   1568  FALL       1
I__725/O                     LocalMux                     454              4512   1568  FALL       1
I__728/I                     InMux                          0              4512   1568  FALL       1
I__728/O                     InMux                        320              4831   1568  FALL       1
counter_3_6_LC_5_13_4/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_1_LC_5_13_3/lcout
Path End         : counter_3_1_LC_5_13_3/in1
Capture Clock    : counter_3_1_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_1_LC_5_13_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__673/I                     LocalMux                       0              4058   1568  FALL       1
I__673/O                     LocalMux                     454              4512   1568  FALL       1
I__676/I                     InMux                          0              4512   1568  FALL       1
I__676/O                     InMux                        320              4831   1568  FALL       1
counter_3_1_LC_5_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_1_LC_5_13_3/in0
Capture Clock    : counter_3_1_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__664/I                     LocalMux                       0              4058   1568  FALL       1
I__664/O                     LocalMux                     454              4512   1568  FALL       1
I__667/I                     InMux                          0              4512   1568  FALL       1
I__667/O                     InMux                        320              4831   1568  FALL       1
counter_3_1_LC_5_13_3/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_3_LC_5_13_1/lcout
Path End         : counter_3_3_LC_5_13_1/in0
Capture Clock    : counter_3_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_3_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__753/I                     LocalMux                       0              4058   1568  FALL       1
I__753/O                     LocalMux                     454              4512   1568  FALL       1
I__756/I                     InMux                          0              4512   1568  FALL       1
I__756/O                     InMux                        320              4831   1568  FALL       1
counter_3_3_LC_5_13_1/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_5_LC_5_13_0/lcout
Path End         : counter_3_5_LC_5_13_0/in3
Capture Clock    : counter_3_5_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_5_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__734/I                     LocalMux                       0              4058   1568  FALL       1
I__734/O                     LocalMux                     454              4512   1568  FALL       1
I__737/I                     InMux                          0              4512   1568  FALL       1
I__737/O                     InMux                        320              4831   1568  FALL       1
counter_3_5_LC_5_13_0/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_2HzZ0_LC_5_12_4/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in0
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_2HzZ0_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__630/I                   LocalMux                       0              4058   1568  FALL       1
I__630/O                   LocalMux                     454              4512   1568  FALL       1
I__632/I                   InMux                          0              4512   1568  FALL       1
I__632/O                   InMux                        320              4831   1568  FALL       1
clk_2HzZ0_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_1_LC_5_10_6/in2
Capture Clock    : counter_1_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__604/I                     LocalMux                       0              4058   1568  FALL       1
I__604/O                     LocalMux                     454              4512   1568  FALL       1
I__607/I                     InMux                          0              4512   1568  FALL       1
I__607/O                     InMux                        320              4831   1568  FALL       1
I__609/I                     CascadeMux                     0              4831   1568  FALL       1
I__609/O                     CascadeMux                     0              4831   1568  FALL       1
counter_1_1_LC_5_10_6/in2    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_2_LC_5_10_5/lcout
Path End         : counter_1_2_LC_5_10_5/in1
Capture Clock    : counter_1_2_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_2_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__420/I                     LocalMux                       0              4058   1568  FALL       1
I__420/O                     LocalMux                     454              4512   1568  FALL       1
I__423/I                     InMux                          0              4512   1568  FALL       1
I__423/O                     InMux                        320              4831   1568  FALL       1
counter_1_2_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_0_LC_5_10_4/in3
Capture Clock    : counter_1_0_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__611/I                     LocalMux                       0              4058   1568  FALL       1
I__611/O                     LocalMux                     454              4512   1568  FALL       1
I__615/I                     InMux                          0              4512   1568  FALL       1
I__615/O                     InMux                        320              4831   1568  FALL       1
counter_1_0_LC_5_10_4/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_3_LC_5_10_1/lcout
Path End         : counter_1_3_LC_5_10_1/in0
Capture Clock    : counter_1_3_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_3_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__445/I                     LocalMux                       0              4058   1568  FALL       1
I__445/O                     LocalMux                     454              4512   1568  FALL       1
I__448/I                     InMux                          0              4512   1568  FALL       1
I__448/O                     InMux                        320              4831   1568  FALL       1
counter_1_3_LC_5_10_1/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_4_LC_5_9_6/lcout
Path End         : counter_2_4_LC_5_9_6/in3
Capture Clock    : counter_2_4_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_4_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__592/I                    LocalMux                       0              4058   1568  FALL       1
I__592/O                    LocalMux                     454              4512   1568  FALL       1
I__595/I                    InMux                          0              4512   1568  FALL       1
I__595/O                    InMux                        320              4831   1568  FALL       1
counter_2_4_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_5_LC_5_9_5/lcout
Path End         : counter_2_5_LC_5_9_5/in1
Capture Clock    : counter_2_5_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_5_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__599/I                    LocalMux                       0              4058   1568  FALL       1
I__599/O                    LocalMux                     454              4512   1568  FALL       1
I__602/I                    InMux                          0              4512   1568  FALL       1
I__602/O                    InMux                        320              4831   1568  FALL       1
counter_2_5_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_2_LC_5_9_3/lcout
Path End         : counter_2_2_LC_5_9_3/in3
Capture Clock    : counter_2_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_2_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__584/I                    LocalMux                       0              4058   1568  FALL       1
I__584/O                    LocalMux                     454              4512   1568  FALL       1
I__587/I                    InMux                          0              4512   1568  FALL       1
I__587/O                    InMux                        320              4831   1568  FALL       1
counter_2_2_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_31_LC_4_12_6/lcout
Path End         : counter_1_31_LC_4_12_6/in1
Capture Clock    : counter_1_31_LC_4_12_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_31_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__490/I                      LocalMux                       0              4058   1568  FALL       1
I__490/O                      LocalMux                     454              4512   1568  FALL       1
I__492/I                      InMux                          0              4512   1568  FALL       1
I__492/O                      InMux                        320              4831   1568  FALL       1
counter_1_31_LC_4_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_30_LC_4_12_5/in1
Capture Clock    : counter_1_30_LC_4_12_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__486/I                      LocalMux                       0              4058   1568  FALL       1
I__486/O                      LocalMux                     454              4512   1568  FALL       1
I__488/I                      InMux                          0              4512   1568  FALL       1
I__488/O                      InMux                        320              4831   1568  FALL       1
counter_1_30_LC_4_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_29_LC_4_12_4/lcout
Path End         : counter_1_29_LC_4_12_4/in1
Capture Clock    : counter_1_29_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_29_LC_4_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__495/I                      LocalMux                       0              4058   1568  FALL       1
I__495/O                      LocalMux                     454              4512   1568  FALL       1
I__497/I                      InMux                          0              4512   1568  FALL       1
I__497/O                      InMux                        320              4831   1568  FALL       1
counter_1_29_LC_4_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_28_LC_4_12_3/lcout
Path End         : counter_1_28_LC_4_12_3/in1
Capture Clock    : counter_1_28_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_28_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__499/I                      LocalMux                       0              4058   1568  FALL       1
I__499/O                      LocalMux                     454              4512   1568  FALL       1
I__501/I                      InMux                          0              4512   1568  FALL       1
I__501/O                      InMux                        320              4831   1568  FALL       1
counter_1_28_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_27_LC_4_12_2/lcout
Path End         : counter_1_27_LC_4_12_2/in1
Capture Clock    : counter_1_27_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_27_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__524/I                      LocalMux                       0              4058   1568  FALL       1
I__524/O                      LocalMux                     454              4512   1568  FALL       1
I__526/I                      InMux                          0              4512   1568  FALL       1
I__526/O                      InMux                        320              4831   1568  FALL       1
counter_1_27_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_26_LC_4_12_1/lcout
Path End         : counter_1_26_LC_4_12_1/in1
Capture Clock    : counter_1_26_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_26_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__520/I                      LocalMux                       0              4058   1568  FALL       1
I__520/O                      LocalMux                     454              4512   1568  FALL       1
I__522/I                      InMux                          0              4512   1568  FALL       1
I__522/O                      InMux                        320              4831   1568  FALL       1
counter_1_26_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_25_LC_4_12_0/lcout
Path End         : counter_1_25_LC_4_12_0/in1
Capture Clock    : counter_1_25_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_25_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__529/I                      LocalMux                       0              4058   1568  FALL       1
I__529/O                      LocalMux                     454              4512   1568  FALL       1
I__531/I                      InMux                          0              4512   1568  FALL       1
I__531/O                      InMux                        320              4831   1568  FALL       1
counter_1_25_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_24_LC_4_11_7/lcout
Path End         : counter_1_24_LC_4_11_7/in1
Capture Clock    : counter_1_24_LC_4_11_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_24_LC_4_11_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__533/I                      LocalMux                       0              4058   1568  FALL       1
I__533/O                      LocalMux                     454              4512   1568  FALL       1
I__535/I                      InMux                          0              4512   1568  FALL       1
I__535/O                      InMux                        320              4831   1568  FALL       1
counter_1_24_LC_4_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_23_LC_4_11_6/lcout
Path End         : counter_1_23_LC_4_11_6/in1
Capture Clock    : counter_1_23_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_23_LC_4_11_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__554/I                      LocalMux                       0              4058   1568  FALL       1
I__554/O                      LocalMux                     454              4512   1568  FALL       1
I__556/I                      InMux                          0              4512   1568  FALL       1
I__556/O                      InMux                        320              4831   1568  FALL       1
counter_1_23_LC_4_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_22_LC_4_11_5/lcout
Path End         : counter_1_22_LC_4_11_5/in1
Capture Clock    : counter_1_22_LC_4_11_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_22_LC_4_11_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__558/I                      LocalMux                       0              4058   1568  FALL       1
I__558/O                      LocalMux                     454              4512   1568  FALL       1
I__560/I                      InMux                          0              4512   1568  FALL       1
I__560/O                      InMux                        320              4831   1568  FALL       1
counter_1_22_LC_4_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_21_LC_4_11_4/lcout
Path End         : counter_1_21_LC_4_11_4/in1
Capture Clock    : counter_1_21_LC_4_11_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_21_LC_4_11_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__567/I                      LocalMux                       0              4058   1568  FALL       1
I__567/O                      LocalMux                     454              4512   1568  FALL       1
I__569/I                      InMux                          0              4512   1568  FALL       1
I__569/O                      InMux                        320              4831   1568  FALL       1
counter_1_21_LC_4_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_20_LC_4_11_3/lcout
Path End         : counter_1_20_LC_4_11_3/in1
Capture Clock    : counter_1_20_LC_4_11_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_20_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__563/I                      LocalMux                       0              4058   1568  FALL       1
I__563/O                      LocalMux                     454              4512   1568  FALL       1
I__565/I                      InMux                          0              4512   1568  FALL       1
I__565/O                      InMux                        320              4831   1568  FALL       1
counter_1_20_LC_4_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_19_LC_4_11_2/lcout
Path End         : counter_1_19_LC_4_11_2/in1
Capture Clock    : counter_1_19_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_19_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__537/I                      LocalMux                       0              4058   1568  FALL       1
I__537/O                      LocalMux                     454              4512   1568  FALL       1
I__539/I                      InMux                          0              4512   1568  FALL       1
I__539/O                      InMux                        320              4831   1568  FALL       1
counter_1_19_LC_4_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_18_LC_4_11_1/lcout
Path End         : counter_1_18_LC_4_11_1/in1
Capture Clock    : counter_1_18_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_18_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__550/I                      LocalMux                       0              4058   1568  FALL       1
I__550/O                      LocalMux                     454              4512   1568  FALL       1
I__552/I                      InMux                          0              4512   1568  FALL       1
I__552/O                      InMux                        320              4831   1568  FALL       1
counter_1_18_LC_4_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_17_LC_4_11_0/lcout
Path End         : counter_1_17_LC_4_11_0/in1
Capture Clock    : counter_1_17_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_17_LC_4_11_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__541/I                      LocalMux                       0              4058   1568  FALL       1
I__541/O                      LocalMux                     454              4512   1568  FALL       1
I__543/I                      InMux                          0              4512   1568  FALL       1
I__543/O                      InMux                        320              4831   1568  FALL       1
counter_1_17_LC_4_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_16_LC_4_10_7/lcout
Path End         : counter_1_16_LC_4_10_7/in1
Capture Clock    : counter_1_16_LC_4_10_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_16_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__546/I                      LocalMux                       0              4058   1568  FALL       1
I__546/O                      LocalMux                     454              4512   1568  FALL       1
I__548/I                      InMux                          0              4512   1568  FALL       1
I__548/O                      InMux                        320              4831   1568  FALL       1
counter_1_16_LC_4_10_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_15_LC_4_10_6/lcout
Path End         : counter_1_15_LC_4_10_6/in1
Capture Clock    : counter_1_15_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_15_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__503/I                      LocalMux                       0              4058   1568  FALL       1
I__503/O                      LocalMux                     454              4512   1568  FALL       1
I__505/I                      InMux                          0              4512   1568  FALL       1
I__505/O                      InMux                        320              4831   1568  FALL       1
counter_1_15_LC_4_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_14_LC_4_10_5/lcout
Path End         : counter_1_14_LC_4_10_5/in1
Capture Clock    : counter_1_14_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_14_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__507/I                      LocalMux                       0              4058   1568  FALL       1
I__507/O                      LocalMux                     454              4512   1568  FALL       1
I__509/I                      InMux                          0              4512   1568  FALL       1
I__509/O                      InMux                        320              4831   1568  FALL       1
counter_1_14_LC_4_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_13_LC_4_10_4/lcout
Path End         : counter_1_13_LC_4_10_4/in1
Capture Clock    : counter_1_13_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_13_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__516/I                      LocalMux                       0              4058   1568  FALL       1
I__516/O                      LocalMux                     454              4512   1568  FALL       1
I__518/I                      InMux                          0              4512   1568  FALL       1
I__518/O                      InMux                        320              4831   1568  FALL       1
counter_1_13_LC_4_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_12_LC_4_10_3/lcout
Path End         : counter_1_12_LC_4_10_3/in1
Capture Clock    : counter_1_12_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_12_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__512/I                      LocalMux                       0              4058   1568  FALL       1
I__512/O                      LocalMux                     454              4512   1568  FALL       1
I__514/I                      InMux                          0              4512   1568  FALL       1
I__514/O                      InMux                        320              4831   1568  FALL       1
counter_1_12_LC_4_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_11_LC_4_10_2/lcout
Path End         : counter_1_11_LC_4_10_2/in1
Capture Clock    : counter_1_11_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_11_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__438/I                      LocalMux                       0              4058   1568  FALL       1
I__438/O                      LocalMux                     454              4512   1568  FALL       1
I__440/I                      InMux                          0              4512   1568  FALL       1
I__440/O                      InMux                        320              4831   1568  FALL       1
counter_1_11_LC_4_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_10_LC_4_10_1/lcout
Path End         : counter_1_10_LC_4_10_1/in1
Capture Clock    : counter_1_10_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_10_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__429/I                      LocalMux                       0              4058   1568  FALL       1
I__429/O                      LocalMux                     454              4512   1568  FALL       1
I__431/I                      InMux                          0              4512   1568  FALL       1
I__431/O                      InMux                        320              4831   1568  FALL       1
counter_1_10_LC_4_10_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_9_LC_4_10_0/lcout
Path End         : counter_1_9_LC_4_10_0/in1
Capture Clock    : counter_1_9_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_9_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__433/I                     LocalMux                       0              4058   1568  FALL       1
I__433/O                     LocalMux                     454              4512   1568  FALL       1
I__435/I                     InMux                          0              4512   1568  FALL       1
I__435/O                     InMux                        320              4831   1568  FALL       1
counter_1_9_LC_4_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_8_LC_4_9_7/lcout
Path End         : counter_1_8_LC_4_9_7/in1
Capture Clock    : counter_1_8_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_8_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__442/I                    LocalMux                       0              4058   1568  FALL       1
I__442/O                    LocalMux                     454              4512   1568  FALL       1
I__444/I                    InMux                          0              4512   1568  FALL       1
I__444/O                    InMux                        320              4831   1568  FALL       1
counter_1_8_LC_4_9_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_7_LC_4_9_6/lcout
Path End         : counter_1_7_LC_4_9_6/in1
Capture Clock    : counter_1_7_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_7_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__453/I                    LocalMux                       0              4058   1568  FALL       1
I__453/O                    LocalMux                     454              4512   1568  FALL       1
I__455/I                    InMux                          0              4512   1568  FALL       1
I__455/O                    InMux                        320              4831   1568  FALL       1
counter_1_7_LC_4_9_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_6_LC_4_9_5/lcout
Path End         : counter_1_6_LC_4_9_5/in1
Capture Clock    : counter_1_6_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_6_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__457/I                    LocalMux                       0              4058   1568  FALL       1
I__457/O                    LocalMux                     454              4512   1568  FALL       1
I__459/I                    InMux                          0              4512   1568  FALL       1
I__459/O                    InMux                        320              4831   1568  FALL       1
counter_1_6_LC_4_9_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_5_LC_4_9_4/lcout
Path End         : counter_1_5_LC_4_9_4/in1
Capture Clock    : counter_1_5_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_5_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__466/I                    LocalMux                       0              4058   1568  FALL       1
I__466/O                    LocalMux                     454              4512   1568  FALL       1
I__468/I                    InMux                          0              4512   1568  FALL       1
I__468/O                    InMux                        320              4831   1568  FALL       1
counter_1_5_LC_4_9_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_4_LC_4_9_3/lcout
Path End         : counter_1_4_LC_4_9_3/in1
Capture Clock    : counter_1_4_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_4_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__462/I                    LocalMux                       0              4058   1568  FALL       1
I__462/O                    LocalMux                     454              4512   1568  FALL       1
I__464/I                    InMux                          0              4512   1568  FALL       1
I__464/O                    InMux                        320              4831   1568  FALL       1
counter_1_4_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1Khz_LC_2_14_7/lcout
Path End         : clk_1Khz_LC_2_14_7/in2
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1Khz_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__904/I                  LocalMux                       0              4058   1568  FALL       1
I__904/O                  LocalMux                     454              4512   1568  FALL       1
I__907/I                  InMux                          0              4512   1568  FALL       1
I__907/O                  InMux                        320              4831   1568  FALL       1
I__910/I                  CascadeMux                     0              4831   1568  FALL       1
I__910/O                  CascadeMux                     0              4831   1568  FALL       1
clk_1Khz_LC_2_14_7/in2    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_7_LC_2_10_7/lcout
Path End         : counter_2_7_LC_2_10_7/in3
Capture Clock    : counter_2_7_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_7_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__263/I                     LocalMux                       0              4058   1568  FALL       1
I__263/O                     LocalMux                     454              4512   1568  FALL       1
I__266/I                     InMux                          0              4512   1568  FALL       1
I__266/O                     InMux                        320              4831   1568  FALL       1
counter_2_7_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_6_LC_2_10_6/in1
Capture Clock    : counter_2_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__577/I                     LocalMux                       0              4058   1568  FALL       1
I__577/O                     LocalMux                     454              4512   1568  FALL       1
I__580/I                     InMux                          0              4512   1568  FALL       1
I__580/O                     InMux                        320              4831   1568  FALL       1
counter_2_6_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_8_LC_2_10_3/lcout
Path End         : counter_2_8_LC_2_10_3/in3
Capture Clock    : counter_2_8_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_8_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__274/I                     LocalMux                       0              4058   1568  FALL       1
I__274/O                     LocalMux                     454              4512   1568  FALL       1
I__277/I                     InMux                          0              4512   1568  FALL       1
I__277/O                     InMux                        320              4831   1568  FALL       1
counter_2_8_LC_2_10_3/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_1_LC_2_8_6/lcout
Path End         : counter_2_1_LC_2_8_6/in3
Capture Clock    : counter_2_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__299/I                    LocalMux                       0              4058   1568  FALL       1
I__299/O                    LocalMux                     454              4512   1568  FALL       1
I__302/I                    InMux                          0              4512   1568  FALL       1
I__302/O                    InMux                        320              4831   1568  FALL       1
counter_2_1_LC_2_8_6/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_1_LC_2_8_6/in1
Capture Clock    : counter_2_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__305/I                    LocalMux                       0              4058   1568  FALL       1
I__305/O                    LocalMux                     454              4512   1568  FALL       1
I__308/I                    InMux                          0              4512   1568  FALL       1
I__308/O                    InMux                        320              4831   1568  FALL       1
counter_2_1_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_31_LC_1_12_6/lcout
Path End         : counter_2_31_LC_1_12_6/in1
Capture Clock    : counter_2_31_LC_1_12_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_31_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__225/I                      LocalMux                       0              4058   1568  FALL       1
I__225/O                      LocalMux                     454              4512   1568  FALL       1
I__227/I                      InMux                          0              4512   1568  FALL       1
I__227/O                      InMux                        320              4831   1568  FALL       1
counter_2_31_LC_1_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_30_LC_1_12_5/lcout
Path End         : counter_2_30_LC_1_12_5/in1
Capture Clock    : counter_2_30_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_30_LC_1_12_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__231/I                      LocalMux                       0              4058   1568  FALL       1
I__231/O                      LocalMux                     454              4512   1568  FALL       1
I__233/I                      InMux                          0              4512   1568  FALL       1
I__233/O                      InMux                        320              4831   1568  FALL       1
counter_2_30_LC_1_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_29_LC_1_12_4/in1
Capture Clock    : counter_2_29_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__237/I                      LocalMux                       0              4058   1568  FALL       1
I__237/O                      LocalMux                     454              4512   1568  FALL       1
I__239/I                      InMux                          0              4512   1568  FALL       1
I__239/O                      InMux                        320              4831   1568  FALL       1
counter_2_29_LC_1_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_28_LC_1_12_3/lcout
Path End         : counter_2_28_LC_1_12_3/in1
Capture Clock    : counter_2_28_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_28_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__241/I                      LocalMux                       0              4058   1568  FALL       1
I__241/O                      LocalMux                     454              4512   1568  FALL       1
I__243/I                      InMux                          0              4512   1568  FALL       1
I__243/O                      InMux                        320              4831   1568  FALL       1
counter_2_28_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_27_LC_1_12_2/lcout
Path End         : counter_2_27_LC_1_12_2/in1
Capture Clock    : counter_2_27_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_27_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__245/I                      LocalMux                       0              4058   1568  FALL       1
I__245/O                      LocalMux                     454              4512   1568  FALL       1
I__247/I                      InMux                          0              4512   1568  FALL       1
I__247/O                      InMux                        320              4831   1568  FALL       1
counter_2_27_LC_1_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_26_LC_1_12_1/lcout
Path End         : counter_2_26_LC_1_12_1/in1
Capture Clock    : counter_2_26_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_26_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__249/I                      LocalMux                       0              4058   1568  FALL       1
I__249/O                      LocalMux                     454              4512   1568  FALL       1
I__251/I                      InMux                          0              4512   1568  FALL       1
I__251/O                      InMux                        320              4831   1568  FALL       1
counter_2_26_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_25_LC_1_12_0/lcout
Path End         : counter_2_25_LC_1_12_0/in1
Capture Clock    : counter_2_25_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_25_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__258/I                      LocalMux                       0              4058   1568  FALL       1
I__258/O                      LocalMux                     454              4512   1568  FALL       1
I__260/I                      InMux                          0              4512   1568  FALL       1
I__260/O                      InMux                        320              4831   1568  FALL       1
counter_2_25_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_24_LC_1_11_7/lcout
Path End         : counter_2_24_LC_1_11_7/in1
Capture Clock    : counter_2_24_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_24_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__254/I                      LocalMux                       0              4058   1568  FALL       1
I__254/O                      LocalMux                     454              4512   1568  FALL       1
I__256/I                      InMux                          0              4512   1568  FALL       1
I__256/O                      InMux                        320              4831   1568  FALL       1
counter_2_24_LC_1_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_23_LC_1_11_6/lcout
Path End         : counter_2_23_LC_1_11_6/in1
Capture Clock    : counter_2_23_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_23_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__334/I                      LocalMux                       0              4058   1568  FALL       1
I__334/O                      LocalMux                     454              4512   1568  FALL       1
I__336/I                      InMux                          0              4512   1568  FALL       1
I__336/O                      InMux                        320              4831   1568  FALL       1
counter_2_23_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_22_LC_1_11_5/lcout
Path End         : counter_2_22_LC_1_11_5/in1
Capture Clock    : counter_2_22_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_22_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__329/I                      LocalMux                       0              4058   1568  FALL       1
I__329/O                      LocalMux                     454              4512   1568  FALL       1
I__331/I                      InMux                          0              4512   1568  FALL       1
I__331/O                      InMux                        320              4831   1568  FALL       1
counter_2_22_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_21_LC_1_11_4/lcout
Path End         : counter_2_21_LC_1_11_4/in1
Capture Clock    : counter_2_21_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_21_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__325/I                      LocalMux                       0              4058   1568  FALL       1
I__325/O                      LocalMux                     454              4512   1568  FALL       1
I__327/I                      InMux                          0              4512   1568  FALL       1
I__327/O                      InMux                        320              4831   1568  FALL       1
counter_2_21_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_20_LC_1_11_3/lcout
Path End         : counter_2_20_LC_1_11_3/in1
Capture Clock    : counter_2_20_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_20_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__338/I                      LocalMux                       0              4058   1568  FALL       1
I__338/O                      LocalMux                     454              4512   1568  FALL       1
I__340/I                      InMux                          0              4512   1568  FALL       1
I__340/O                      InMux                        320              4831   1568  FALL       1
counter_2_20_LC_1_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_19_LC_1_11_2/lcout
Path End         : counter_2_19_LC_1_11_2/in1
Capture Clock    : counter_2_19_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_19_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__351/I                      LocalMux                       0              4058   1568  FALL       1
I__351/O                      LocalMux                     454              4512   1568  FALL       1
I__353/I                      InMux                          0              4512   1568  FALL       1
I__353/O                      InMux                        320              4831   1568  FALL       1
counter_2_19_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_18_LC_1_11_1/lcout
Path End         : counter_2_18_LC_1_11_1/in1
Capture Clock    : counter_2_18_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_18_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__346/I                      LocalMux                       0              4058   1568  FALL       1
I__346/O                      LocalMux                     454              4512   1568  FALL       1
I__348/I                      InMux                          0              4512   1568  FALL       1
I__348/O                      InMux                        320              4831   1568  FALL       1
counter_2_18_LC_1_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_17_LC_1_11_0/lcout
Path End         : counter_2_17_LC_1_11_0/in1
Capture Clock    : counter_2_17_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_17_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__355/I                      LocalMux                       0              4058   1568  FALL       1
I__355/O                      LocalMux                     454              4512   1568  FALL       1
I__357/I                      InMux                          0              4512   1568  FALL       1
I__357/O                      InMux                        320              4831   1568  FALL       1
counter_2_17_LC_1_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_16_LC_1_10_7/lcout
Path End         : counter_2_16_LC_1_10_7/in1
Capture Clock    : counter_2_16_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_16_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__342/I                      LocalMux                       0              4058   1568  FALL       1
I__342/O                      LocalMux                     454              4512   1568  FALL       1
I__344/I                      InMux                          0              4512   1568  FALL       1
I__344/O                      InMux                        320              4831   1568  FALL       1
counter_2_16_LC_1_10_7/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_15_LC_1_10_6/lcout
Path End         : counter_2_15_LC_1_10_6/in1
Capture Clock    : counter_2_15_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_15_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__359/I                      LocalMux                       0              4058   1568  FALL       1
I__359/O                      LocalMux                     454              4512   1568  FALL       1
I__361/I                      InMux                          0              4512   1568  FALL       1
I__361/O                      InMux                        320              4831   1568  FALL       1
counter_2_15_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_14_LC_1_10_5/lcout
Path End         : counter_2_14_LC_1_10_5/in1
Capture Clock    : counter_2_14_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_14_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__372/I                      LocalMux                       0              4058   1568  FALL       1
I__372/O                      LocalMux                     454              4512   1568  FALL       1
I__374/I                      InMux                          0              4512   1568  FALL       1
I__374/O                      InMux                        320              4831   1568  FALL       1
counter_2_14_LC_1_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_13_LC_1_10_4/lcout
Path End         : counter_2_13_LC_1_10_4/in1
Capture Clock    : counter_2_13_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_13_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__363/I                      LocalMux                       0              4058   1568  FALL       1
I__363/O                      LocalMux                     454              4512   1568  FALL       1
I__365/I                      InMux                          0              4512   1568  FALL       1
I__365/O                      InMux                        320              4831   1568  FALL       1
counter_2_13_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_12_LC_1_10_3/lcout
Path End         : counter_2_12_LC_1_10_3/in1
Capture Clock    : counter_2_12_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_12_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__368/I                      LocalMux                       0              4058   1568  FALL       1
I__368/O                      LocalMux                     454              4512   1568  FALL       1
I__370/I                      InMux                          0              4512   1568  FALL       1
I__370/O                      InMux                        320              4831   1568  FALL       1
counter_2_12_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_11_LC_1_10_2/lcout
Path End         : counter_2_11_LC_1_10_2/in1
Capture Clock    : counter_2_11_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_11_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__281/I                      LocalMux                       0              4058   1568  FALL       1
I__281/O                      LocalMux                     454              4512   1568  FALL       1
I__283/I                      InMux                          0              4512   1568  FALL       1
I__283/O                      InMux                        320              4831   1568  FALL       1
counter_2_11_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_10_LC_1_10_1/lcout
Path End         : counter_2_10_LC_1_10_1/in1
Capture Clock    : counter_2_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__285/I                      LocalMux                       0              4058   1568  FALL       1
I__285/O                      LocalMux                     454              4512   1568  FALL       1
I__287/I                      InMux                          0              4512   1568  FALL       1
I__287/O                      InMux                        320              4831   1568  FALL       1
counter_2_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_9_LC_1_10_0/lcout
Path End         : counter_2_9_LC_1_10_0/in1
Capture Clock    : counter_2_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__294/I                     LocalMux                       0              4058   1568  FALL       1
I__294/O                     LocalMux                     454              4512   1568  FALL       1
I__296/I                     InMux                          0              4512   1568  FALL       1
I__296/O                     InMux                        320              4831   1568  FALL       1
counter_2_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_3_LC_1_9_2/lcout
Path End         : counter_2_3_LC_1_9_2/in1
Capture Clock    : counter_2_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__290/I                    LocalMux                       0              4058   1568  FALL       1
I__290/O                    LocalMux                     454              4512   1568  FALL       1
I__292/I                    InMux                          0              4512   1568  FALL       1
I__292/O                    InMux                        320              4831   1568  FALL       1
counter_2_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_0_LC_2_8_3/in0
Capture Clock    : counter_2_0_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__305/I                    LocalMux                       0              4058   1568  FALL       1
I__305/O                    LocalMux                     454              4512   1568  FALL       1
I__309/I                    InMux                          0              4512   1568  FALL       1
I__309/O                    InMux                        320              4831   1568  FALL       1
counter_2_0_LC_2_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_0_LC_5_10_4/lcout
Path End         : counter_1_1_LC_5_10_6/in0
Capture Clock    : counter_1_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__613/I                     LocalMux                       0              4058   1568  FALL       1
I__613/O                     LocalMux                     454              4512   1568  FALL       1
I__617/I                     InMux                          0              4512   1568  FALL       1
I__617/O                     InMux                        320              4831   1568  FALL       1
counter_1_1_LC_5_10_6/in0    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_0_LC_5_13_2/in3
Capture Clock    : counter_3_0_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 1568p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                    773
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4831
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__664/I                     LocalMux                       0              4058   1568  FALL       1
I__664/O                     LocalMux                     454              4512   1568  FALL       1
I__668/I                     InMux                          0              4512   1568  FALL       1
I__668/O                     InMux                        320              4831   1568  FALL       1
counter_3_0_LC_5_13_2/in3    LogicCell40_SEQ_MODE_1000      0              4831   1568  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_2_LC_6_13_1/in3
Capture Clock    : counter_3_2_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 2084p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1289
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5347
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout             LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__662/I                                LocalMux                       0              4058   2084  FALL       1
I__662/O                                LocalMux                     454              4512   2084  FALL       1
I__665/I                                InMux                          0              4512   2084  FALL       1
I__665/O                                InMux                        320              4831   2084  FALL       1
I__669/I                                CascadeMux                     0              4831   2084  FALL       1
I__669/O                                CascadeMux                     0              4831   2084  FALL       1
counter_3_1_cry_1_c_LC_6_13_0/in2       LogicCell40_SEQ_MODE_0000      0              4831   2084  FALL       1
counter_3_1_cry_1_c_LC_6_13_0/carryout  LogicCell40_SEQ_MODE_0000    196              5028   2084  FALL       2
I__757/I                                InMux                          0              5028   2084  FALL       1
I__757/O                                InMux                        320              5347   2084  FALL       1
counter_3_2_LC_6_13_1/in3               LogicCell40_SEQ_MODE_1000      0              5347   2084  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_3_LC_1_9_2/in3
Capture Clock    : counter_2_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 2239p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1444
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5502
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__304/I                                         LocalMux                       0              4058   2239  FALL       1
I__304/O                                         LocalMux                     454              4512   2239  FALL       1
I__307/I                                         InMux                          0              4512   2239  FALL       1
I__307/O                                         InMux                        320              4831   2239  FALL       1
I__310/I                                         CascadeMux                     0              4831   2239  FALL       1
I__310/O                                         CascadeMux                     0              4831   2239  FALL       1
counter_2_1_cry_1_c_LC_1_9_0/in2                 LogicCell40_SEQ_MODE_0000      0              4831   2239  FALL       1
counter_2_1_cry_1_c_LC_1_9_0/carryout            LogicCell40_SEQ_MODE_0000    196              5028   2239  FALL       2
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5028   2239  FALL       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_0000    155              5182   2239  FALL       2
I__196/I                                         InMux                          0              5182   2239  FALL       1
I__196/O                                         InMux                        320              5502   2239  FALL       1
counter_2_3_LC_1_9_2/in3                         LogicCell40_SEQ_MODE_1000      0              5502   2239  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_3_LC_5_10_1/lcout
Path End         : counter_1_4_LC_4_9_3/in3
Capture Clock    : counter_1_4_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_3_LC_5_10_1/lcout                      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__446/I                                         LocalMux                       0              4058   2249  FALL       1
I__446/O                                         LocalMux                     454              4512   2249  FALL       1
I__449/I                                         InMux                          0              4512   2249  FALL       1
I__449/O                                         InMux                        320              4831   2249  FALL       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/in1       LogicCell40_SEQ_MODE_0000      0              4831   2249  FALL       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2249  FALL       2
I__375/I                                         InMux                          0              5193   2249  FALL       1
I__375/O                                         InMux                        320              5512   2249  FALL       1
counter_1_4_LC_4_9_3/in3                         LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_7_LC_5_13_7/lcout
Path End         : counter_3_8_LC_6_13_7/in3
Capture Clock    : counter_3_8_LC_6_13_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_7_LC_5_13_7/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__715/I                                          LocalMux                       0              4058   2249  FALL       1
I__715/O                                          LocalMux                     454              4512   2249  FALL       1
I__718/I                                          InMux                          0              4512   2249  FALL       1
I__718/O                                          InMux                        320              4831   2249  FALL       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/in1       LogicCell40_SEQ_MODE_0000      0              4831   2249  FALL       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2249  FALL       2
I__706/I                                          InMux                          0              5193   2249  FALL       1
I__706/O                                          InMux                        320              5512   2249  FALL       1
counter_3_8_LC_6_13_7/in3                         LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_30_LC_6_16_5/lcout
Path End         : counter_3_31_LC_6_16_6/in3
Capture Clock    : counter_3_31_LC_6_16_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_30_LC_6_16_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__951/I                         LocalMux                       0              4058   1568  FALL       1
I__951/O                         LocalMux                     454              4512   1568  FALL       1
I__953/I                         InMux                          0              4512   1568  FALL       1
I__953/O                         InMux                        320              4831   1568  FALL       1
counter_3_30_LC_6_16_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_30_LC_6_16_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       1
I__948/I                         InMux                          0              5193   2249  FALL       1
I__948/O                         InMux                        320              5512   2249  FALL       1
counter_3_31_LC_6_16_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_29_LC_6_16_4/lcout
Path End         : counter_3_30_LC_6_16_5/in3
Capture Clock    : counter_3_30_LC_6_16_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_29_LC_6_16_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__956/I                         LocalMux                       0              4058   1568  FALL       1
I__956/O                         LocalMux                     454              4512   1568  FALL       1
I__958/I                         InMux                          0              4512   1568  FALL       1
I__958/O                         InMux                        320              4831   1568  FALL       1
counter_3_29_LC_6_16_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_29_LC_6_16_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__949/I                         InMux                          0              5193   2249  FALL       1
I__949/O                         InMux                        320              5512   2249  FALL       1
counter_3_30_LC_6_16_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_28_LC_6_16_3/lcout
Path End         : counter_3_29_LC_6_16_4/in3
Capture Clock    : counter_3_29_LC_6_16_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_28_LC_6_16_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__961/I                         LocalMux                       0              4058   1568  FALL       1
I__961/O                         LocalMux                     454              4512   1568  FALL       1
I__963/I                         InMux                          0              4512   1568  FALL       1
I__963/O                         InMux                        320              4831   1568  FALL       1
counter_3_28_LC_6_16_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_28_LC_6_16_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__954/I                         InMux                          0              5193   2249  FALL       1
I__954/O                         InMux                        320              5512   2249  FALL       1
counter_3_29_LC_6_16_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_27_LC_6_16_2/lcout
Path End         : counter_3_28_LC_6_16_3/in3
Capture Clock    : counter_3_28_LC_6_16_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_27_LC_6_16_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__966/I                         LocalMux                       0              4058   1568  FALL       1
I__966/O                         LocalMux                     454              4512   1568  FALL       1
I__968/I                         InMux                          0              4512   1568  FALL       1
I__968/O                         InMux                        320              4831   1568  FALL       1
counter_3_27_LC_6_16_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_27_LC_6_16_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__959/I                         InMux                          0              5193   2249  FALL       1
I__959/O                         InMux                        320              5512   2249  FALL       1
counter_3_28_LC_6_16_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_26_LC_6_16_1/lcout
Path End         : counter_3_27_LC_6_16_2/in3
Capture Clock    : counter_3_27_LC_6_16_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_26_LC_6_16_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__972/I                         LocalMux                       0              4058   1568  FALL       1
I__972/O                         LocalMux                     454              4512   1568  FALL       1
I__974/I                         InMux                          0              4512   1568  FALL       1
I__974/O                         InMux                        320              4831   1568  FALL       1
counter_3_26_LC_6_16_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_26_LC_6_16_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__964/I                         InMux                          0              5193   2249  FALL       1
I__964/O                         InMux                        320              5512   2249  FALL       1
counter_3_27_LC_6_16_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_25_LC_6_16_0/lcout
Path End         : counter_3_26_LC_6_16_1/in3
Capture Clock    : counter_3_26_LC_6_16_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_25_LC_6_16_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__806/I                         LocalMux                       0              4058   1568  FALL       1
I__806/O                         LocalMux                     454              4512   1568  FALL       1
I__808/I                         InMux                          0              4512   1568  FALL       1
I__808/O                         InMux                        320              4831   1568  FALL       1
counter_3_25_LC_6_16_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_25_LC_6_16_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__970/I                         InMux                          0              5193   2249  FALL       1
I__970/O                         InMux                        320              5512   2249  FALL       1
counter_3_26_LC_6_16_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_23_LC_6_15_6/lcout
Path End         : counter_3_24_LC_6_15_7/in3
Capture Clock    : counter_3_24_LC_6_15_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_23_LC_6_15_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__816/I                         LocalMux                       0              4058   1568  FALL       1
I__816/O                         LocalMux                     454              4512   1568  FALL       1
I__818/I                         InMux                          0              4512   1568  FALL       1
I__818/O                         InMux                        320              4831   1568  FALL       1
counter_3_23_LC_6_15_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_23_LC_6_15_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__809/I                         InMux                          0              5193   2249  FALL       1
I__809/O                         InMux                        320              5512   2249  FALL       1
counter_3_24_LC_6_15_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_22_LC_6_15_5/lcout
Path End         : counter_3_23_LC_6_15_6/in3
Capture Clock    : counter_3_23_LC_6_15_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_22_LC_6_15_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__822/I                         LocalMux                       0              4058   1568  FALL       1
I__822/O                         LocalMux                     454              4512   1568  FALL       1
I__824/I                         InMux                          0              4512   1568  FALL       1
I__824/O                         InMux                        320              4831   1568  FALL       1
counter_3_22_LC_6_15_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_22_LC_6_15_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__814/I                         InMux                          0              5193   2249  FALL       1
I__814/O                         InMux                        320              5512   2249  FALL       1
counter_3_23_LC_6_15_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_21_LC_6_15_4/lcout
Path End         : counter_3_22_LC_6_15_5/in3
Capture Clock    : counter_3_22_LC_6_15_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_21_LC_6_15_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__827/I                         LocalMux                       0              4058   1568  FALL       1
I__827/O                         LocalMux                     454              4512   1568  FALL       1
I__829/I                         InMux                          0              4512   1568  FALL       1
I__829/O                         InMux                        320              4831   1568  FALL       1
counter_3_21_LC_6_15_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_21_LC_6_15_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__820/I                         InMux                          0              5193   2249  FALL       1
I__820/O                         InMux                        320              5512   2249  FALL       1
counter_3_22_LC_6_15_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_20_LC_6_15_3/lcout
Path End         : counter_3_21_LC_6_15_4/in3
Capture Clock    : counter_3_21_LC_6_15_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_20_LC_6_15_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__832/I                         LocalMux                       0              4058   1568  FALL       1
I__832/O                         LocalMux                     454              4512   1568  FALL       1
I__834/I                         InMux                          0              4512   1568  FALL       1
I__834/O                         InMux                        320              4831   1568  FALL       1
counter_3_20_LC_6_15_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_20_LC_6_15_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__825/I                         InMux                          0              5193   2249  FALL       1
I__825/O                         InMux                        320              5512   2249  FALL       1
counter_3_21_LC_6_15_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_19_LC_6_15_2/lcout
Path End         : counter_3_20_LC_6_15_3/in3
Capture Clock    : counter_3_20_LC_6_15_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_19_LC_6_15_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__837/I                         LocalMux                       0              4058   1568  FALL       1
I__837/O                         LocalMux                     454              4512   1568  FALL       1
I__839/I                         InMux                          0              4512   1568  FALL       1
I__839/O                         InMux                        320              4831   1568  FALL       1
counter_3_19_LC_6_15_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_19_LC_6_15_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__830/I                         InMux                          0              5193   2249  FALL       1
I__830/O                         InMux                        320              5512   2249  FALL       1
counter_3_20_LC_6_15_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_18_LC_6_15_1/lcout
Path End         : counter_3_19_LC_6_15_2/in3
Capture Clock    : counter_3_19_LC_6_15_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_18_LC_6_15_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__843/I                         LocalMux                       0              4058   1568  FALL       1
I__843/O                         LocalMux                     454              4512   1568  FALL       1
I__845/I                         InMux                          0              4512   1568  FALL       1
I__845/O                         InMux                        320              4831   1568  FALL       1
counter_3_18_LC_6_15_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_18_LC_6_15_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__835/I                         InMux                          0              5193   2249  FALL       1
I__835/O                         InMux                        320              5512   2249  FALL       1
counter_3_19_LC_6_15_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_17_LC_6_15_0/lcout
Path End         : counter_3_18_LC_6_15_1/in3
Capture Clock    : counter_3_18_LC_6_15_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_17_LC_6_15_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__764/I                         LocalMux                       0              4058   1568  FALL       1
I__764/O                         LocalMux                     454              4512   1568  FALL       1
I__766/I                         InMux                          0              4512   1568  FALL       1
I__766/O                         InMux                        320              4831   1568  FALL       1
counter_3_17_LC_6_15_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_17_LC_6_15_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__841/I                         InMux                          0              5193   2249  FALL       1
I__841/O                         InMux                        320              5512   2249  FALL       1
counter_3_18_LC_6_15_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_15_LC_6_14_6/lcout
Path End         : counter_3_16_LC_6_14_7/in3
Capture Clock    : counter_3_16_LC_6_14_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_15_LC_6_14_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__774/I                         LocalMux                       0              4058   1568  FALL       1
I__774/O                         LocalMux                     454              4512   1568  FALL       1
I__776/I                         InMux                          0              4512   1568  FALL       1
I__776/O                         InMux                        320              4831   1568  FALL       1
counter_3_15_LC_6_14_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_15_LC_6_14_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__767/I                         InMux                          0              5193   2249  FALL       1
I__767/O                         InMux                        320              5512   2249  FALL       1
counter_3_16_LC_6_14_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_14_LC_6_14_5/lcout
Path End         : counter_3_15_LC_6_14_6/in3
Capture Clock    : counter_3_15_LC_6_14_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_14_LC_6_14_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__780/I                         LocalMux                       0              4058   1568  FALL       1
I__780/O                         LocalMux                     454              4512   1568  FALL       1
I__782/I                         InMux                          0              4512   1568  FALL       1
I__782/O                         InMux                        320              4831   1568  FALL       1
counter_3_14_LC_6_14_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_14_LC_6_14_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__772/I                         InMux                          0              5193   2249  FALL       1
I__772/O                         InMux                        320              5512   2249  FALL       1
counter_3_15_LC_6_14_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_13_LC_6_14_4/lcout
Path End         : counter_3_14_LC_6_14_5/in3
Capture Clock    : counter_3_14_LC_6_14_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_13_LC_6_14_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__785/I                         LocalMux                       0              4058   1568  FALL       1
I__785/O                         LocalMux                     454              4512   1568  FALL       1
I__787/I                         InMux                          0              4512   1568  FALL       1
I__787/O                         InMux                        320              4831   1568  FALL       1
counter_3_13_LC_6_14_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_13_LC_6_14_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__778/I                         InMux                          0              5193   2249  FALL       1
I__778/O                         InMux                        320              5512   2249  FALL       1
counter_3_14_LC_6_14_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_12_LC_6_14_3/lcout
Path End         : counter_3_13_LC_6_14_4/in3
Capture Clock    : counter_3_13_LC_6_14_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_12_LC_6_14_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__790/I                         LocalMux                       0              4058   1568  FALL       1
I__790/O                         LocalMux                     454              4512   1568  FALL       1
I__792/I                         InMux                          0              4512   1568  FALL       1
I__792/O                         InMux                        320              4831   1568  FALL       1
counter_3_12_LC_6_14_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_12_LC_6_14_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__783/I                         InMux                          0              5193   2249  FALL       1
I__783/O                         InMux                        320              5512   2249  FALL       1
counter_3_13_LC_6_14_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_11_LC_6_14_2/lcout
Path End         : counter_3_12_LC_6_14_3/in3
Capture Clock    : counter_3_12_LC_6_14_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_11_LC_6_14_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__795/I                         LocalMux                       0              4058   1568  FALL       1
I__795/O                         LocalMux                     454              4512   1568  FALL       1
I__797/I                         InMux                          0              4512   1568  FALL       1
I__797/O                         InMux                        320              4831   1568  FALL       1
counter_3_11_LC_6_14_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_11_LC_6_14_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__788/I                         InMux                          0              5193   2249  FALL       1
I__788/O                         InMux                        320              5512   2249  FALL       1
counter_3_12_LC_6_14_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_10_LC_6_14_1/lcout
Path End         : counter_3_11_LC_6_14_2/in3
Capture Clock    : counter_3_11_LC_6_14_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_10_LC_6_14_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__801/I                         LocalMux                       0              4058   1568  FALL       1
I__801/O                         LocalMux                     454              4512   1568  FALL       1
I__803/I                         InMux                          0              4512   1568  FALL       1
I__803/O                         InMux                        320              4831   1568  FALL       1
counter_3_10_LC_6_14_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_10_LC_6_14_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__793/I                         InMux                          0              5193   2249  FALL       1
I__793/O                         InMux                        320              5512   2249  FALL       1
counter_3_11_LC_6_14_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_9_LC_6_14_0/lcout
Path End         : counter_3_10_LC_6_14_1/in3
Capture Clock    : counter_3_10_LC_6_14_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_9_LC_6_14_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__703/I                        LocalMux                       0              4058   1568  FALL       1
I__703/O                        LocalMux                     454              4512   1568  FALL       1
I__705/I                        InMux                          0              4512   1568  FALL       1
I__705/O                        InMux                        320              4831   1568  FALL       1
counter_3_9_LC_6_14_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_3_9_LC_6_14_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__799/I                        InMux                          0              5193   2249  FALL       1
I__799/O                        InMux                        320              5512   2249  FALL       1
counter_3_10_LC_6_14_1/in3      LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_31_LC_4_12_6/in3
Capture Clock    : counter_1_31_LC_4_12_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__486/I                         LocalMux                       0              4058   1568  FALL       1
I__486/O                         LocalMux                     454              4512   1568  FALL       1
I__488/I                         InMux                          0              4512   1568  FALL       1
I__488/O                         InMux                        320              4831   1568  FALL       1
counter_1_30_LC_4_12_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_30_LC_4_12_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       1
I__406/I                         InMux                          0              5193   2249  FALL       1
I__406/O                         InMux                        320              5512   2249  FALL       1
counter_1_31_LC_4_12_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_31_LC_4_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_29_LC_4_12_4/lcout
Path End         : counter_1_30_LC_4_12_5/in3
Capture Clock    : counter_1_30_LC_4_12_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_29_LC_4_12_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__495/I                         LocalMux                       0              4058   1568  FALL       1
I__495/O                         LocalMux                     454              4512   1568  FALL       1
I__497/I                         InMux                          0              4512   1568  FALL       1
I__497/O                         InMux                        320              4831   1568  FALL       1
counter_1_29_LC_4_12_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_29_LC_4_12_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__407/I                         InMux                          0              5193   2249  FALL       1
I__407/O                         InMux                        320              5512   2249  FALL       1
counter_1_30_LC_4_12_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_28_LC_4_12_3/lcout
Path End         : counter_1_29_LC_4_12_4/in3
Capture Clock    : counter_1_29_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_28_LC_4_12_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__499/I                         LocalMux                       0              4058   1568  FALL       1
I__499/O                         LocalMux                     454              4512   1568  FALL       1
I__501/I                         InMux                          0              4512   1568  FALL       1
I__501/O                         InMux                        320              4831   1568  FALL       1
counter_1_28_LC_4_12_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_28_LC_4_12_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__408/I                         InMux                          0              5193   2249  FALL       1
I__408/O                         InMux                        320              5512   2249  FALL       1
counter_1_29_LC_4_12_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_29_LC_4_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_27_LC_4_12_2/lcout
Path End         : counter_1_28_LC_4_12_3/in3
Capture Clock    : counter_1_28_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_27_LC_4_12_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__524/I                         LocalMux                       0              4058   1568  FALL       1
I__524/O                         LocalMux                     454              4512   1568  FALL       1
I__526/I                         InMux                          0              4512   1568  FALL       1
I__526/O                         InMux                        320              4831   1568  FALL       1
counter_1_27_LC_4_12_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_27_LC_4_12_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__409/I                         InMux                          0              5193   2249  FALL       1
I__409/O                         InMux                        320              5512   2249  FALL       1
counter_1_28_LC_4_12_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_28_LC_4_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_26_LC_4_12_1/lcout
Path End         : counter_1_27_LC_4_12_2/in3
Capture Clock    : counter_1_27_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_26_LC_4_12_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__520/I                         LocalMux                       0              4058   1568  FALL       1
I__520/O                         LocalMux                     454              4512   1568  FALL       1
I__522/I                         InMux                          0              4512   1568  FALL       1
I__522/O                         InMux                        320              4831   1568  FALL       1
counter_1_26_LC_4_12_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_26_LC_4_12_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__410/I                         InMux                          0              5193   2249  FALL       1
I__410/O                         InMux                        320              5512   2249  FALL       1
counter_1_27_LC_4_12_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_27_LC_4_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_25_LC_4_12_0/lcout
Path End         : counter_1_26_LC_4_12_1/in3
Capture Clock    : counter_1_26_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_25_LC_4_12_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__529/I                         LocalMux                       0              4058   1568  FALL       1
I__529/O                         LocalMux                     454              4512   1568  FALL       1
I__531/I                         InMux                          0              4512   1568  FALL       1
I__531/O                         InMux                        320              4831   1568  FALL       1
counter_1_25_LC_4_12_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_25_LC_4_12_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__411/I                         InMux                          0              5193   2249  FALL       1
I__411/O                         InMux                        320              5512   2249  FALL       1
counter_1_26_LC_4_12_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_26_LC_4_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_23_LC_4_11_6/lcout
Path End         : counter_1_24_LC_4_11_7/in3
Capture Clock    : counter_1_24_LC_4_11_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_23_LC_4_11_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__554/I                         LocalMux                       0              4058   1568  FALL       1
I__554/O                         LocalMux                     454              4512   1568  FALL       1
I__556/I                         InMux                          0              4512   1568  FALL       1
I__556/O                         InMux                        320              4831   1568  FALL       1
counter_1_23_LC_4_11_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_23_LC_4_11_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__413/I                         InMux                          0              5193   2249  FALL       1
I__413/O                         InMux                        320              5512   2249  FALL       1
counter_1_24_LC_4_11_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_22_LC_4_11_5/lcout
Path End         : counter_1_23_LC_4_11_6/in3
Capture Clock    : counter_1_23_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_22_LC_4_11_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__558/I                         LocalMux                       0              4058   1568  FALL       1
I__558/O                         LocalMux                     454              4512   1568  FALL       1
I__560/I                         InMux                          0              4512   1568  FALL       1
I__560/O                         InMux                        320              4831   1568  FALL       1
counter_1_22_LC_4_11_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_22_LC_4_11_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__414/I                         InMux                          0              5193   2249  FALL       1
I__414/O                         InMux                        320              5512   2249  FALL       1
counter_1_23_LC_4_11_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_23_LC_4_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_21_LC_4_11_4/lcout
Path End         : counter_1_22_LC_4_11_5/in3
Capture Clock    : counter_1_22_LC_4_11_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_21_LC_4_11_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__567/I                         LocalMux                       0              4058   1568  FALL       1
I__567/O                         LocalMux                     454              4512   1568  FALL       1
I__569/I                         InMux                          0              4512   1568  FALL       1
I__569/O                         InMux                        320              4831   1568  FALL       1
counter_1_21_LC_4_11_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_21_LC_4_11_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__397/I                         InMux                          0              5193   2249  FALL       1
I__397/O                         InMux                        320              5512   2249  FALL       1
counter_1_22_LC_4_11_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_22_LC_4_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_20_LC_4_11_3/lcout
Path End         : counter_1_21_LC_4_11_4/in3
Capture Clock    : counter_1_21_LC_4_11_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_20_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__563/I                         LocalMux                       0              4058   1568  FALL       1
I__563/O                         LocalMux                     454              4512   1568  FALL       1
I__565/I                         InMux                          0              4512   1568  FALL       1
I__565/O                         InMux                        320              4831   1568  FALL       1
counter_1_20_LC_4_11_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_20_LC_4_11_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__398/I                         InMux                          0              5193   2249  FALL       1
I__398/O                         InMux                        320              5512   2249  FALL       1
counter_1_21_LC_4_11_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_21_LC_4_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_19_LC_4_11_2/lcout
Path End         : counter_1_20_LC_4_11_3/in3
Capture Clock    : counter_1_20_LC_4_11_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_19_LC_4_11_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__537/I                         LocalMux                       0              4058   1568  FALL       1
I__537/O                         LocalMux                     454              4512   1568  FALL       1
I__539/I                         InMux                          0              4512   1568  FALL       1
I__539/O                         InMux                        320              4831   1568  FALL       1
counter_1_19_LC_4_11_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_19_LC_4_11_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__399/I                         InMux                          0              5193   2249  FALL       1
I__399/O                         InMux                        320              5512   2249  FALL       1
counter_1_20_LC_4_11_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_20_LC_4_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_18_LC_4_11_1/lcout
Path End         : counter_1_19_LC_4_11_2/in3
Capture Clock    : counter_1_19_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_18_LC_4_11_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__550/I                         LocalMux                       0              4058   1568  FALL       1
I__550/O                         LocalMux                     454              4512   1568  FALL       1
I__552/I                         InMux                          0              4512   1568  FALL       1
I__552/O                         InMux                        320              4831   1568  FALL       1
counter_1_18_LC_4_11_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_18_LC_4_11_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__400/I                         InMux                          0              5193   2249  FALL       1
I__400/O                         InMux                        320              5512   2249  FALL       1
counter_1_19_LC_4_11_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_19_LC_4_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_17_LC_4_11_0/lcout
Path End         : counter_1_18_LC_4_11_1/in3
Capture Clock    : counter_1_18_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_17_LC_4_11_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__541/I                         LocalMux                       0              4058   1568  FALL       1
I__541/O                         LocalMux                     454              4512   1568  FALL       1
I__543/I                         InMux                          0              4512   1568  FALL       1
I__543/O                         InMux                        320              4831   1568  FALL       1
counter_1_17_LC_4_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_17_LC_4_11_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__401/I                         InMux                          0              5193   2249  FALL       1
I__401/O                         InMux                        320              5512   2249  FALL       1
counter_1_18_LC_4_11_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_18_LC_4_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_15_LC_4_10_6/lcout
Path End         : counter_1_16_LC_4_10_7/in3
Capture Clock    : counter_1_16_LC_4_10_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_15_LC_4_10_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__503/I                         LocalMux                       0              4058   1568  FALL       1
I__503/O                         LocalMux                     454              4512   1568  FALL       1
I__505/I                         InMux                          0              4512   1568  FALL       1
I__505/O                         InMux                        320              4831   1568  FALL       1
counter_1_15_LC_4_10_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_15_LC_4_10_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__403/I                         InMux                          0              5193   2249  FALL       1
I__403/O                         InMux                        320              5512   2249  FALL       1
counter_1_16_LC_4_10_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_14_LC_4_10_5/lcout
Path End         : counter_1_15_LC_4_10_6/in3
Capture Clock    : counter_1_15_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_14_LC_4_10_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__507/I                         LocalMux                       0              4058   1568  FALL       1
I__507/O                         LocalMux                     454              4512   1568  FALL       1
I__509/I                         InMux                          0              4512   1568  FALL       1
I__509/O                         InMux                        320              4831   1568  FALL       1
counter_1_14_LC_4_10_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_14_LC_4_10_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__404/I                         InMux                          0              5193   2249  FALL       1
I__404/O                         InMux                        320              5512   2249  FALL       1
counter_1_15_LC_4_10_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_15_LC_4_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_13_LC_4_10_4/lcout
Path End         : counter_1_14_LC_4_10_5/in3
Capture Clock    : counter_1_14_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_13_LC_4_10_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__516/I                         LocalMux                       0              4058   1568  FALL       1
I__516/O                         LocalMux                     454              4512   1568  FALL       1
I__518/I                         InMux                          0              4512   1568  FALL       1
I__518/O                         InMux                        320              4831   1568  FALL       1
counter_1_13_LC_4_10_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_13_LC_4_10_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__405/I                         InMux                          0              5193   2249  FALL       1
I__405/O                         InMux                        320              5512   2249  FALL       1
counter_1_14_LC_4_10_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_14_LC_4_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_12_LC_4_10_3/lcout
Path End         : counter_1_13_LC_4_10_4/in3
Capture Clock    : counter_1_13_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_12_LC_4_10_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__512/I                         LocalMux                       0              4058   1568  FALL       1
I__512/O                         LocalMux                     454              4512   1568  FALL       1
I__514/I                         InMux                          0              4512   1568  FALL       1
I__514/O                         InMux                        320              4831   1568  FALL       1
counter_1_12_LC_4_10_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_12_LC_4_10_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__388/I                         InMux                          0              5193   2249  FALL       1
I__388/O                         InMux                        320              5512   2249  FALL       1
counter_1_13_LC_4_10_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_13_LC_4_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_11_LC_4_10_2/lcout
Path End         : counter_1_12_LC_4_10_3/in3
Capture Clock    : counter_1_12_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_11_LC_4_10_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__438/I                         LocalMux                       0              4058   1568  FALL       1
I__438/O                         LocalMux                     454              4512   1568  FALL       1
I__440/I                         InMux                          0              4512   1568  FALL       1
I__440/O                         InMux                        320              4831   1568  FALL       1
counter_1_11_LC_4_10_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_11_LC_4_10_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__389/I                         InMux                          0              5193   2249  FALL       1
I__389/O                         InMux                        320              5512   2249  FALL       1
counter_1_12_LC_4_10_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_12_LC_4_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_10_LC_4_10_1/lcout
Path End         : counter_1_11_LC_4_10_2/in3
Capture Clock    : counter_1_11_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_10_LC_4_10_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__429/I                         LocalMux                       0              4058   1568  FALL       1
I__429/O                         LocalMux                     454              4512   1568  FALL       1
I__431/I                         InMux                          0              4512   1568  FALL       1
I__431/O                         InMux                        320              4831   1568  FALL       1
counter_1_10_LC_4_10_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_10_LC_4_10_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__390/I                         InMux                          0              5193   2249  FALL       1
I__390/O                         InMux                        320              5512   2249  FALL       1
counter_1_11_LC_4_10_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_11_LC_4_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_9_LC_4_10_0/lcout
Path End         : counter_1_10_LC_4_10_1/in3
Capture Clock    : counter_1_10_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_9_LC_4_10_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__433/I                        LocalMux                       0              4058   1568  FALL       1
I__433/O                        LocalMux                     454              4512   1568  FALL       1
I__435/I                        InMux                          0              4512   1568  FALL       1
I__435/O                        InMux                        320              4831   1568  FALL       1
counter_1_9_LC_4_10_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_9_LC_4_10_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__391/I                        InMux                          0              5193   2249  FALL       1
I__391/O                        InMux                        320              5512   2249  FALL       1
counter_1_10_LC_4_10_1/in3      LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_10_LC_4_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_7_LC_4_9_6/lcout
Path End         : counter_1_8_LC_4_9_7/in3
Capture Clock    : counter_1_8_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_7_LC_4_9_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__453/I                       LocalMux                       0              4058   1568  FALL       1
I__453/O                       LocalMux                     454              4512   1568  FALL       1
I__455/I                       InMux                          0              4512   1568  FALL       1
I__455/O                       InMux                        320              4831   1568  FALL       1
counter_1_7_LC_4_9_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_7_LC_4_9_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__393/I                       InMux                          0              5193   2249  FALL       1
I__393/O                       InMux                        320              5512   2249  FALL       1
counter_1_8_LC_4_9_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_6_LC_4_9_5/lcout
Path End         : counter_1_7_LC_4_9_6/in3
Capture Clock    : counter_1_7_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_6_LC_4_9_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__457/I                       LocalMux                       0              4058   1568  FALL       1
I__457/O                       LocalMux                     454              4512   1568  FALL       1
I__459/I                       InMux                          0              4512   1568  FALL       1
I__459/O                       InMux                        320              4831   1568  FALL       1
counter_1_6_LC_4_9_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_6_LC_4_9_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__394/I                       InMux                          0              5193   2249  FALL       1
I__394/O                       InMux                        320              5512   2249  FALL       1
counter_1_7_LC_4_9_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_7_LC_4_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_5_LC_4_9_4/lcout
Path End         : counter_1_6_LC_4_9_5/in3
Capture Clock    : counter_1_6_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_5_LC_4_9_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__466/I                       LocalMux                       0              4058   1568  FALL       1
I__466/O                       LocalMux                     454              4512   1568  FALL       1
I__468/I                       InMux                          0              4512   1568  FALL       1
I__468/O                       InMux                        320              4831   1568  FALL       1
counter_1_5_LC_4_9_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_5_LC_4_9_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__395/I                       InMux                          0              5193   2249  FALL       1
I__395/O                       InMux                        320              5512   2249  FALL       1
counter_1_6_LC_4_9_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_6_LC_4_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_4_LC_4_9_3/lcout
Path End         : counter_1_5_LC_4_9_4/in3
Capture Clock    : counter_1_5_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_4_LC_4_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_4_LC_4_9_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__462/I                       LocalMux                       0              4058   1568  FALL       1
I__462/O                       LocalMux                     454              4512   1568  FALL       1
I__464/I                       InMux                          0              4512   1568  FALL       1
I__464/O                       InMux                        320              4831   1568  FALL       1
counter_1_4_LC_4_9_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_1_4_LC_4_9_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__396/I                       InMux                          0              5193   2249  FALL       1
I__396/O                       InMux                        320              5512   2249  FALL       1
counter_1_5_LC_4_9_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_5_LC_4_9_4/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_30_LC_1_12_5/lcout
Path End         : counter_2_31_LC_1_12_6/in3
Capture Clock    : counter_2_31_LC_1_12_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_30_LC_1_12_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__231/I                         LocalMux                       0              4058   1568  FALL       1
I__231/O                         LocalMux                     454              4512   1568  FALL       1
I__233/I                         InMux                          0              4512   1568  FALL       1
I__233/O                         InMux                        320              4831   1568  FALL       1
counter_2_30_LC_1_12_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_30_LC_1_12_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       1
I__216/I                         InMux                          0              5193   2249  FALL       1
I__216/O                         InMux                        320              5512   2249  FALL       1
counter_2_31_LC_1_12_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_30_LC_1_12_5/in3
Capture Clock    : counter_2_30_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__237/I                         LocalMux                       0              4058   1568  FALL       1
I__237/O                         LocalMux                     454              4512   1568  FALL       1
I__239/I                         InMux                          0              4512   1568  FALL       1
I__239/O                         InMux                        320              4831   1568  FALL       1
counter_2_29_LC_1_12_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_29_LC_1_12_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__217/I                         InMux                          0              5193   2249  FALL       1
I__217/O                         InMux                        320              5512   2249  FALL       1
counter_2_30_LC_1_12_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_28_LC_1_12_3/lcout
Path End         : counter_2_29_LC_1_12_4/in3
Capture Clock    : counter_2_29_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_28_LC_1_12_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__241/I                         LocalMux                       0              4058   1568  FALL       1
I__241/O                         LocalMux                     454              4512   1568  FALL       1
I__243/I                         InMux                          0              4512   1568  FALL       1
I__243/O                         InMux                        320              4831   1568  FALL       1
counter_2_28_LC_1_12_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_28_LC_1_12_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__218/I                         InMux                          0              5193   2249  FALL       1
I__218/O                         InMux                        320              5512   2249  FALL       1
counter_2_29_LC_1_12_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_27_LC_1_12_2/lcout
Path End         : counter_2_28_LC_1_12_3/in3
Capture Clock    : counter_2_28_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_27_LC_1_12_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__245/I                         LocalMux                       0              4058   1568  FALL       1
I__245/O                         LocalMux                     454              4512   1568  FALL       1
I__247/I                         InMux                          0              4512   1568  FALL       1
I__247/O                         InMux                        320              4831   1568  FALL       1
counter_2_27_LC_1_12_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_27_LC_1_12_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__219/I                         InMux                          0              5193   2249  FALL       1
I__219/O                         InMux                        320              5512   2249  FALL       1
counter_2_28_LC_1_12_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_26_LC_1_12_1/lcout
Path End         : counter_2_27_LC_1_12_2/in3
Capture Clock    : counter_2_27_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_26_LC_1_12_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__249/I                         LocalMux                       0              4058   1568  FALL       1
I__249/O                         LocalMux                     454              4512   1568  FALL       1
I__251/I                         InMux                          0              4512   1568  FALL       1
I__251/O                         InMux                        320              4831   1568  FALL       1
counter_2_26_LC_1_12_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_26_LC_1_12_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__220/I                         InMux                          0              5193   2249  FALL       1
I__220/O                         InMux                        320              5512   2249  FALL       1
counter_2_27_LC_1_12_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_25_LC_1_12_0/lcout
Path End         : counter_2_26_LC_1_12_1/in3
Capture Clock    : counter_2_26_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_25_LC_1_12_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__258/I                         LocalMux                       0              4058   1568  FALL       1
I__258/O                         LocalMux                     454              4512   1568  FALL       1
I__260/I                         InMux                          0              4512   1568  FALL       1
I__260/O                         InMux                        320              4831   1568  FALL       1
counter_2_25_LC_1_12_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_25_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__221/I                         InMux                          0              5193   2249  FALL       1
I__221/O                         InMux                        320              5512   2249  FALL       1
counter_2_26_LC_1_12_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_23_LC_1_11_6/lcout
Path End         : counter_2_24_LC_1_11_7/in3
Capture Clock    : counter_2_24_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_23_LC_1_11_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__334/I                         LocalMux                       0              4058   1568  FALL       1
I__334/O                         LocalMux                     454              4512   1568  FALL       1
I__336/I                         InMux                          0              4512   1568  FALL       1
I__336/O                         InMux                        320              4831   1568  FALL       1
counter_2_23_LC_1_11_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_23_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__223/I                         InMux                          0              5193   2249  FALL       1
I__223/O                         InMux                        320              5512   2249  FALL       1
counter_2_24_LC_1_11_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_22_LC_1_11_5/lcout
Path End         : counter_2_23_LC_1_11_6/in3
Capture Clock    : counter_2_23_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_22_LC_1_11_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__329/I                         LocalMux                       0              4058   1568  FALL       1
I__329/O                         LocalMux                     454              4512   1568  FALL       1
I__331/I                         InMux                          0              4512   1568  FALL       1
I__331/O                         InMux                        320              4831   1568  FALL       1
counter_2_22_LC_1_11_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_22_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__207/I                         InMux                          0              5193   2249  FALL       1
I__207/O                         InMux                        320              5512   2249  FALL       1
counter_2_23_LC_1_11_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_21_LC_1_11_4/lcout
Path End         : counter_2_22_LC_1_11_5/in3
Capture Clock    : counter_2_22_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_21_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__325/I                         LocalMux                       0              4058   1568  FALL       1
I__325/O                         LocalMux                     454              4512   1568  FALL       1
I__327/I                         InMux                          0              4512   1568  FALL       1
I__327/O                         InMux                        320              4831   1568  FALL       1
counter_2_21_LC_1_11_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_21_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__208/I                         InMux                          0              5193   2249  FALL       1
I__208/O                         InMux                        320              5512   2249  FALL       1
counter_2_22_LC_1_11_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_20_LC_1_11_3/lcout
Path End         : counter_2_21_LC_1_11_4/in3
Capture Clock    : counter_2_21_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_20_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__338/I                         LocalMux                       0              4058   1568  FALL       1
I__338/O                         LocalMux                     454              4512   1568  FALL       1
I__340/I                         InMux                          0              4512   1568  FALL       1
I__340/O                         InMux                        320              4831   1568  FALL       1
counter_2_20_LC_1_11_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_20_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__209/I                         InMux                          0              5193   2249  FALL       1
I__209/O                         InMux                        320              5512   2249  FALL       1
counter_2_21_LC_1_11_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_19_LC_1_11_2/lcout
Path End         : counter_2_20_LC_1_11_3/in3
Capture Clock    : counter_2_20_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_19_LC_1_11_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__351/I                         LocalMux                       0              4058   1568  FALL       1
I__351/O                         LocalMux                     454              4512   1568  FALL       1
I__353/I                         InMux                          0              4512   1568  FALL       1
I__353/O                         InMux                        320              4831   1568  FALL       1
counter_2_19_LC_1_11_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_19_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__210/I                         InMux                          0              5193   2249  FALL       1
I__210/O                         InMux                        320              5512   2249  FALL       1
counter_2_20_LC_1_11_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_18_LC_1_11_1/lcout
Path End         : counter_2_19_LC_1_11_2/in3
Capture Clock    : counter_2_19_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_18_LC_1_11_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__346/I                         LocalMux                       0              4058   1568  FALL       1
I__346/O                         LocalMux                     454              4512   1568  FALL       1
I__348/I                         InMux                          0              4512   1568  FALL       1
I__348/O                         InMux                        320              4831   1568  FALL       1
counter_2_18_LC_1_11_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_18_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__211/I                         InMux                          0              5193   2249  FALL       1
I__211/O                         InMux                        320              5512   2249  FALL       1
counter_2_19_LC_1_11_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_17_LC_1_11_0/lcout
Path End         : counter_2_18_LC_1_11_1/in3
Capture Clock    : counter_2_18_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_17_LC_1_11_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__355/I                         LocalMux                       0              4058   1568  FALL       1
I__355/O                         LocalMux                     454              4512   1568  FALL       1
I__357/I                         InMux                          0              4512   1568  FALL       1
I__357/O                         InMux                        320              4831   1568  FALL       1
counter_2_17_LC_1_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_17_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__212/I                         InMux                          0              5193   2249  FALL       1
I__212/O                         InMux                        320              5512   2249  FALL       1
counter_2_18_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_15_LC_1_10_6/lcout
Path End         : counter_2_16_LC_1_10_7/in3
Capture Clock    : counter_2_16_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_15_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__359/I                         LocalMux                       0              4058   1568  FALL       1
I__359/O                         LocalMux                     454              4512   1568  FALL       1
I__361/I                         InMux                          0              4512   1568  FALL       1
I__361/O                         InMux                        320              4831   1568  FALL       1
counter_2_15_LC_1_10_6/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_15_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__214/I                         InMux                          0              5193   2249  FALL       1
I__214/O                         InMux                        320              5512   2249  FALL       1
counter_2_16_LC_1_10_7/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_14_LC_1_10_5/lcout
Path End         : counter_2_15_LC_1_10_6/in3
Capture Clock    : counter_2_15_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_14_LC_1_10_5/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__372/I                         LocalMux                       0              4058   1568  FALL       1
I__372/O                         LocalMux                     454              4512   1568  FALL       1
I__374/I                         InMux                          0              4512   1568  FALL       1
I__374/O                         InMux                        320              4831   1568  FALL       1
counter_2_14_LC_1_10_5/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_14_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__215/I                         InMux                          0              5193   2249  FALL       1
I__215/O                         InMux                        320              5512   2249  FALL       1
counter_2_15_LC_1_10_6/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_13_LC_1_10_4/lcout
Path End         : counter_2_14_LC_1_10_5/in3
Capture Clock    : counter_2_14_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_13_LC_1_10_4/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__363/I                         LocalMux                       0              4058   1568  FALL       1
I__363/O                         LocalMux                     454              4512   1568  FALL       1
I__365/I                         InMux                          0              4512   1568  FALL       1
I__365/O                         InMux                        320              4831   1568  FALL       1
counter_2_13_LC_1_10_4/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_13_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__198/I                         InMux                          0              5193   2249  FALL       1
I__198/O                         InMux                        320              5512   2249  FALL       1
counter_2_14_LC_1_10_5/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_12_LC_1_10_3/lcout
Path End         : counter_2_13_LC_1_10_4/in3
Capture Clock    : counter_2_13_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_12_LC_1_10_3/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__368/I                         LocalMux                       0              4058   1568  FALL       1
I__368/O                         LocalMux                     454              4512   1568  FALL       1
I__370/I                         InMux                          0              4512   1568  FALL       1
I__370/O                         InMux                        320              4831   1568  FALL       1
counter_2_12_LC_1_10_3/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_12_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__199/I                         InMux                          0              5193   2249  FALL       1
I__199/O                         InMux                        320              5512   2249  FALL       1
counter_2_13_LC_1_10_4/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_11_LC_1_10_2/lcout
Path End         : counter_2_12_LC_1_10_3/in3
Capture Clock    : counter_2_12_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_11_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__281/I                         LocalMux                       0              4058   1568  FALL       1
I__281/O                         LocalMux                     454              4512   1568  FALL       1
I__283/I                         InMux                          0              4512   1568  FALL       1
I__283/O                         InMux                        320              4831   1568  FALL       1
counter_2_11_LC_1_10_2/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_11_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__200/I                         InMux                          0              5193   2249  FALL       1
I__200/O                         InMux                        320              5512   2249  FALL       1
counter_2_12_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_10_LC_1_10_1/lcout
Path End         : counter_2_11_LC_1_10_2/in3
Capture Clock    : counter_2_11_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_10_LC_1_10_1/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__285/I                         LocalMux                       0              4058   1568  FALL       1
I__285/O                         LocalMux                     454              4512   1568  FALL       1
I__287/I                         InMux                          0              4512   1568  FALL       1
I__287/O                         InMux                        320              4831   1568  FALL       1
counter_2_10_LC_1_10_1/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_10_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__201/I                         InMux                          0              5193   2249  FALL       1
I__201/O                         InMux                        320              5512   2249  FALL       1
counter_2_11_LC_1_10_2/in3       LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_9_LC_1_10_0/lcout
Path End         : counter_2_10_LC_1_10_1/in3
Capture Clock    : counter_2_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2249p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1454
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_9_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__294/I                        LocalMux                       0              4058   1568  FALL       1
I__294/O                        LocalMux                     454              4512   1568  FALL       1
I__296/I                        InMux                          0              4512   1568  FALL       1
I__296/O                        InMux                        320              4831   1568  FALL       1
counter_2_9_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              4831   2249  FALL       1
counter_2_9_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2249  FALL       2
I__202/I                        InMux                          0              5193   2249  FALL       1
I__202/O                        InMux                        320              5512   2249  FALL       1
counter_2_10_LC_1_10_1/in3      LogicCell40_SEQ_MODE_1000      0              5512   2249  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_8_LC_2_10_3/lcout
Path End         : counter_2_9_LC_1_10_0/in3
Capture Clock    : counter_2_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_8_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__273/I                                         LocalMux                       0              4058   2507  FALL       1
I__273/O                                         LocalMux                     454              4512   2507  FALL       1
I__276/I                                         InMux                          0              4512   2507  FALL       1
I__276/O                                         InMux                        320              4831   2507  FALL       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/in1       LogicCell40_SEQ_MODE_0000      0              4831   2507  FALL       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2507  FALL       1
IN_MUX_bfv_1_10_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_1_10_0_/carryinitout                  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__203/I                                         InMux                          0              5451   2507  FALL       1
I__203/O                                         InMux                        320              5770   2507  FALL       1
counter_2_9_LC_1_10_0/in3                        LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_24_LC_6_15_7/lcout
Path End         : counter_3_25_LC_6_16_0/in3
Capture Clock    : counter_3_25_LC_6_16_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_24_LC_6_15_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__811/I                         LocalMux                       0              4058   1568  FALL       1
I__811/O                         LocalMux                     454              4512   1568  FALL       1
I__813/I                         InMux                          0              4512   1568  FALL       1
I__813/O                         InMux                        320              4831   1568  FALL       1
counter_3_24_LC_6_15_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_3_24_LC_6_15_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_6_16_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_6_16_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__804/I                         InMux                          0              5451   2507  FALL       1
I__804/O                         InMux                        320              5770   2507  FALL       1
counter_3_25_LC_6_16_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_17_LC_6_15_0/in3
Capture Clock    : counter_3_17_LC_6_15_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__769/I                         LocalMux                       0              4058   1568  FALL       1
I__769/O                         LocalMux                     454              4512   1568  FALL       1
I__771/I                         InMux                          0              4512   1568  FALL       1
I__771/O                         InMux                        320              4831   1568  FALL       1
counter_3_16_LC_6_14_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_3_16_LC_6_14_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_6_15_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_6_15_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__762/I                         InMux                          0              5451   2507  FALL       1
I__762/O                         InMux                        320              5770   2507  FALL       1
counter_3_17_LC_6_15_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_8_LC_6_13_7/lcout
Path End         : counter_3_9_LC_6_14_0/in3
Capture Clock    : counter_3_9_LC_6_14_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_8_LC_6_13_7/lcout      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__708/I                         LocalMux                       0              4058   1568  FALL       1
I__708/O                         LocalMux                     454              4512   1568  FALL       1
I__710/I                         InMux                          0              4512   1568  FALL       1
I__710/O                         InMux                        320              4831   1568  FALL       1
counter_3_8_LC_6_13_7/in1        LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_3_8_LC_6_13_7/carryout   LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_6_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_6_14_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__701/I                         InMux                          0              5451   2507  FALL       1
I__701/O                         InMux                        320              5770   2507  FALL       1
counter_3_9_LC_6_14_0/in3        LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_24_LC_4_11_7/lcout
Path End         : counter_1_25_LC_4_12_0/in3
Capture Clock    : counter_1_25_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_24_LC_4_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_24_LC_4_11_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__533/I                         LocalMux                       0              4058   1568  FALL       1
I__533/O                         LocalMux                     454              4512   1568  FALL       1
I__535/I                         InMux                          0              4512   1568  FALL       1
I__535/O                         InMux                        320              4831   1568  FALL       1
counter_1_24_LC_4_11_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_1_24_LC_4_11_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_4_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_4_12_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__412/I                         InMux                          0              5451   2507  FALL       1
I__412/O                         InMux                        320              5770   2507  FALL       1
counter_1_25_LC_4_12_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_25_LC_4_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_16_LC_4_10_7/lcout
Path End         : counter_1_17_LC_4_11_0/in3
Capture Clock    : counter_1_17_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_16_LC_4_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_16_LC_4_10_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__546/I                         LocalMux                       0              4058   1568  FALL       1
I__546/O                         LocalMux                     454              4512   1568  FALL       1
I__548/I                         InMux                          0              4512   1568  FALL       1
I__548/O                         InMux                        320              4831   1568  FALL       1
counter_1_16_LC_4_10_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_1_16_LC_4_10_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_4_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_4_11_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__402/I                         InMux                          0              5451   2507  FALL       1
I__402/O                         InMux                        320              5770   2507  FALL       1
counter_1_17_LC_4_11_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__925/I                                                ClkMux                         0              2809  RISE       1
I__925/O                                                ClkMux                       454              3263  RISE       1
counter_1_17_LC_4_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_8_LC_4_9_7/lcout
Path End         : counter_1_9_LC_4_10_0/in3
Capture Clock    : counter_1_9_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__921/I                                                ClkMux                         0              2809  RISE       1
I__921/O                                                ClkMux                       454              3263  RISE       1
counter_1_8_LC_4_9_7/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_8_LC_4_9_7/lcout       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__442/I                         LocalMux                       0              4058   1568  FALL       1
I__442/O                         LocalMux                     454              4512   1568  FALL       1
I__444/I                         InMux                          0              4512   1568  FALL       1
I__444/O                         InMux                        320              4831   1568  FALL       1
counter_1_8_LC_4_9_7/in1         LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_1_8_LC_4_9_7/carryout    LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_4_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_4_10_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__392/I                         InMux                          0              5451   2507  FALL       1
I__392/O                         InMux                        320              5770   2507  FALL       1
counter_1_9_LC_4_10_0/in3        LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__924/I                                                ClkMux                         0              2809  RISE       1
I__924/O                                                ClkMux                       454              3263  RISE       1
counter_1_9_LC_4_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_24_LC_1_11_7/lcout
Path End         : counter_2_25_LC_1_12_0/in3
Capture Clock    : counter_2_25_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_24_LC_1_11_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__254/I                         LocalMux                       0              4058   1568  FALL       1
I__254/O                         LocalMux                     454              4512   1568  FALL       1
I__256/I                         InMux                          0              4512   1568  FALL       1
I__256/O                         InMux                        320              4831   1568  FALL       1
counter_2_24_LC_1_11_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_2_24_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_1_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_1_12_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__222/I                         InMux                          0              5451   2507  FALL       1
I__222/O                         InMux                        320              5770   2507  FALL       1
counter_2_25_LC_1_12_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_16_LC_1_10_7/lcout
Path End         : counter_2_17_LC_1_11_0/in3
Capture Clock    : counter_2_17_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 2507p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5770
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_16_LC_1_10_7/lcout     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__342/I                         LocalMux                       0              4058   1568  FALL       1
I__342/O                         LocalMux                     454              4512   1568  FALL       1
I__344/I                         InMux                          0              4512   1568  FALL       1
I__344/O                         InMux                        320              4831   1568  FALL       1
counter_2_16_LC_1_10_7/in1       LogicCell40_SEQ_MODE_1000      0              4831   2507  FALL       1
counter_2_16_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    361              5193   2507  FALL       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5193   2507  FALL       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             258              5451   2507  FALL       2
I__213/I                         InMux                          0              5451   2507  FALL       1
I__213/O                         InMux                        320              5770   2507  FALL       1
counter_2_17_LC_1_11_0/in3       LogicCell40_SEQ_MODE_1000      0              5770   2507  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in2
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 3054p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2259
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6317
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                       Odrv4                          0              4058   3054  FALL       1
I__890/O                       Odrv4                        547              4604   3054  FALL       1
I__894/I                       Span4Mux_h                     0              4604   3054  FALL       1
I__894/O                       Span4Mux_h                   464              5069   3054  FALL       1
I__897/I                       LocalMux                       0              5069   3054  FALL       1
I__897/O                       LocalMux                     454              5523   3054  FALL       1
I__899/I                       InMux                          0              5523   3054  FALL       1
I__899/O                       InMux                        320              5843   3054  FALL       1
clk_2Hz_RNO_0_LC_5_12_3/in1    LogicCell40_SEQ_MODE_0000      0              5843   3054  FALL       1
clk_2Hz_RNO_0_LC_5_12_3/ltout  LogicCell40_SEQ_MODE_0000    475              6317   3054  RISE       1
I__638/I                       CascadeMux                     0              6317   3054  RISE       1
I__638/O                       CascadeMux                     0              6317   3054  RISE       1
clk_2HzZ0_LC_5_12_4/in2        LogicCell40_SEQ_MODE_1000      0              6317   3054  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : clk_1Khz_LC_2_14_7/in0
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 3127p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2332
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6390
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                  Odrv4                          0              4058   3054  FALL       1
I__890/O                  Odrv4                        547              4604   3054  FALL       1
I__894/I                  Span4Mux_h                     0              4604   3054  FALL       1
I__894/O                  Span4Mux_h                   464              5069   3054  FALL       1
I__898/I                  Span4Mux_v                     0              5069   3126  FALL       1
I__898/O                  Span4Mux_v                   547              5616   3126  FALL       1
I__900/I                  LocalMux                       0              5616   3126  FALL       1
I__900/O                  LocalMux                     454              6070   3126  FALL       1
I__901/I                  InMux                          0              6070   3126  FALL       1
I__901/O                  InMux                        320              6390   3126  FALL       1
clk_1Khz_LC_2_14_7/in0    LogicCell40_SEQ_MODE_1000      0              6390   3126  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_2_LC_5_10_5/in3
Capture Clock    : counter_1_2_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 3281p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2486
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6544
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                   LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__605/I                                      LocalMux                       0              4058   2394  FALL       1
I__605/O                                      LocalMux                     454              4512   2394  FALL       1
I__608/I                                      InMux                          0              4512   2394  FALL       1
I__608/O                                      InMux                        320              4831   2394  FALL       1
I__610/I                                      CascadeMux                     0              4831   2394  FALL       1
I__610/O                                      CascadeMux                     0              4831   2394  FALL       1
counter_1_1_cry_1_c_LC_4_9_0/in2              LogicCell40_SEQ_MODE_0000      0              4831   2394  FALL       1
counter_1_1_cry_1_c_LC_4_9_0/carryout         LogicCell40_SEQ_MODE_0000    196              5028   2394  FALL       2
I__377/I                                      InMux                          0              5028   3281  FALL       1
I__377/O                                      InMux                        320              5347   3281  FALL       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/in3    LogicCell40_SEQ_MODE_0000      0              5347   3281  FALL       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_0000    423              5770   3281  FALL       1
I__426/I                                      LocalMux                       0              5770   3281  FALL       1
I__426/O                                      LocalMux                     454              6224   3281  FALL       1
I__427/I                                      InMux                          0              6224   3281  FALL       1
I__427/O                                      InMux                        320              6544   3281  FALL       1
counter_1_2_LC_5_10_5/in3                     LogicCell40_SEQ_MODE_1000      0              6544   3281  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_0_LC_5_13_2/lcout
Path End         : counter_3_3_LC_5_13_1/in1
Capture Clock    : counter_3_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 3436p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2641
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6699
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_0_LC_5_13_2/lcout                    LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__662/I                                       LocalMux                       0              4058   2084  FALL       1
I__662/O                                       LocalMux                     454              4512   2084  FALL       1
I__665/I                                       InMux                          0              4512   2084  FALL       1
I__665/O                                       InMux                        320              4831   2084  FALL       1
I__669/I                                       CascadeMux                     0              4831   2084  FALL       1
I__669/O                                       CascadeMux                     0              4831   2084  FALL       1
counter_3_1_cry_1_c_LC_6_13_0/in2              LogicCell40_SEQ_MODE_0000      0              4831   2084  FALL       1
counter_3_1_cry_1_c_LC_6_13_0/carryout         LogicCell40_SEQ_MODE_0000    196              5028   2084  FALL       2
counter_3_2_LC_6_13_1/carryin                  LogicCell40_SEQ_MODE_1000      0              5028   3013  FALL       1
counter_3_2_LC_6_13_1/carryout                 LogicCell40_SEQ_MODE_1000    155              5182   3013  FALL       2
I__748/I                                       InMux                          0              5182   3436  FALL       1
I__748/O                                       InMux                        320              5502   3436  FALL       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/in3    LogicCell40_SEQ_MODE_0000      0              5502   3436  FALL       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    423              5925   3436  FALL       1
I__749/I                                       LocalMux                       0              5925   3436  FALL       1
I__749/O                                       LocalMux                     454              6379   3436  FALL       1
I__750/I                                       InMux                          0              6379   3436  FALL       1
I__750/O                                       InMux                        320              6699   3436  FALL       1
counter_3_3_LC_5_13_1/in1                      LogicCell40_SEQ_MODE_1000      0              6699   3436  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_1_LC_5_10_6/lcout
Path End         : counter_1_3_LC_5_10_1/in3
Capture Clock    : counter_1_3_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 3436p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2641
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6699
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_1_LC_5_10_6/lcout                      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__605/I                                         LocalMux                       0              4058   2394  FALL       1
I__605/O                                         LocalMux                     454              4512   2394  FALL       1
I__608/I                                         InMux                          0              4512   2394  FALL       1
I__608/O                                         InMux                        320              4831   2394  FALL       1
I__610/I                                         CascadeMux                     0              4831   2394  FALL       1
I__610/O                                         CascadeMux                     0              4831   2394  FALL       1
counter_1_1_cry_1_c_LC_4_9_0/in2                 LogicCell40_SEQ_MODE_0000      0              4831   2394  FALL       1
counter_1_1_cry_1_c_LC_4_9_0/carryout            LogicCell40_SEQ_MODE_0000    196              5028   2394  FALL       2
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              5028   2394  FALL       1
counter_1_1_cry_1_THRU_LUT4_0_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_0000    155              5182   2394  FALL       2
I__376/I                                         InMux                          0              5182   3436  FALL       1
I__376/O                                         InMux                        320              5502   3436  FALL       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/in3       LogicCell40_SEQ_MODE_0000      0              5502   3436  FALL       1
counter_1_1_cry_2_THRU_LUT4_0_LC_4_9_2/lcout     LogicCell40_SEQ_MODE_0000    423              5925   3436  FALL       1
I__450/I                                         LocalMux                       0              5925   3436  FALL       1
I__450/O                                         LocalMux                     454              6379   3436  FALL       1
I__451/I                                         InMux                          0              6379   3436  FALL       1
I__451/O                                         InMux                        320              6699   3436  FALL       1
counter_1_3_LC_5_10_1/in3                        LogicCell40_SEQ_MODE_1000      0              6699   3436  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_7_LC_2_10_7/lcout
Path End         : counter_2_8_LC_2_10_3/in1
Capture Clock    : counter_2_8_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_7_LC_2_10_7/lcout                      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__262/I                                         LocalMux                       0              4058   2662  FALL       1
I__262/O                                         LocalMux                     454              4512   2662  FALL       1
I__265/I                                         InMux                          0              4512   2662  FALL       1
I__265/O                                         InMux                        320              4831   2662  FALL       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/in1       LogicCell40_SEQ_MODE_0000      0              4831   2662  FALL       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2662  FALL       2
I__204/I                                         InMux                          0              5193   3446  FALL       1
I__204/O                                         InMux                        320              5512   3446  FALL       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_2_1_cry_7_THRU_LUT4_0_LC_1_9_7/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__278/I                                         LocalMux                       0              5936   3446  FALL       1
I__278/O                                         LocalMux                     454              6390   3446  FALL       1
I__279/I                                         InMux                          0              6390   3446  FALL       1
I__279/O                                         InMux                        320              6709   3446  FALL       1
counter_2_8_LC_2_10_3/in1                        LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_6_LC_2_10_6/lcout
Path End         : counter_2_7_LC_2_10_7/in1
Capture Clock    : counter_2_7_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_6_LC_2_10_6/lcout                      LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__576/I                                         LocalMux                       0              4058   2817  FALL       1
I__576/O                                         LocalMux                     454              4512   2817  FALL       1
I__579/I                                         InMux                          0              4512   2817  FALL       1
I__579/O                                         InMux                        320              4831   2817  FALL       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/in1       LogicCell40_SEQ_MODE_0000      0              4831   2817  FALL       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2817  FALL       2
I__205/I                                         InMux                          0              5193   3446  FALL       1
I__205/O                                         InMux                        320              5512   3446  FALL       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_2_1_cry_6_THRU_LUT4_0_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__268/I                                         LocalMux                       0              5936   3446  FALL       1
I__268/O                                         LocalMux                     454              6390   3446  FALL       1
I__269/I                                         InMux                          0              6390   3446  FALL       1
I__269/O                                         InMux                        320              6709   3446  FALL       1
counter_2_7_LC_2_10_7/in1                        LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_6_LC_5_13_4/lcout
Path End         : counter_3_7_LC_5_13_7/in0
Capture Clock    : counter_3_7_LC_5_13_7/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_6_LC_5_13_4/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__724/I                                          LocalMux                       0              4058   2404  FALL       1
I__724/O                                          LocalMux                     454              4512   2404  FALL       1
I__727/I                                          InMux                          0              4512   2404  FALL       1
I__727/O                                          InMux                        320              4831   2404  FALL       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/in1       LogicCell40_SEQ_MODE_0000      0              4831   2404  FALL       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2404  FALL       2
I__711/I                                          InMux                          0              5193   3446  FALL       1
I__711/O                                          InMux                        320              5512   3446  FALL       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_3_1_cry_6_THRU_LUT4_0_LC_6_13_6/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__712/I                                          LocalMux                       0              5936   3446  FALL       1
I__712/O                                          LocalMux                     454              6390   3446  FALL       1
I__713/I                                          InMux                          0              6390   3446  FALL       1
I__713/O                                          InMux                        320              6709   3446  FALL       1
counter_3_7_LC_5_13_7/in0                         LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_5_LC_5_13_0/lcout
Path End         : counter_3_6_LC_5_13_4/in1
Capture Clock    : counter_3_6_LC_5_13_4/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_5_LC_5_13_0/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__733/I                                          LocalMux                       0              4058   2559  FALL       1
I__733/O                                          LocalMux                     454              4512   2559  FALL       1
I__736/I                                          InMux                          0              4512   2559  FALL       1
I__736/O                                          InMux                        320              4831   2559  FALL       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/in1       LogicCell40_SEQ_MODE_0000      0              4831   2559  FALL       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2559  FALL       2
I__720/I                                          InMux                          0              5193   3446  FALL       1
I__720/O                                          InMux                        320              5512   3446  FALL       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_3_1_cry_5_THRU_LUT4_0_LC_6_13_5/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__721/I                                          LocalMux                       0              5936   3446  FALL       1
I__721/O                                          LocalMux                     454              6390   3446  FALL       1
I__722/I                                          InMux                          0              6390   3446  FALL       1
I__722/O                                          InMux                        320              6709   3446  FALL       1
counter_3_6_LC_5_13_4/in1                         LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_4_LC_5_13_5/lcout
Path End         : counter_3_5_LC_5_13_0/in1
Capture Clock    : counter_3_5_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_4_LC_5_13_5/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__743/I                                          LocalMux                       0              4058   2714  FALL       1
I__743/O                                          LocalMux                     454              4512   2714  FALL       1
I__746/I                                          InMux                          0              4512   2714  FALL       1
I__746/O                                          InMux                        320              4831   2714  FALL       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/in1       LogicCell40_SEQ_MODE_0000      0              4831   2714  FALL       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2714  FALL       2
I__729/I                                          InMux                          0              5193   3446  FALL       1
I__729/O                                          InMux                        320              5512   3446  FALL       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_3_1_cry_4_THRU_LUT4_0_LC_6_13_4/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__730/I                                          LocalMux                       0              5936   3446  FALL       1
I__730/O                                          LocalMux                     454              6390   3446  FALL       1
I__731/I                                          InMux                          0              6390   3446  FALL       1
I__731/O                                          InMux                        320              6709   3446  FALL       1
counter_3_5_LC_5_13_0/in1                         LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_3_LC_5_13_1/lcout
Path End         : counter_3_4_LC_5_13_5/in0
Capture Clock    : counter_3_4_LC_5_13_5/clk
Hold Constraint  : 0p
Path slack       : 3446p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2651
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6709
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_3_LC_5_13_1/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       3
I__751/I                                          LocalMux                       0              4058   2868  FALL       1
I__751/O                                          LocalMux                     454              4512   2868  FALL       1
I__754/I                                          InMux                          0              4512   2868  FALL       1
I__754/O                                          InMux                        320              4831   2868  FALL       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/in1       LogicCell40_SEQ_MODE_0000      0              4831   2868  FALL       1
counter_3_1_cry_2_THRU_LUT4_0_LC_6_13_2/carryout  LogicCell40_SEQ_MODE_0000    361              5193   2868  FALL       2
I__739/I                                          InMux                          0              5193   3446  FALL       1
I__739/O                                          InMux                        320              5512   3446  FALL       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/in3       LogicCell40_SEQ_MODE_0000      0              5512   3446  FALL       1
counter_3_1_cry_3_THRU_LUT4_0_LC_6_13_3/lcout     LogicCell40_SEQ_MODE_0000    423              5936   3446  FALL       1
I__740/I                                          LocalMux                       0              5936   3446  FALL       1
I__740/O                                          LocalMux                     454              6390   3446  FALL       1
I__741/I                                          InMux                          0              6390   3446  FALL       1
I__741/O                                          InMux                        320              6709   3446  FALL       1
counter_3_4_LC_5_13_5/in0                         LogicCell40_SEQ_MODE_1000      0              6709   3446  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_3_LC_1_9_2/lcout
Path End         : counter_2_6_LC_2_10_6/in0
Capture Clock    : counter_2_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 3756p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   2961
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7019
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_3_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__290/I                                         LocalMux                       0              4058   1568  FALL       1
I__290/O                                         LocalMux                     454              4512   1568  FALL       1
I__292/I                                         InMux                          0              4512   1568  FALL       1
I__292/O                                         InMux                        320              4831   1568  FALL       1
counter_2_3_LC_1_9_2/in1                         LogicCell40_SEQ_MODE_1000      0              4831   3281  FALL       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    361              5193   3281  FALL       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              5193   3281  FALL       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    155              5347   3281  FALL       2
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              5347   3281  FALL       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_0000    155              5502   3281  FALL       2
I__206/I                                         InMux                          0              5502   3756  FALL       1
I__206/O                                         InMux                        320              5822   3756  FALL       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/in3       LogicCell40_SEQ_MODE_0000      0              5822   3756  FALL       1
counter_2_1_cry_5_THRU_LUT4_0_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_0000    423              6245   3756  FALL       1
I__270/I                                         LocalMux                       0              6245   3756  FALL       1
I__270/O                                         LocalMux                     454              6699   3756  FALL       1
I__271/I                                         InMux                          0              6699   3756  FALL       1
I__271/O                                         InMux                        320              7019   3756  FALL       1
counter_2_6_LC_2_10_6/in0                        LogicCell40_SEQ_MODE_1000      0              7019   3756  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_0_LC_2_8_3/lcout
Path End         : counter_2_2_LC_5_9_3/in0
Capture Clock    : counter_2_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 4292p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3497
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7555
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_0_LC_2_8_3/lcout                    LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       4
I__304/I                                      LocalMux                       0              4058   2239  FALL       1
I__304/O                                      LocalMux                     454              4512   2239  FALL       1
I__307/I                                      InMux                          0              4512   2239  FALL       1
I__307/O                                      InMux                        320              4831   2239  FALL       1
I__310/I                                      CascadeMux                     0              4831   2239  FALL       1
I__310/O                                      CascadeMux                     0              4831   2239  FALL       1
counter_2_1_cry_1_c_LC_1_9_0/in2              LogicCell40_SEQ_MODE_0000      0              4831   2239  FALL       1
counter_2_1_cry_1_c_LC_1_9_0/carryout         LogicCell40_SEQ_MODE_0000    196              5028   2239  FALL       2
I__197/I                                      InMux                          0              5028   4292  FALL       1
I__197/O                                      InMux                        320              5347   4292  FALL       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/in3    LogicCell40_SEQ_MODE_0000      0              5347   4292  FALL       1
counter_2_1_cry_1_THRU_LUT4_0_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_0000    423              5770   4292  FALL       1
I__415/I                                      Odrv4                          0              5770   4292  FALL       1
I__415/O                                      Odrv4                        547              6317   4292  FALL       1
I__416/I                                      Span4Mux_h                     0              6317   4292  FALL       1
I__416/O                                      Span4Mux_h                   464              6782   4292  FALL       1
I__417/I                                      LocalMux                       0              6782   4292  FALL       1
I__417/O                                      LocalMux                     454              7236   4292  FALL       1
I__418/I                                      InMux                          0              7236   4292  FALL       1
I__418/O                                      InMux                        320              7555   4292  FALL       1
counter_2_2_LC_5_9_3/in0                      LogicCell40_SEQ_MODE_1000      0              7555   4292  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_3_LC_1_9_2/lcout
Path End         : counter_2_5_LC_5_9_5/in0
Capture Clock    : counter_2_5_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 4396p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3601
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7659
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_3_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__290/I                                         LocalMux                       0              4058   1568  FALL       1
I__290/O                                         LocalMux                     454              4512   1568  FALL       1
I__292/I                                         InMux                          0              4512   1568  FALL       1
I__292/O                                         InMux                        320              4831   1568  FALL       1
counter_2_3_LC_1_9_2/in1                         LogicCell40_SEQ_MODE_1000      0              4831   3281  FALL       1
counter_2_3_LC_1_9_2/carryout                    LogicCell40_SEQ_MODE_1000    361              5193   3281  FALL       2
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              5193   3281  FALL       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_0000    155              5347   3281  FALL       2
I__194/I                                         InMux                          0              5347   4396  FALL       1
I__194/O                                         InMux                        320              5667   4396  FALL       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/in3       LogicCell40_SEQ_MODE_0000      0              5667   4396  FALL       1
counter_2_1_cry_4_THRU_LUT4_0_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_0000    423              6090   4396  FALL       1
I__482/I                                         Odrv12                         0              6090   4396  FALL       1
I__482/O                                         Odrv12                       794              6885   4396  FALL       1
I__483/I                                         LocalMux                       0              6885   4396  FALL       1
I__483/O                                         LocalMux                     454              7339   4396  FALL       1
I__484/I                                         InMux                          0              7339   4396  FALL       1
I__484/O                                         InMux                        320              7659   4396  FALL       1
counter_2_5_LC_5_9_5/in0                         LogicCell40_SEQ_MODE_1000      0              7659   4396  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_3_LC_1_9_2/lcout
Path End         : counter_2_4_LC_5_9_6/in1
Capture Clock    : counter_2_4_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 4458p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3663
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7721
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_3_LC_1_9_2/lcout                    LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__290/I                                      LocalMux                       0              4058   1568  FALL       1
I__290/O                                      LocalMux                     454              4512   1568  FALL       1
I__292/I                                      InMux                          0              4512   1568  FALL       1
I__292/O                                      InMux                        320              4831   1568  FALL       1
counter_2_3_LC_1_9_2/in1                      LogicCell40_SEQ_MODE_1000      0              4831   3281  FALL       1
counter_2_3_LC_1_9_2/carryout                 LogicCell40_SEQ_MODE_1000    361              5193   3281  FALL       2
I__195/I                                      InMux                          0              5193   4457  FALL       1
I__195/O                                      InMux                        320              5512   4457  FALL       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/in3    LogicCell40_SEQ_MODE_0000      0              5512   4457  FALL       1
counter_2_1_cry_3_THRU_LUT4_0_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_0000    423              5936   4457  FALL       1
I__478/I                                      Odrv4                          0              5936   4457  FALL       1
I__478/O                                      Odrv4                        547              6482   4457  FALL       1
I__479/I                                      Span4Mux_h                     0              6482   4457  FALL       1
I__479/O                                      Span4Mux_h                   464              6947   4457  FALL       1
I__480/I                                      LocalMux                       0              6947   4457  FALL       1
I__480/O                                      LocalMux                     454              7401   4457  FALL       1
I__481/I                                      InMux                          0              7401   4457  FALL       1
I__481/O                                      InMux                        320              7721   4457  FALL       1
counter_2_4_LC_5_9_6/in1                      LogicCell40_SEQ_MODE_1000      0              7721   4457  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : clk_1MHz_LC_7_13_5/in3
Capture Clock    : clk_1MHz_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 4736p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   3941
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7999
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__872/I                                     LocalMux                       0              7225   4736  FALL       1
I__872/O                                     LocalMux                     454              7679   4736  FALL       1
I__877/I                                     InMux                          0              7679   4736  FALL       1
I__877/O                                     InMux                        320              7999   4736  FALL       1
clk_1MHz_LC_7_13_5/in3                       LogicCell40_SEQ_MODE_1000      0              7999   4736  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : clk_1Khz_LC_2_14_7/in1
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 4870p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4075
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8133
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__850/I                                     LocalMux                       0              7359   4870  FALL       1
I__850/O                                     LocalMux                     454              7813   4870  FALL       1
I__854/I                                     InMux                          0              7813   4870  FALL       1
I__854/O                                     InMux                        320              8133   4870  FALL       1
clk_1Khz_LC_2_14_7/in1                       LogicCell40_SEQ_MODE_1000      0              8133   4870  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_31_LC_6_16_6/ce
Capture Clock    : counter_3_31_LC_6_16_6/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_31_LC_6_16_6/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_31_LC_6_16_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_30_LC_6_16_5/ce
Capture Clock    : counter_3_30_LC_6_16_5/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_30_LC_6_16_5/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_30_LC_6_16_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_29_LC_6_16_4/ce
Capture Clock    : counter_3_29_LC_6_16_4/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_29_LC_6_16_4/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_29_LC_6_16_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_28_LC_6_16_3/ce
Capture Clock    : counter_3_28_LC_6_16_3/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_28_LC_6_16_3/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_28_LC_6_16_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_27_LC_6_16_2/ce
Capture Clock    : counter_3_27_LC_6_16_2/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_27_LC_6_16_2/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_27_LC_6_16_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_26_LC_6_16_1/ce
Capture Clock    : counter_3_26_LC_6_16_1/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_26_LC_6_16_1/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_26_LC_6_16_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_25_LC_6_16_0/ce
Capture Clock    : counter_3_25_LC_6_16_0/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__938/I                                     CEMux                          0              7648   5200  FALL       1
I__938/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_25_LC_6_16_0/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__935/I                                                ClkMux                         0              2809  RISE       1
I__935/O                                                ClkMux                       454              3263  RISE       1
counter_3_25_LC_6_16_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_24_LC_6_15_7/ce
Capture Clock    : counter_3_24_LC_6_15_7/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_24_LC_6_15_7/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_24_LC_6_15_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_23_LC_6_15_6/ce
Capture Clock    : counter_3_23_LC_6_15_6/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_23_LC_6_15_6/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_23_LC_6_15_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_22_LC_6_15_5/ce
Capture Clock    : counter_3_22_LC_6_15_5/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_22_LC_6_15_5/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_22_LC_6_15_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_21_LC_6_15_4/ce
Capture Clock    : counter_3_21_LC_6_15_4/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_21_LC_6_15_4/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_21_LC_6_15_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_20_LC_6_15_3/ce
Capture Clock    : counter_3_20_LC_6_15_3/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_20_LC_6_15_3/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_20_LC_6_15_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_19_LC_6_15_2/ce
Capture Clock    : counter_3_19_LC_6_15_2/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_19_LC_6_15_2/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_19_LC_6_15_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_18_LC_6_15_1/ce
Capture Clock    : counter_3_18_LC_6_15_1/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_18_LC_6_15_1/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_18_LC_6_15_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_17_LC_6_15_0/ce
Capture Clock    : counter_3_17_LC_6_15_0/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__939/I                                     CEMux                          0              7648   5200  FALL       1
I__939/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_17_LC_6_15_0/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__934/I                                                ClkMux                         0              2809  RISE       1
I__934/O                                                ClkMux                       454              3263  RISE       1
counter_3_17_LC_6_15_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_16_LC_6_14_7/ce
Capture Clock    : counter_3_16_LC_6_14_7/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_16_LC_6_14_7/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_15_LC_6_14_6/ce
Capture Clock    : counter_3_15_LC_6_14_6/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_15_LC_6_14_6/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_15_LC_6_14_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_14_LC_6_14_5/ce
Capture Clock    : counter_3_14_LC_6_14_5/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_14_LC_6_14_5/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_14_LC_6_14_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_13_LC_6_14_4/ce
Capture Clock    : counter_3_13_LC_6_14_4/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_13_LC_6_14_4/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_13_LC_6_14_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_12_LC_6_14_3/ce
Capture Clock    : counter_3_12_LC_6_14_3/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_12_LC_6_14_3/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_12_LC_6_14_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_11_LC_6_14_2/ce
Capture Clock    : counter_3_11_LC_6_14_2/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_11_LC_6_14_2/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_11_LC_6_14_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_10_LC_6_14_1/ce
Capture Clock    : counter_3_10_LC_6_14_1/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_10_LC_6_14_1/ce                    LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_10_LC_6_14_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_9_LC_6_14_0/ce
Capture Clock    : counter_3_9_LC_6_14_0/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__940/I                                     CEMux                          0              7648   5200  FALL       1
I__940/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_9_LC_6_14_0/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_9_LC_6_14_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_8_LC_6_13_7/ce
Capture Clock    : counter_3_8_LC_6_13_7/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__941/I                                     CEMux                          0              7648   5200  FALL       1
I__941/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_8_LC_6_13_7/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_8_LC_6_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_2_LC_6_13_1/ce
Capture Clock    : counter_3_2_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__941/I                                     CEMux                          0              7648   5200  FALL       1
I__941/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_2_LC_6_13_1/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__931/I                                                ClkMux                         0              2809  RISE       1
I__931/O                                                ClkMux                       454              3263  RISE       1
counter_3_2_LC_6_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_7_LC_5_13_7/ce
Capture Clock    : counter_3_7_LC_5_13_7/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_7_LC_5_13_7/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_4_LC_5_13_5/ce
Capture Clock    : counter_3_4_LC_5_13_5/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_4_LC_5_13_5/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_6_LC_5_13_4/ce
Capture Clock    : counter_3_6_LC_5_13_4/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_6_LC_5_13_4/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_1_LC_5_13_3/ce
Capture Clock    : counter_3_1_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_1_LC_5_13_3/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_0_LC_5_13_2/ce
Capture Clock    : counter_3_0_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_0_LC_5_13_2/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_0_LC_5_13_2/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_3_LC_5_13_1/ce
Capture Clock    : counter_3_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_3_LC_5_13_1/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_3_5_LC_5_13_0/ce
Capture Clock    : counter_3_5_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 5200p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4405
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8463
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__890/I                                     Odrv4                          0              4058   3054  FALL       1
I__890/O                                     Odrv4                        547              4604   3054  FALL       1
I__893/I                                     LocalMux                       0              4604   5200  FALL       1
I__893/O                                     LocalMux                     454              5058   5200  FALL       1
I__896/I                                     InMux                          0              5058   5200  FALL       1
I__896/O                                     InMux                        320              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/in1               LogicCell40_SEQ_MODE_0000      0              5378   5200  FALL       1
clk_1Khz_RNIDQNN_LC_7_16_5/lcout             LogicCell40_SEQ_MODE_0000    557              5936   5200  FALL       1
I__846/I                                     LocalMux                       0              5936   5200  FALL       1
I__846/O                                     LocalMux                     454              6390   5200  FALL       1
I__847/I                                     IoInMux                        0              6390   5200  FALL       1
I__847/O                                     IoInMux                      320              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709   5200  FALL       1
clk_1Khz_RNIDQNN_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              7535   5200  FALL      32
I__936/I                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__936/O                                     gio2CtrlBuf                    0              7535   5200  FALL       1
I__937/I                                     GlobalMux                      0              7535   5200  FALL       1
I__937/O                                     GlobalMux                    113              7648   5200  FALL       1
I__942/I                                     CEMux                          0              7648   5200  FALL       1
I__942/O                                     CEMux                        815              8463   5200  FALL       1
counter_3_5_LC_5_13_0/ce                     LogicCell40_SEQ_MODE_1000      0              8463   5200  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_0_LC_5_10_4/in1
Capture Clock    : counter_1_0_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 5283p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4488
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8546
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__870/I                                     Odrv4                          0              7225   5283  FALL       1
I__870/O                                     Odrv4                        547              7772   5283  FALL       1
I__875/I                                     LocalMux                       0              7772   5283  FALL       1
I__875/O                                     LocalMux                     454              8226   5283  FALL       1
I__880/I                                     InMux                          0              8226   5283  FALL       1
I__880/O                                     InMux                        320              8546   5283  FALL       1
counter_1_0_LC_5_10_4/in1                    LogicCell40_SEQ_MODE_1000      0              8546   5283  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_0_LC_5_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_1_LC_5_10_6/in3
Capture Clock    : counter_1_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 5283p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4488
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8546
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__870/I                                     Odrv4                          0              7225   5283  FALL       1
I__870/O                                     Odrv4                        547              7772   5283  FALL       1
I__875/I                                     LocalMux                       0              7772   5283  FALL       1
I__875/O                                     LocalMux                     454              8226   5283  FALL       1
I__881/I                                     InMux                          0              8226   5283  FALL       1
I__881/O                                     InMux                        320              8546   5283  FALL       1
counter_1_1_LC_5_10_6/in3                    LogicCell40_SEQ_MODE_1000      0              8546   5283  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_1_LC_5_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_2_LC_5_10_5/in2
Capture Clock    : counter_1_2_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 5283p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4488
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8546
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__870/I                                     Odrv4                          0              7225   5283  FALL       1
I__870/O                                     Odrv4                        547              7772   5283  FALL       1
I__875/I                                     LocalMux                       0              7772   5283  FALL       1
I__875/O                                     LocalMux                     454              8226   5283  FALL       1
I__882/I                                     InMux                          0              8226   5283  FALL       1
I__882/O                                     InMux                        320              8546   5283  FALL       1
I__886/I                                     CascadeMux                     0              8546   5283  FALL       1
I__886/O                                     CascadeMux                     0              8546   5283  FALL       1
counter_1_2_LC_5_10_5/in2                    LogicCell40_SEQ_MODE_1000      0              8546   5283  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_2_LC_5_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : counter_1_3_LC_5_10_1/in2
Capture Clock    : counter_1_3_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 5283p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4488
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8546
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__870/I                                     Odrv4                          0              7225   5283  FALL       1
I__870/O                                     Odrv4                        547              7772   5283  FALL       1
I__875/I                                     LocalMux                       0              7772   5283  FALL       1
I__875/O                                     LocalMux                     454              8226   5283  FALL       1
I__883/I                                     InMux                          0              8226   5283  FALL       1
I__883/O                                     InMux                        320              8546   5283  FALL       1
I__887/I                                     CascadeMux                     0              8546   5283  FALL       1
I__887/O                                     CascadeMux                     0              8546   5283  FALL       1
counter_1_3_LC_5_10_1/in2                    LogicCell40_SEQ_MODE_1000      0              8546   5283  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__926/I                                                ClkMux                         0              2809  RISE       1
I__926/O                                                ClkMux                       454              3263  RISE       1
counter_1_3_LC_5_10_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_3_LC_5_13_1/in3
Capture Clock    : counter_3_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__622/I                                     InMux                          0              8309   5365  FALL       1
I__622/O                                     InMux                        320              8629   5365  FALL       1
counter_3_3_LC_5_13_1/in3                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_3_LC_5_13_1/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_4_LC_5_13_5/in3
Capture Clock    : counter_3_4_LC_5_13_5/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__623/I                                     InMux                          0              8309   5365  FALL       1
I__623/O                                     InMux                        320              8629   5365  FALL       1
counter_3_4_LC_5_13_5/in3                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_4_LC_5_13_5/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_5_LC_5_13_0/in0
Capture Clock    : counter_3_5_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__624/I                                     InMux                          0              8309   5365  FALL       1
I__624/O                                     InMux                        320              8629   5365  FALL       1
counter_3_5_LC_5_13_0/in0                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_5_LC_5_13_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_6_LC_5_13_4/in0
Capture Clock    : counter_3_6_LC_5_13_4/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__625/I                                     InMux                          0              8309   5365  FALL       1
I__625/O                                     InMux                        320              8629   5365  FALL       1
counter_3_6_LC_5_13_4/in0                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_6_LC_5_13_4/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_7_LC_5_13_7/in3
Capture Clock    : counter_3_7_LC_5_13_7/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__626/I                                     InMux                          0              8309   5365  FALL       1
I__626/O                                     InMux                        320              8629   5365  FALL       1
counter_3_7_LC_5_13_7/in3                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_7_LC_5_13_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : counter_3_1_LC_5_13_3/in3
Capture Clock    : counter_3_1_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 5366p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8629
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__620/I                                     LocalMux                       0              7855   5365  FALL       1
I__620/O                                     LocalMux                     454              8309   5365  FALL       1
I__627/I                                     InMux                          0              8309   5365  FALL       1
I__627/O                                     InMux                        320              8629   5365  FALL       1
counter_3_1_LC_5_13_3/in3                    LogicCell40_SEQ_MODE_1000      0              8629   5365  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__930/I                                                ClkMux                         0              2809  RISE       1
I__930/O                                                ClkMux                       454              3263  RISE       1
counter_3_1_LC_5_13_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_7_LC_2_10_7/in0
Capture Clock    : counter_2_7_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 5417p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8680
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__853/I                                     LocalMux                       0              7906   5417  FALL       1
I__853/O                                     LocalMux                     454              8360   5417  FALL       1
I__858/I                                     InMux                          0              8360   5417  FALL       1
I__858/O                                     InMux                        320              8680   5417  FALL       1
counter_2_7_LC_2_10_7/in0                    LogicCell40_SEQ_MODE_1000      0              8680   5417  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_8_LC_2_10_3/in0
Capture Clock    : counter_2_8_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 5417p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8680
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__853/I                                     LocalMux                       0              7906   5417  FALL       1
I__853/O                                     LocalMux                     454              8360   5417  FALL       1
I__859/I                                     InMux                          0              8360   5417  FALL       1
I__859/O                                     InMux                        320              8680   5417  FALL       1
counter_2_8_LC_2_10_3/in0                    LogicCell40_SEQ_MODE_1000      0              8680   5417  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_6_LC_2_10_6/in3
Capture Clock    : counter_2_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 5417p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8680
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__853/I                                     LocalMux                       0              7906   5417  FALL       1
I__853/O                                     LocalMux                     454              8360   5417  FALL       1
I__860/I                                     InMux                          0              8360   5417  FALL       1
I__860/O                                     InMux                        320              8680   5417  FALL       1
counter_2_6_LC_2_10_6/in3                    LogicCell40_SEQ_MODE_1000      0              8680   5417  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_3_LC_1_9_2/ce
Capture Clock    : counter_2_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__471/I                                     CEMux                          0              8144   5696  FALL       1
I__471/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_3_LC_1_9_2/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__916/I                                                ClkMux                         0              2809  RISE       1
I__916/O                                                ClkMux                       454              3263  RISE       1
counter_2_3_LC_1_9_2/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_16_LC_1_10_7/ce
Capture Clock    : counter_2_16_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_16_LC_1_10_7/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_16_LC_1_10_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_15_LC_1_10_6/ce
Capture Clock    : counter_2_15_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_15_LC_1_10_6/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_15_LC_1_10_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_14_LC_1_10_5/ce
Capture Clock    : counter_2_14_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_14_LC_1_10_5/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_14_LC_1_10_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_13_LC_1_10_4/ce
Capture Clock    : counter_2_13_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_13_LC_1_10_4/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_13_LC_1_10_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_12_LC_1_10_3/ce
Capture Clock    : counter_2_12_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_12_LC_1_10_3/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_12_LC_1_10_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_11_LC_1_10_2/ce
Capture Clock    : counter_2_11_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_11_LC_1_10_2/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_11_LC_1_10_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_10_LC_1_10_1/ce
Capture Clock    : counter_2_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_10_LC_1_10_1/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_10_LC_1_10_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_9_LC_1_10_0/ce
Capture Clock    : counter_2_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__472/I                                     CEMux                          0              8144   5696  FALL       1
I__472/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_9_LC_1_10_0/ce                     LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__917/I                                                ClkMux                         0              2809  RISE       1
I__917/O                                                ClkMux                       454              3263  RISE       1
counter_2_9_LC_1_10_0/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_24_LC_1_11_7/ce
Capture Clock    : counter_2_24_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_24_LC_1_11_7/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_24_LC_1_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_23_LC_1_11_6/ce
Capture Clock    : counter_2_23_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_23_LC_1_11_6/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_23_LC_1_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_22_LC_1_11_5/ce
Capture Clock    : counter_2_22_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_22_LC_1_11_5/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_22_LC_1_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_21_LC_1_11_4/ce
Capture Clock    : counter_2_21_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_21_LC_1_11_4/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_21_LC_1_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_20_LC_1_11_3/ce
Capture Clock    : counter_2_20_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_20_LC_1_11_3/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_20_LC_1_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_19_LC_1_11_2/ce
Capture Clock    : counter_2_19_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_19_LC_1_11_2/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_19_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_18_LC_1_11_1/ce
Capture Clock    : counter_2_18_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_18_LC_1_11_1/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_18_LC_1_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_17_LC_1_11_0/ce
Capture Clock    : counter_2_17_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__473/I                                     CEMux                          0              8144   5696  FALL       1
I__473/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_17_LC_1_11_0/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__918/I                                                ClkMux                         0              2809  RISE       1
I__918/O                                                ClkMux                       454              3263  RISE       1
counter_2_17_LC_1_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_7_LC_2_10_7/ce
Capture Clock    : counter_2_7_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__474/I                                     CEMux                          0              8144   5696  FALL       1
I__474/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_7_LC_2_10_7/ce                     LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_7_LC_2_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_6_LC_2_10_6/ce
Capture Clock    : counter_2_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__474/I                                     CEMux                          0              8144   5696  FALL       1
I__474/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_6_LC_2_10_6/ce                     LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_6_LC_2_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_8_LC_2_10_3/ce
Capture Clock    : counter_2_8_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__474/I                                     CEMux                          0              8144   5696  FALL       1
I__474/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_8_LC_2_10_3/ce                     LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__919/I                                                ClkMux                         0              2809  RISE       1
I__919/O                                                ClkMux                       454              3263  RISE       1
counter_2_8_LC_2_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_1_LC_2_8_6/ce
Capture Clock    : counter_2_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__475/I                                     CEMux                          0              8144   5696  FALL       1
I__475/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_1_LC_2_8_6/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_1_LC_2_8_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_0_LC_2_8_3/ce
Capture Clock    : counter_2_0_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__475/I                                     CEMux                          0              8144   5696  FALL       1
I__475/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_0_LC_2_8_3/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__920/I                                                ClkMux                         0              2809  RISE       1
I__920/O                                                ClkMux                       454              3263  RISE       1
counter_2_0_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_31_LC_1_12_6/ce
Capture Clock    : counter_2_31_LC_1_12_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_31_LC_1_12_6/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_31_LC_1_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_30_LC_1_12_5/ce
Capture Clock    : counter_2_30_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_30_LC_1_12_5/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_30_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_29_LC_1_12_4/ce
Capture Clock    : counter_2_29_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_29_LC_1_12_4/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_28_LC_1_12_3/ce
Capture Clock    : counter_2_28_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_28_LC_1_12_3/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_28_LC_1_12_3/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_27_LC_1_12_2/ce
Capture Clock    : counter_2_27_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_27_LC_1_12_2/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_27_LC_1_12_2/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_26_LC_1_12_1/ce
Capture Clock    : counter_2_26_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_26_LC_1_12_1/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_26_LC_1_12_1/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_25_LC_1_12_0/ce
Capture Clock    : counter_2_25_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__476/I                                     CEMux                          0              8144   5696  FALL       1
I__476/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_25_LC_1_12_0/ce                    LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_25_LC_1_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_4_LC_5_9_6/ce
Capture Clock    : counter_2_4_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__477/I                                     CEMux                          0              8144   5696  FALL       1
I__477/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_4_LC_5_9_6/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_5_LC_5_9_5/ce
Capture Clock    : counter_2_5_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__477/I                                     CEMux                          0              8144   5696  FALL       1
I__477/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_5_LC_5_9_5/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_1MHz_LC_7_13_5/lcout
Path End         : counter_2_2_LC_5_9_3/ce
Capture Clock    : counter_2_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 5696p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4901
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8959
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__933/I                                                ClkMux                         0              2809  RISE       1
I__933/O                                                ClkMux                       454              3263  RISE       1
clk_1MHz_LC_7_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_1MHz_LC_7_13_5/lcout                     LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       5
I__889/I                                     LocalMux                       0              4058   5696  FALL       1
I__889/O                                     LocalMux                     454              4512   5696  FALL       1
I__892/I                                     InMux                          0              4512   5696  FALL       1
I__892/O                                     InMux                        320              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/in3               LogicCell40_SEQ_MODE_0000      0              4831   5696  FALL       1
clk_1MHz_RNINCP9_LC_6_12_1/lcout             LogicCell40_SEQ_MODE_0000    423              5255   5696  FALL       1
I__677/I                                     Odrv12                         0              5255   5696  FALL       1
I__677/O                                     Odrv12                       794              6049   5696  FALL       1
I__678/I                                     Span12Mux_s5_h                 0              6049   5696  FALL       1
I__678/O                                     Span12Mux_s5_h               382              6431   5696  FALL       1
I__679/I                                     LocalMux                       0              6431   5696  FALL       1
I__679/O                                     LocalMux                     454              6885   5696  FALL       1
I__680/I                                     IoInMux                        0              6885   5696  FALL       1
I__680/O                                     IoInMux                      320              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7205   5696  FALL       1
clk_1MHz_RNINCP9_0/GLOBALBUFFEROUTPUT        ICE_GB                       825              8030   5696  FALL      32
I__469/I                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__469/O                                     gio2CtrlBuf                    0              8030   5696  FALL       1
I__470/I                                     GlobalMux                      0              8030   5696  FALL       1
I__470/O                                     GlobalMux                    113              8144   5696  FALL       1
I__477/I                                     CEMux                          0              8144   5696  FALL       1
I__477/O                                     CEMux                        815              8959   5696  FALL       1
counter_2_2_LC_5_9_3/ce                      LogicCell40_SEQ_MODE_1000      0              8959   5696  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_30_LC_4_12_5/lcout
Path End         : clk_1Khz_LC_2_14_7/in3
Capture Clock    : clk_1Khz_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 5747p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   4952
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9010
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__928/I                                                ClkMux                         0              2809  RISE       1
I__928/O                                                ClkMux                       454              3263  RISE       1
counter_1_30_LC_4_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_30_LC_4_12_5/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__485/I                                     LocalMux                       0              4058   4736  FALL       1
I__485/O                                     LocalMux                     454              4512   4736  FALL       1
I__487/I                                     InMux                          0              4512   4736  FALL       1
I__487/O                                     InMux                        320              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   4736  FALL       1
un4_counter_1_7_c_RNO_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   4736  FALL       1
I__683/I                                     LocalMux                       0              5255   4736  FALL       1
I__683/O                                     LocalMux                     454              5709   4736  FALL       1
I__684/I                                     InMux                          0              5709   4736  FALL       1
I__684/O                                     InMux                        320              6028   4736  FALL       1
I__685/I                                     CascadeMux                     0              6028   4736  FALL       1
I__685/O                                     CascadeMux                     0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/in2              LogicCell40_SEQ_MODE_0000      0              6028   4736  FALL       1
un4_counter_1_7_c_LC_6_11_7/carryout         LogicCell40_SEQ_MODE_0000    196              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              6224   4736  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout              ICE_CARRY_IN_MUX             258              6482   4736  FALL       1
I__682/I                                     InMux                          0              6482   4736  FALL       1
I__682/O                                     InMux                        320              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/in3    LogicCell40_SEQ_MODE_0000      0              6802   4736  FALL       1
un4_counter_1_7_THRU_LUT4_0_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_0000    423              7225   4736  FALL       8
I__869/I                                     Odrv4                          0              7225   5747  FALL       1
I__869/O                                     Odrv4                        547              7772   5747  FALL       1
I__874/I                                     Span4Mux_h                     0              7772   5747  FALL       1
I__874/O                                     Span4Mux_h                   464              8236   5747  FALL       1
I__879/I                                     LocalMux                       0              8236   5747  FALL       1
I__879/O                                     LocalMux                     454              8690   5747  FALL       1
I__885/I                                     InMux                          0              8690   5747  FALL       1
I__885/O                                     InMux                        320              9010   5747  FALL       1
clk_1Khz_LC_2_14_7/in3                       LogicCell40_SEQ_MODE_1000      0              9010   5747  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__927/I                                                ClkMux                         0              2809  RISE       1
I__927/O                                                ClkMux                       454              3263  RISE       1
clk_1Khz_LC_2_14_7/clk                                  LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_4_LC_5_9_6/in0
Capture Clock    : counter_2_4_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 5881p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5086
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9144
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__852/I                                     Span4Mux_h                     0              7906   5881  FALL       1
I__852/O                                     Span4Mux_h                   464              8371   5881  FALL       1
I__856/I                                     LocalMux                       0              8371   5881  FALL       1
I__856/O                                     LocalMux                     454              8825   5881  FALL       1
I__862/I                                     InMux                          0              8825   5881  FALL       1
I__862/O                                     InMux                        320              9144   5881  FALL       1
counter_2_4_LC_5_9_6/in0                     LogicCell40_SEQ_MODE_1000      0              9144   5881  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_4_LC_5_9_6/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_2_LC_5_9_3/in1
Capture Clock    : counter_2_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 5881p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5086
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9144
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__852/I                                     Span4Mux_h                     0              7906   5881  FALL       1
I__852/O                                     Span4Mux_h                   464              8371   5881  FALL       1
I__856/I                                     LocalMux                       0              8371   5881  FALL       1
I__856/O                                     LocalMux                     454              8825   5881  FALL       1
I__863/I                                     InMux                          0              8825   5881  FALL       1
I__863/O                                     InMux                        320              9144   5881  FALL       1
counter_2_2_LC_5_9_3/in1                     LogicCell40_SEQ_MODE_1000      0              9144   5881  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_2_LC_5_9_3/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : counter_2_5_LC_5_9_5/in3
Capture Clock    : counter_2_5_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 5881p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5086
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9144
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__852/I                                     Span4Mux_h                     0              7906   5881  FALL       1
I__852/O                                     Span4Mux_h                   464              8371   5881  FALL       1
I__856/I                                     LocalMux                       0              8371   5881  FALL       1
I__856/O                                     LocalMux                     454              8825   5881  FALL       1
I__864/I                                     InMux                          0              8825   5881  FALL       1
I__864/O                                     InMux                        320              9144   5881  FALL       1
counter_2_5_LC_5_9_5/in3                     LogicCell40_SEQ_MODE_1000      0              9144   5881  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__923/I                                                ClkMux                         0              2809  RISE       1
I__923/O                                                ClkMux                       454              3263  RISE       1
counter_2_5_LC_5_9_5/clk                                LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_16_LC_6_14_7/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in1
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 5912p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5117
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9175
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__932/I                                                ClkMux                         0              2809  RISE       1
I__932/O                                                ClkMux                       454              3263  RISE       1
counter_3_16_LC_6_14_7/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_16_LC_6_14_7/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__768/I                                     LocalMux                       0              4058   5365  FALL       1
I__768/O                                     LocalMux                     454              4512   5365  FALL       1
I__770/I                                     InMux                          0              4512   5365  FALL       1
I__770/O                                     InMux                        320              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/in3          LogicCell40_SEQ_MODE_0000      0              4831   5365  FALL       1
un4_counter_3_4_c_RNO_LC_5_14_1/lcout        LogicCell40_SEQ_MODE_0000    423              5255   5365  FALL       1
I__618/I                                     LocalMux                       0              5255   5365  FALL       1
I__618/O                                     LocalMux                     454              5709   5365  FALL       1
I__619/I                                     InMux                          0              5709   5365  FALL       1
I__619/O                                     InMux                        320              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/in1              LogicCell40_SEQ_MODE_0000      0              6028   5365  FALL       1
un4_counter_3_4_c_LC_4_13_4/carryout         LogicCell40_SEQ_MODE_0000    361              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              6390   5365  FALL       1
un4_counter_3_5_c_LC_4_13_5/carryout         LogicCell40_SEQ_MODE_0000    155              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryin          LogicCell40_SEQ_MODE_0000      0              6544   5365  FALL       1
un4_counter_3_6_c_LC_4_13_6/carryout         LogicCell40_SEQ_MODE_0000    155              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryin          LogicCell40_SEQ_MODE_0000      0              6699   5365  FALL       1
un4_counter_3_7_c_LC_4_13_7/carryout         LogicCell40_SEQ_MODE_0000    155              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin               ICE_CARRY_IN_MUX               0              6854   5365  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout              ICE_CARRY_IN_MUX             258              7112   5365  FALL       1
I__419/I                                     InMux                          0              7112   5365  FALL       1
I__419/O                                     InMux                        320              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              7432   5365  FALL       1
un4_counter_3_7_THRU_LUT4_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    423              7855   5365  FALL       7
I__621/I                                     Odrv4                          0              7855   5912  FALL       1
I__621/O                                     Odrv4                        547              8402   5912  FALL       1
I__628/I                                     LocalMux                       0              8402   5912  FALL       1
I__628/O                                     LocalMux                     454              8856   5912  FALL       1
I__629/I                                     InMux                          0              8856   5912  FALL       1
I__629/O                                     InMux                        320              9175   5912  FALL       1
clk_2HzZ0_LC_5_12_4/in1                      LogicCell40_SEQ_MODE_1000      0              9175   5912  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_29_LC_1_12_4/lcout
Path End         : clk_2HzZ0_LC_5_12_4/in3
Capture Clock    : clk_2HzZ0_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 6428p

Capture Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3263
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       3263

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3263
+ Clock To Q                                         794
+ Data Path Delay                                   5633
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9691
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__922/I                                                ClkMux                         0              2809  RISE       1
I__922/O                                                ClkMux                       454              3263  RISE       1
counter_2_29_LC_1_12_4/clk                              LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_29_LC_1_12_4/lcout                 LogicCell40_SEQ_MODE_1000    794              4058   1568  FALL       2
I__236/I                                     LocalMux                       0              4058   4870  FALL       1
I__236/O                                     LocalMux                     454              4512   4870  FALL       1
I__238/I                                     InMux                          0              4512   4870  FALL       1
I__238/O                                     InMux                        320              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/in1          LogicCell40_SEQ_MODE_0000      0              4831   4870  FALL       1
un4_counter_2_7_c_RNO_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_0000    557              5389   4870  FALL       1
I__379/I                                     LocalMux                       0              5389   4870  FALL       1
I__379/O                                     LocalMux                     454              5843   4870  FALL       1
I__380/I                                     InMux                          0              5843   4870  FALL       1
I__380/O                                     InMux                        320              6163   4870  FALL       1
I__381/I                                     CascadeMux                     0              6163   4870  FALL       1
I__381/O                                     CascadeMux                     0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/in2              LogicCell40_SEQ_MODE_0000      0              6163   4870  FALL       1
un4_counter_2_7_c_LC_2_12_7/carryout         LogicCell40_SEQ_MODE_0000    196              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin               ICE_CARRY_IN_MUX               0              6359   4870  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout              ICE_CARRY_IN_MUX             258              6617   4870  FALL       1
I__378/I                                     InMux                          0              6617   4870  FALL       1
I__378/O                                     InMux                        320              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              6936   4870  FALL       1
un4_counter_2_7_THRU_LUT4_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    423              7359   4870  FALL       9
I__849/I                                     Odrv4                          0              7359   5417  FALL       1
I__849/O                                     Odrv4                        547              7906   5417  FALL       1
I__852/I                                     Span4Mux_h                     0              7906   5881  FALL       1
I__852/O                                     Span4Mux_h                   464              8371   5881  FALL       1
I__857/I                                     Span4Mux_v                     0              8371   6428  FALL       1
I__857/O                                     Span4Mux_v                   547              8917   6428  FALL       1
I__865/I                                     LocalMux                       0              8917   6428  FALL       1
I__865/O                                     LocalMux                     454              9371   6428  FALL       1
I__867/I                                     InMux                          0              9371   6428  FALL       1
I__867/O                                     InMux                        320              9691   6428  FALL       1
clk_2HzZ0_LC_5_12_4/in3                      LogicCell40_SEQ_MODE_1000      0              9691   6428  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_2HzZ0_LC_5_12_4/lcout
Path End         : clk_2Hz
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|CLK_27mhz:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            3263
+ Clock To Q                                          794
+ Data Path Delay                                    8258
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12316
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_27mhz                                               counter                        0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_27mhz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_27mhz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2072              2582  RISE       1
I__914/I                                                gio2CtrlBuf                    0              2582  RISE       1
I__914/O                                                gio2CtrlBuf                    0              2582  RISE       1
I__915/I                                                GlobalMux                      0              2582  RISE       1
I__915/O                                                GlobalMux                    227              2809  RISE       1
I__929/I                                                ClkMux                         0              2809  RISE       1
I__929/O                                                ClkMux                       454              3263  RISE       1
clk_2HzZ0_LC_5_12_4/clk                                 LogicCell40_SEQ_MODE_1000      0              3263  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_2HzZ0_LC_5_12_4/lcout          LogicCell40_SEQ_MODE_1000    794              4058   +INF  RISE       2
I__631/I                           Odrv12                         0              4058   +INF  RISE       1
I__631/O                           Odrv12                       722              4780   +INF  RISE       1
I__633/I                           Sp12to4                        0              4780   +INF  RISE       1
I__633/O                           Sp12to4                      629              5409   +INF  RISE       1
I__634/I                           Span4Mux_h                     0              5409   +INF  RISE       1
I__634/O                           Span4Mux_h                   444              5853   +INF  RISE       1
I__635/I                           Span4Mux_s0_h                  0              5853   +INF  RISE       1
I__635/O                           Span4Mux_s0_h                217              6070   +INF  RISE       1
I__636/I                           LocalMux                       0              6070   +INF  RISE       1
I__636/O                           LocalMux                     485              6555   +INF  RISE       1
I__637/I                           IoInMux                        0              6555   +INF  RISE       1
I__637/O                           IoInMux                      382              6936   +INF  RISE       1
clk_2Hz_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6936   +INF  RISE       1
clk_2Hz_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3291             10228   +INF  FALL       1
clk_2Hz_obuf_iopad/DIN             IO_PAD                         0             10228   +INF  FALL       1
clk_2Hz_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12316   +INF  FALL       1
clk_2Hz                            counter                        0             12316   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

