NETLIST "$root" <built-in>:0 (B) constPoolp:(D), delaySchedulerp:UNLINKED, dollarUnitPkgp:UNLINKED, dpiExportTriggerp:UNLINKED, evalNbap:UNLINKED, evalp:UNLINKED, nbaEventTriggerp:UNLINKED, nbaEventp:UNLINKED, stdPackagep:UNLINKED, timeprecision:1ps, timeunit:1ps, topScopep:UNLINKED, typeTablep:(C)
 modulesp:
   MODULE "serial_adder" test1.sv:15 (E) level:2, origName:serial_adder, timeunit:1ps
    stmtsp:
      VAR "WIDTH" test1.sv:15 (F) attrClocker:UNKNOWN, direction:NONE, lifetime:VSTATIC, origName:WIDTH, sensIfacep:UNLINKED, varType:GPARAM
       valuep:
         CONST "?32?sh8" test1.sv:15 (H)
      VAR "a" test1.sv:16 (J) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:a, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "logic" test1.sv:16 (K) keyword:logic
          rangep:
            RANGE "" test1.sv:16 (L)
             leftp:
               SUB "" test1.sv:16 (M)
                lhsp:
                  VARREF "WIDTH" test1.sv:16 (LF) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(F)
                rhsp:
                  CONST "?32?sh1" test1.sv:16 (O)
             rightp:
               CONST "?32?sh0" test1.sv:16 (P)
      VAR "b" test1.sv:17 (R) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:b, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "logic" test1.sv:17 (S) keyword:logic
          rangep:
            RANGE "" test1.sv:17 (T)
             leftp:
               SUB "" test1.sv:17 (U)
                lhsp:
                  VARREF "WIDTH" test1.sv:17 (MF) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(F)
                rhsp:
                  CONST "?32?sh1" test1.sv:17 (W)
             rightp:
               CONST "?32?sh0" test1.sv:17 (X)
      VAR "cin" test1.sv:18 (Z) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:cin, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:18 (AB) keyword:LOGIC_IMPLICIT
      VAR "s" test1.sv:19 (CB) attrClocker:UNKNOWN, direction:OUTPUT, lifetime:NONE, origName:s, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "logic" test1.sv:19 (DB) keyword:logic
          rangep:
            RANGE "" test1.sv:19 (EB)
             leftp:
               SUB "" test1.sv:19 (FB)
                lhsp:
                  VARREF "WIDTH" test1.sv:19 (NF) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(F)
                rhsp:
                  CONST "?32?sh1" test1.sv:19 (HB)
             rightp:
               CONST "?32?sh0" test1.sv:19 (IB)
      VAR "cout" test1.sv:20 (KB) attrClocker:UNKNOWN, direction:OUTPUT, lifetime:NONE, origName:cout, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:20 (LB) keyword:LOGIC_IMPLICIT
      VAR "c" test1.sv:22 (MB) attrClocker:UNKNOWN, direction:NONE, lifetime:VSTATIC, origName:c, sensIfacep:UNLINKED, varType:WIRE
       childDTypep:
         BASICDTYPE "logic" test1.sv:22 (NB) keyword:logic
          rangep:
            RANGE "" test1.sv:22 (OB)
             leftp:
               VARREF "WIDTH" test1.sv:22 (OF) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(F)
             rightp:
               CONST "?32?sh0" test1.sv:22 (QB)
      BEGIN "genblk1" test1.sv:24 (RB) generate:True, implied:True, unnamed:True
       stmtsp:
         VAR "i" test1.sv:24 (WB) attrClocker:UNKNOWN, direction:NONE, isUsedLoopIdx:True, lifetime:VSTATIC, origName:i, sensIfacep:UNLINKED, varType:GENVAR
      BEGIN "genblk1[0]" test1.sv:25 (TG) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (UG) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (VG) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (WG)
                fromp:
                  VARREF "a" test1.sv:25 (XG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh0" test1.sv:24 (YG)
            PIN "__pinNumber2" test1.sv:25 (ZG) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (AH)
                fromp:
                  VARREF "b" test1.sv:25 (BH) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh0" test1.sv:24 (CH)
            PIN "__pinNumber3" test1.sv:25 (DH) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (EH)
                fromp:
                  VARREF "c" test1.sv:25 (FH) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh0" test1.sv:24 (GH)
            PIN "__pinNumber4" test1.sv:25 (HH) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (IH)
                fromp:
                  VARREF "s" test1.sv:25 (JH) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh0" test1.sv:24 (KH)
            PIN "__pinNumber5" test1.sv:25 (LH) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (MH)
                fromp:
                  VARREF "c" test1.sv:25 (NH) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (OH)
                   lhsp:
                     CONST "?32?sh0" test1.sv:24 (PH)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (QH)
      BEGIN "genblk1[1]" test1.sv:25 (RH) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (SH) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (TH) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (UH)
                fromp:
                  VARREF "a" test1.sv:25 (VH) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh1" test1.sv:24 (WH)
            PIN "__pinNumber2" test1.sv:25 (XH) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (YH)
                fromp:
                  VARREF "b" test1.sv:25 (ZH) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh1" test1.sv:24 (AI)
            PIN "__pinNumber3" test1.sv:25 (BI) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (CI)
                fromp:
                  VARREF "c" test1.sv:25 (DI) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh1" test1.sv:24 (EI)
            PIN "__pinNumber4" test1.sv:25 (FI) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (GI)
                fromp:
                  VARREF "s" test1.sv:25 (HI) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh1" test1.sv:24 (II)
            PIN "__pinNumber5" test1.sv:25 (JI) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (KI)
                fromp:
                  VARREF "c" test1.sv:25 (LI) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (MI)
                   lhsp:
                     CONST "?32?sh1" test1.sv:24 (NI)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (OI)
      BEGIN "genblk1[2]" test1.sv:25 (PI) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (QI) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (RI) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (SI)
                fromp:
                  VARREF "a" test1.sv:25 (TI) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh2" test1.sv:24 (UI)
            PIN "__pinNumber2" test1.sv:25 (VI) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (WI)
                fromp:
                  VARREF "b" test1.sv:25 (XI) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh2" test1.sv:24 (YI)
            PIN "__pinNumber3" test1.sv:25 (ZI) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (AJ)
                fromp:
                  VARREF "c" test1.sv:25 (BJ) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh2" test1.sv:24 (CJ)
            PIN "__pinNumber4" test1.sv:25 (DJ) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (EJ)
                fromp:
                  VARREF "s" test1.sv:25 (FJ) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh2" test1.sv:24 (GJ)
            PIN "__pinNumber5" test1.sv:25 (HJ) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (IJ)
                fromp:
                  VARREF "c" test1.sv:25 (JJ) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (KJ)
                   lhsp:
                     CONST "?32?sh2" test1.sv:24 (LJ)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (MJ)
      BEGIN "genblk1[3]" test1.sv:25 (NJ) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (OJ) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (PJ) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (QJ)
                fromp:
                  VARREF "a" test1.sv:25 (RJ) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh3" test1.sv:24 (SJ)
            PIN "__pinNumber2" test1.sv:25 (TJ) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (UJ)
                fromp:
                  VARREF "b" test1.sv:25 (VJ) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh3" test1.sv:24 (WJ)
            PIN "__pinNumber3" test1.sv:25 (XJ) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (YJ)
                fromp:
                  VARREF "c" test1.sv:25 (ZJ) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh3" test1.sv:24 (AK)
            PIN "__pinNumber4" test1.sv:25 (BK) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (CK)
                fromp:
                  VARREF "s" test1.sv:25 (DK) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh3" test1.sv:24 (EK)
            PIN "__pinNumber5" test1.sv:25 (FK) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (GK)
                fromp:
                  VARREF "c" test1.sv:25 (HK) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (IK)
                   lhsp:
                     CONST "?32?sh3" test1.sv:24 (JK)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (KK)
      BEGIN "genblk1[4]" test1.sv:25 (LK) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (MK) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (NK) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (OK)
                fromp:
                  VARREF "a" test1.sv:25 (PK) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh4" test1.sv:24 (QK)
            PIN "__pinNumber2" test1.sv:25 (RK) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (SK)
                fromp:
                  VARREF "b" test1.sv:25 (TK) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh4" test1.sv:24 (UK)
            PIN "__pinNumber3" test1.sv:25 (VK) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (WK)
                fromp:
                  VARREF "c" test1.sv:25 (XK) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh4" test1.sv:24 (YK)
            PIN "__pinNumber4" test1.sv:25 (ZK) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (AL)
                fromp:
                  VARREF "s" test1.sv:25 (BL) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh4" test1.sv:24 (CL)
            PIN "__pinNumber5" test1.sv:25 (DL) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (EL)
                fromp:
                  VARREF "c" test1.sv:25 (FL) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (GL)
                   lhsp:
                     CONST "?32?sh4" test1.sv:24 (HL)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (IL)
      BEGIN "genblk1[5]" test1.sv:25 (JL) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (KL) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (LL) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (ML)
                fromp:
                  VARREF "a" test1.sv:25 (NL) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh5" test1.sv:24 (OL)
            PIN "__pinNumber2" test1.sv:25 (PL) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (QL)
                fromp:
                  VARREF "b" test1.sv:25 (RL) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh5" test1.sv:24 (SL)
            PIN "__pinNumber3" test1.sv:25 (TL) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (UL)
                fromp:
                  VARREF "c" test1.sv:25 (VL) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh5" test1.sv:24 (WL)
            PIN "__pinNumber4" test1.sv:25 (XL) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (YL)
                fromp:
                  VARREF "s" test1.sv:25 (ZL) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh5" test1.sv:24 (AM)
            PIN "__pinNumber5" test1.sv:25 (BM) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (CM)
                fromp:
                  VARREF "c" test1.sv:25 (DM) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (EM)
                   lhsp:
                     CONST "?32?sh5" test1.sv:24 (FM)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (GM)
      BEGIN "genblk1[6]" test1.sv:25 (HM) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (IM) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (JM) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (KM)
                fromp:
                  VARREF "a" test1.sv:25 (LM) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh6" test1.sv:24 (MM)
            PIN "__pinNumber2" test1.sv:25 (NM) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (OM)
                fromp:
                  VARREF "b" test1.sv:25 (PM) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh6" test1.sv:24 (QM)
            PIN "__pinNumber3" test1.sv:25 (RM) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (SM)
                fromp:
                  VARREF "c" test1.sv:25 (TM) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh6" test1.sv:24 (UM)
            PIN "__pinNumber4" test1.sv:25 (VM) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (WM)
                fromp:
                  VARREF "s" test1.sv:25 (XM) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh6" test1.sv:24 (YM)
            PIN "__pinNumber5" test1.sv:25 (ZM) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (AN)
                fromp:
                  VARREF "c" test1.sv:25 (BN) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (CN)
                   lhsp:
                     CONST "?32?sh6" test1.sv:24 (DN)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (EN)
      BEGIN "genblk1[7]" test1.sv:25 (FN) generate:True
       stmtsp:
         CELL "fa" test1.sv:25 (GN) modp:(GC), origName:fa
          pinsp:
            PIN "__pinNumber1" test1.sv:25 (HN) modPTypep:UNLINKED, modVarp:(RD)
             exprp:
               SELBIT "" test1.sv:25 (IN)
                fromp:
                  VARREF "a" test1.sv:25 (JN) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(J)
                bitp:
                  CONST "?32?sh7" test1.sv:24 (KN)
            PIN "__pinNumber2" test1.sv:25 (LN) modPTypep:UNLINKED, modVarp:(UD)
             exprp:
               SELBIT "" test1.sv:25 (MN)
                fromp:
                  VARREF "b" test1.sv:25 (NN) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(R)
                bitp:
                  CONST "?32?sh7" test1.sv:24 (ON)
            PIN "__pinNumber3" test1.sv:25 (PN) modPTypep:UNLINKED, modVarp:(XD)
             exprp:
               SELBIT "" test1.sv:25 (QN)
                fromp:
                  VARREF "c" test1.sv:25 (RN) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  CONST "?32?sh7" test1.sv:24 (SN)
            PIN "__pinNumber4" test1.sv:25 (TN) modPTypep:UNLINKED, modVarp:(AE)
             exprp:
               SELBIT "" test1.sv:25 (UN)
                fromp:
                  VARREF "s" test1.sv:25 (VN) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(CB)
                bitp:
                  CONST "?32?sh7" test1.sv:24 (WN)
            PIN "__pinNumber5" test1.sv:25 (XN) modPTypep:UNLINKED, modVarp:(DE)
             exprp:
               SELBIT "" test1.sv:25 (YN)
                fromp:
                  VARREF "c" test1.sv:25 (ZN) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
                bitp:
                  ADD "" test1.sv:25 (AO)
                   lhsp:
                     CONST "?32?sh7" test1.sv:24 (BO)
                   rhsp:
                     CONST "?32?sh1" test1.sv:25 (CO)
      ASSIGNW "" test1.sv:28 (ED)
       rhsp:
         VARREF "cin" test1.sv:28 (DG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(Z)
       lhsp:
         SELBIT "" test1.sv:28 (GD)
          fromp:
            VARREF "c" test1.sv:28 (EG) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
          bitp:
            CONST "?32?sh0" test1.sv:28 (ID)
      ASSIGNW "" test1.sv:29 (JD)
       rhsp:
         SELBIT "" test1.sv:29 (KD)
          fromp:
            VARREF "c" test1.sv:29 (FG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(MB)
          bitp:
            SUB "" test1.sv:29 (MD)
             lhsp:
               VARREF "WIDTH" test1.sv:29 (GG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(F)
             rhsp:
               CONST "?32?sh1" test1.sv:29 (OD)
       lhsp:
         VARREF "cout" test1.sv:29 (HG) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(KB)
   MODULE "full_adder" test1.sv:5 (GC) level:3, origName:full_adder, timeunit:1ps
    stmtsp:
      VAR "a" test1.sv:6 (RD) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:a, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:6 (SD) keyword:LOGIC_IMPLICIT
      VAR "b" test1.sv:7 (UD) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:b, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:7 (VD) keyword:LOGIC_IMPLICIT
      VAR "cin" test1.sv:8 (XD) attrClocker:UNKNOWN, direction:INPUT, lifetime:NONE, origName:cin, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:8 (YD) keyword:LOGIC_IMPLICIT
      VAR "s" test1.sv:9 (AE) attrClocker:UNKNOWN, direction:OUTPUT, lifetime:NONE, origName:s, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:9 (BE) keyword:LOGIC_IMPLICIT
      VAR "cout" test1.sv:10 (DE) attrClocker:UNKNOWN, direction:OUTPUT, lifetime:NONE, origName:cout, sensIfacep:UNLINKED, varType:PORT
       childDTypep:
         BASICDTYPE "LOGIC_IMPLICIT" test1.sv:10 (EE) keyword:LOGIC_IMPLICIT
      ASSIGNW "" test1.sv:11 (FE)
       rhsp:
         XOR "" test1.sv:11 (GE)
          lhsp:
            XOR "" test1.sv:11 (HE)
             lhsp:
               VARREF "a" test1.sv:11 (IG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(RD)
             rhsp:
               VARREF "b" test1.sv:11 (JG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(UD)
          rhsp:
            VARREF "cin" test1.sv:11 (KG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(XD)
       lhsp:
         VARREF "s" test1.sv:11 (LG) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(AE)
      ASSIGNW "" test1.sv:12 (ME)
       rhsp:
         OR "" test1.sv:12 (NE)
          lhsp:
            OR "" test1.sv:12 (OE)
             lhsp:
               AND "" test1.sv:12 (PE)
                lhsp:
                  VARREF "a" test1.sv:12 (MG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(RD)
                rhsp:
                  VARREF "b" test1.sv:12 (NG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(UD)
             rhsp:
               AND "" test1.sv:12 (SE)
                lhsp:
                  VARREF "b" test1.sv:12 (OG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(UD)
                rhsp:
                  VARREF "cin" test1.sv:12 (PG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(XD)
          rhsp:
            AND "" test1.sv:12 (VE)
             lhsp:
               VARREF "a" test1.sv:12 (QG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(RD)
             rhsp:
               VARREF "cin" test1.sv:12 (RG) access:RD, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(XD)
       lhsp:
         VARREF "cout" test1.sv:12 (SG) access:WR, classOrPackagep:UNLINKED, varScopep:UNLINKED, varp:(DE)
 miscsp:
   TYPETABLE "" <built-in>:0 (C) constraintRefp:UNLINKED, emptyQueuep:UNLINKED, queueIndexp:UNLINKED, streamp:UNLINKED, voidp:(ZE)
    typesp:
      BASICDTYPE "integer" <verilated_std>:31 (AF) generic:True, keyword:integer, range:31:0
      BASICDTYPE "logic" <verilated_std>:33 (BF) generic:True, keyword:logic, range:31:0
      BASICDTYPE "logic" <verilated_std>:50 (CF) generic:True, keyword:logic
      VOIDDTYPE "" <verilated_std>:51 (ZE)
      BASICDTYPE "logic" <verilated_std>:119 (DF) generic:True, keyword:logic, range:31:0
      BASICDTYPE "logic" <verilated_std>:121 (EF) generic:True, keyword:logic, range:31:0
      BASICDTYPE "logic" <verilated_std>:156 (FF) generic:True, keyword:logic, range:295:0
      BASICDTYPE "string" <verilated_std>:156 (GF) generic:True, keyword:string
      BASICDTYPE "logic" test1.sv:15 (HF) generic:True, keyword:logic, range:31:0
      BASICDTYPE "logic" test1.sv:24 (IF) generic:True, keyword:logic, range:31:0
      BASICDTYPE "LOGIC_IMPLICIT" test1.sv:15 (G) keyword:LOGIC_IMPLICIT
      BASICDTYPE "integer" test1.sv:24 (DD) keyword:integer, range:31:0
      BASICDTYPE "logic" test1.sv:24 (DO) generic:True, keyword:logic, range:31:0
      BASICDTYPE "logic" test1.sv:24 (EO) generic:True, keyword:logic, range:31:0
   CONSTPOOL "" <built-in>:0 (D)
    modulep:
      MODULE "@CONST-POOL@" <built-in>:0 (JF) level:0, origName:@CONST-POOL@, timeunit:NONE
       stmtsp:
         SCOPE "@CONST-POOL@" <built-in>:0 (KF) aboveCellp:UNLINKED, aboveScopep:UNLINKED, modp:(JF)
