
---------- Begin Simulation Statistics ----------
final_tick                               2542127749500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.71                       # Real time elapsed on the host
host_tick_rate                              647689690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197897                       # Number of instructions simulated
sim_ops                                       4197897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012118                       # Number of seconds simulated
sim_ticks                                 12117904500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.101140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  366469                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               703380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2667                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            108404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            959061                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29665                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          183280                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           153615                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1160285                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70670                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28017                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197897                       # Number of instructions committed
system.cpu.committedOps                       4197897                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.770071                       # CPI: cycles per instruction
system.cpu.discardedOps                        300275                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616296                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1475603                       # DTB hits
system.cpu.dtb.data_misses                       8144                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414251                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       871343                       # DTB read hits
system.cpu.dtb.read_misses                       7285                       # DTB read misses
system.cpu.dtb.write_accesses                  202045                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604260                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18267                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3658004                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1146290                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17037208                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173308                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977420                       # ITB accesses
system.cpu.itb.fetch_acv                          345                       # ITB acv
system.cpu.itb.fetch_hits                      972291                       # ITB hits
system.cpu.itb.fetch_misses                      5129                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11161788500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9394000      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                20260000      0.17%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930613500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12122056000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8185173000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3936883000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24222164                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542546     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839777     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592858     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197897                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7184956                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22700456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22700456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22700456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22700456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116412.594872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116412.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116412.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116412.594872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12937490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12937490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12937490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12937490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66346.102564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66346.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66346.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66346.102564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22350959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22350959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116411.244792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116411.244792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12737993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12737993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66343.713542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66343.713542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282545                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539640574000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282545                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205159                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205159                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130660                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88663                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34506                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41301                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11382656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11382656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18114553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159938                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002739                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052260                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159500     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159938                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835395537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378114500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473288000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5708224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10205184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5708224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5708224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471057021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371100465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842157487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471057021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471057021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184396238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184396238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184396238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471057021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371100465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026553725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186803750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114019                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159456                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123356                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123356                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042937250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4836106000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13713.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32463.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105338                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81938                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123356                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.297634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.050964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.479740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35324     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24495     29.49%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10164     12.24%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4713      5.67%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2543      3.06%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1495      1.80%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.13%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      0.70%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2802      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.958199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.363421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.554365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1327     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5663     75.87%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.82%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.10%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6605     88.49%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.49%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              493      6.61%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.52%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.80%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9534016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7767744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10205184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7894784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12117899500                       # Total gap between requests
system.mem_ctrls.avgGap                      42847.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5069184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7767744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418321831.138378739357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368449181.952209651470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641013799.044215917587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123356                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2565243000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2270863000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297329819000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28761.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32318.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410339.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319743480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169932510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568194060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314238780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5290921260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197762880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7817172810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.092789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461254000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11252090500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273333480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145261215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495444600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319317840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5234287770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245454240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7669478985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.904723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585377250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11127967250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12110704500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1693152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1693152                       # number of overall hits
system.cpu.icache.overall_hits::total         1693152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89254                       # number of overall misses
system.cpu.icache.overall_misses::total         89254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5484491000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5484491000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5484491000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5484491000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61448.125574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61448.125574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61448.125574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61448.125574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88663                       # number of writebacks
system.cpu.icache.writebacks::total             88663                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5395238000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5395238000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5395238000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5395238000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60448.136778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60448.136778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60448.136778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60448.136778                       # average overall mshr miss latency
system.cpu.icache.replacements                  88663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1693152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5484491000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5484491000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61448.125574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61448.125574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5395238000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5395238000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60448.136778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60448.136778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88741                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.727927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3654065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3654065                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332719                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105975                       # number of overall misses
system.cpu.dcache.overall_misses::total        105975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6805583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6805583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6805583000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6805583000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1438694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1438694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1438694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1438694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073661                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073661                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073661                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64218.759141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64218.759141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64218.759141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64218.759141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34738                       # number of writebacks
system.cpu.dcache.writebacks::total             34738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36583                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4431276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4431276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4431276500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4431276500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048233                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048233                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63858.607620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63858.607620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63858.607620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63858.607620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       801529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          801529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67148.541730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67148.541730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2707029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2707029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66989.086860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66989.086860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478708500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478708500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61646.438065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61646.438065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59493.737492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59493.737492                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63789000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63789000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71673.033708                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71673.033708                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70673.033708                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70673.033708                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542127749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.151586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2992273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2992273                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548866911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1035963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1035943                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.00                       # Real time elapsed on the host
host_tick_rate                              740038675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6212421                       # Number of instructions simulated
sim_ops                                       6212421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004438                       # Number of seconds simulated
sim_ticks                                  4437932000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.942714                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100568                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               258246                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                892                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34726                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            297828                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12925                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          105803                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            92878                       # Number of indirect misses.
system.cpu.branchPred.lookups                  375505                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29749                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12785                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1275299                       # Number of instructions committed
system.cpu.committedOps                       1275299                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.898988                       # CPI: cycles per instruction
system.cpu.discardedOps                         97575                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57554                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       421926                       # DTB hits
system.cpu.dtb.data_misses                       1646                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37058                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       255600                       # DTB read hits
system.cpu.dtb.read_misses                       1362                       # DTB read misses
system.cpu.dtb.write_accesses                   20496                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166326                       # DTB write hits
system.cpu.dtb.write_misses                       284                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 781                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1095635                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            324592                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           188465                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6602005                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144949                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  157545                       # ITB accesses
system.cpu.itb.fetch_acv                          107                       # ITB acv
system.cpu.itb.fetch_hits                      156297                       # ITB hits
system.cpu.itb.fetch_misses                      1248                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.29%      4.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2989     79.60%     84.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.82%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.18%     93.16% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.51%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3755                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5460                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.75%     40.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1897     58.39%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3249                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2927423500     65.92%     65.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41453500      0.93%     66.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6284000      0.14%     67.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1465425500     33.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4440586500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697417                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823022                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               393                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521628                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685619                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3916597500     88.20%     88.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            523989000     11.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8798272                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21465      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  802630     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2339      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250840     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165321     12.96%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30596      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1275299                       # Class of committed instruction
system.cpu.quiesceCycles                        77592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2196267                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2205923918                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2205923918                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2205923918                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2205923918                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118185.047844                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118185.047844                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118185.047844                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118185.047844                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           243                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1271629495                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1271629495                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1271629495                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1271629495                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68129.091615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68129.091615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68129.091615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68129.091615                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4729483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4729483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115353.243902                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115353.243902                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2679483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2679483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65353.243902                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65353.243902                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2201194435                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2201194435                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118191.281948                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118191.281948                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1268950012                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1268950012                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68135.202534                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68135.202534                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51233                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27358                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42251                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6426                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6426                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8512                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       126755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       126755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5408192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5408192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1512256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1513743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8113871                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76712                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001460                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038182                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76600     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     112      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76712                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1506000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           437068341                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81889500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          224522000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2704128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         953280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3657408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2704128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2704128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         609321639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214802750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824124389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    609321639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        609321639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      394533310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            394533310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      394533310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        609321639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214802750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1218657699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089212750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65110                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69572                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57147                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69572                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   753                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3360                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    858371250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  271615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1876927500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15801.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34551.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        63                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38597                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48669                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57147                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69572                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    185                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.718165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.337656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.530063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14596     40.70%     40.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10843     30.23%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4456     12.42%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2007      5.60%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1074      2.99%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          583      1.63%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          376      1.05%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      0.64%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1700      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.854911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.821986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.366488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1176     27.83%     27.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              25      0.59%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            103      2.44%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           429     10.15%     41.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2043     48.36%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           287      6.79%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            72      1.70%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            35      0.83%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            20      0.47%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.28%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3601     85.23%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              262      6.20%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              238      5.63%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      1.75%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.78%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3476672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  180736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4403776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3657408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4452608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1003.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4437932000                       # Total gap between requests
system.mem_ctrls.avgGap                      35021.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2526272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       950400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4403776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569245315.160304307938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214153799.562498927116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 992303622.498046278954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69572                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1347331000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    529596500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112280313500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31887.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35555.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1613872.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146270040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77717805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219148020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187904340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1928351610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2992419015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.282304                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    197878000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4098081500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110277300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58591005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169346520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171779760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1909692090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98505120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2868536595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.367857                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    239682500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4056561500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97254918                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              785000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6698362000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       481599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           481599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       481599                       # number of overall hits
system.cpu.icache.overall_hits::total          481599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42252                       # number of overall misses
system.cpu.icache.overall_misses::total         42252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2760689000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2760689000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2760689000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2760689000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       523851                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       523851                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       523851                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       523851                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080657                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65338.658525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65338.658525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65338.658525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65338.658525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42251                       # number of writebacks
system.cpu.icache.writebacks::total             42251                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2718437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2718437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2718437000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2718437000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080657                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080657                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080657                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080657                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64338.658525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64338.658525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64338.658525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64338.658525                       # average overall mshr miss latency
system.cpu.icache.replacements                  42251                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       481599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          481599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2760689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2760689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       523851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       523851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65338.658525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65338.658525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2718437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2718437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080657                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080657                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64338.658525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64338.658525                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997492                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              569837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42251                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.486947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1089954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1089954                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       385141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           385141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       385141                       # number of overall hits
system.cpu.dcache.overall_hits::total          385141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21832                       # number of overall misses
system.cpu.dcache.overall_misses::total         21832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1449547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1449547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1449547500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1449547500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       406973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       406973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       406973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       406973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66395.543239                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66395.543239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66395.543239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66395.543239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8734                       # number of writebacks
system.cpu.dcache.writebacks::total              8734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    982004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    982004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    982004000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    982004000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91327000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91327000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035877                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67255.941374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67255.941374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67255.941374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67255.941374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102614.606742                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102614.606742                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       238029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          238029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    690044500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    690044500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       247588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72187.938069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72187.938069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    594925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    594925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91327000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91327000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72827.151426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72827.151426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194727.078891                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194727.078891                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    759503000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    759503000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61884.054428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61884.054428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5841                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5841                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    387079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    387079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60180.192786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60180.192786                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22603000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22603000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057261                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057261                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74351.973684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74351.973684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057261                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057261                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73351.973684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73351.973684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6739162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              369224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.785125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          753                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            849843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           849843                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2937477532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   283068                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1769.83                       # Real time elapsed on the host
host_tick_rate                              219575279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500982646                       # Number of instructions simulated
sim_ops                                     500982646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.388611                       # Number of seconds simulated
sim_ticks                                388610621000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.256846                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                47038738                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            126255289                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               8246                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8786424                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         143949870                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11901786                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        52096841                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         40195055                       # Number of indirect misses.
system.cpu.branchPred.lookups               158252565                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6454622                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       110185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   494770225                       # Number of instructions committed
system.cpu.committedOps                     494770225                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.570419                       # CPI: cycles per instruction
system.cpu.discardedOps                      32876945                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                176973442                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    179919248                       # DTB hits
system.cpu.dtb.data_misses                       3064                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                118718724                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    120354404                       # DTB read hits
system.cpu.dtb.read_misses                       1585                       # DTB read misses
system.cpu.dtb.write_accesses                58254718                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    59564844                       # DTB write hits
system.cpu.dtb.write_misses                      1479                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1795                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          326926221                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         147790346                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76865824                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        88678156                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.636773                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               191638002                       # ITB accesses
system.cpu.itb.fetch_acv                          150                       # ITB acv
system.cpu.itb.fetch_hits                   191606626                       # ITB hits
system.cpu.itb.fetch_misses                     31376                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    49      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15098      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1039      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2250      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1119      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5489769     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5509325                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5511718                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      147                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6282     35.30%     35.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      49      0.28%     35.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     397      2.23%     37.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11066     62.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17794                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6281     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       49      0.38%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      397      3.05%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6281     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13008                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379418854500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                94918000      0.02%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               444485000      0.11%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8415961500      2.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         388374219000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.567594                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.731033                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2191                      
system.cpu.kern.mode_good::user                  2189                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2295                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2189                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954684                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976381                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32904077000      8.47%      8.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         355390870000     91.51%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79272000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       49                       # number of times the context was actually changed
system.cpu.numCycles                        776996616                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       147                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22729243      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               275716020     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14407      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1382      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              131140281     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              59561855     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1326      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1286      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5604417      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                494770225                       # Class of committed instruction
system.cpu.quiesceCycles                       224626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       688318460                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       745786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1491273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74971                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74971                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74971                       # number of overall misses
system.iocache.overall_misses::total            74971                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8834222173                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8834222173                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8834222173                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8834222173                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74971                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74971                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74971                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74971                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117835.191914                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117835.191914                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117835.191914                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117835.191914                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           202                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74971                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74971                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74971                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74971                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5081485536                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5081485536                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5081485536                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5081485536                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67779.348495                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67779.348495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67779.348495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67779.348495                       # average overall mshr miss latency
system.iocache.replacements                     74971                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              155                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22222199                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22222199                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 143369.025806                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143369.025806                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14472199                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14472199                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 93369.025806                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93369.025806                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8811999974                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8811999974                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117782.292210                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117782.292210                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5067013337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5067013337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67726.333097                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67726.333097                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74987                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74987                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674739                       # Number of tag accesses
system.iocache.tags.data_accesses              674739                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 500                       # Transaction distribution
system.membus.trans_dist::ReadResp             551356                       # Transaction distribution
system.membus.trans_dist::WriteReq               1240                       # Transaction distribution
system.membus.trans_dist::WriteResp              1240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351037                       # Transaction distribution
system.membus.trans_dist::WritebackClean       258274                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119813                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119813                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         258274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        292584                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       774822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       774822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1236729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1240213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2165011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4790400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4790400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33059072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     33059072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     44061504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     44067339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81916811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoopTraffic                       7744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            747236                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000163                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012777                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  747114     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              747236                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3540500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4015313664                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             838199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2222378250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1378650750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16529536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26383360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42915072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16529536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16529536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22466368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22466368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          258274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          412240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              670548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       351037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42534957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67891505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110432062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42534957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42534957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57812028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57812028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57812028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42534957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67891505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            168244089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    608049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    245627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    401614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000679601750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1886003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             573765                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      670548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     609311                       # Number of write requests accepted
system.mem_ctrls.readBursts                    670548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   609311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1262                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30041                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10019580751                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3236370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22155968251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15479.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34229.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       292                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   378143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                670548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               609311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  590053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    976                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.685786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.322913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.230233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       243303     52.29%     52.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132496     28.48%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40136      8.63%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17067      3.67%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7966      1.71%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4628      0.99%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2785      0.60%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2017      0.43%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14861      3.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.729758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.425055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4234     11.60%     11.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3783     10.36%     21.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         22467     61.54%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4066     11.14%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1452      3.98%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           382      1.05%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            80      0.22%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            25      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36508                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.522305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.553481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         35937     98.44%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           320      0.88%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            51      0.14%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            27      0.07%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            52      0.14%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            12      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            16      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             9      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36508                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41425536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1489536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38915776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42915072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38995904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  388602695000                       # Total gap between requests
system.mem_ctrls.avgGap                     303629.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     15720128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25703296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38915776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40452131.646705560386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66141517.012217737734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5434.745953585247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100140793.630033090711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       258274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       412240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       609311                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8514964250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13637260500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3743501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9189332843000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32968.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33080.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    110102.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15081514.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2023418880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1075499205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2633710380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1730054160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30676682400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     117307693470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50441052000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205888110495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.805670                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130029590000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12976600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245604431000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1298437560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            690158700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1987825980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1444013820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30676682400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68586579810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      91469358240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196153056510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.754749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 237097271250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12976600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 138536749750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  655                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 655                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76056                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76056                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1323                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5835                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4795299                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1265500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75126000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2240000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390568173                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2240000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 294                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           147                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283809.698928                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          147    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             147                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    388493021000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    117600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    194895050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        194895050                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    194895050                       # number of overall hits
system.cpu.icache.overall_hits::total       194895050                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       258273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         258273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       258273                       # number of overall misses
system.cpu.icache.overall_misses::total        258273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17169469000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17169469000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17169469000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17169469000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    195153323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    195153323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    195153323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    195153323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001323                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66477.986472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66477.986472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66477.986472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66477.986472                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       258274                       # number of writebacks
system.cpu.icache.writebacks::total            258274                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       258273                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       258273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       258273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       258273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16911195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16911195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16911195000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16911195000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001323                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001323                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001323                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001323                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65477.982600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65477.982600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65477.982600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65477.982600                       # average overall mshr miss latency
system.cpu.icache.replacements                 258274                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    194895050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       194895050                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       258273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        258273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17169469000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17169469000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    195153323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    195153323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66477.986472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66477.986472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       258273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       258273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16911195000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16911195000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65477.982600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65477.982600                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           195159977                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            258786                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            754.136534                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         390564920                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        390564920                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    158975056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        158975056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    158975056                       # number of overall hits
system.cpu.dcache.overall_hits::total       158975056                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       509935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         509935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       509935                       # number of overall misses
system.cpu.dcache.overall_misses::total        509935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32956867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32956867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32956867500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32956867500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    159484991                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    159484991                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    159484991                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    159484991                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64629.545923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64629.545923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64629.545923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64629.545923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       276221                       # number of writebacks
system.cpu.dcache.writebacks::total            276221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       100708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100708                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       409227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       409227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       409227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       409227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1740                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1740                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26377034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26377034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26377034500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26377034500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     78030500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     78030500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64455.753164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64455.753164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64455.753164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64455.753164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44845.114943                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44845.114943                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 412240                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110642193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110642193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       289941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        289941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19692962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19692962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    110932134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    110932134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67920.585567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67920.585567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       289406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       289406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19366179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19366179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     78030500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78030500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66916.993773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66916.993773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       156061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       156061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48332863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48332863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       219994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       219994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13263905000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13263905000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48552857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48552857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60292.121603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60292.121603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       100173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       119821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7010855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7010855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58511.070680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58511.070680                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10999584                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10999584                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3033                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3033                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    235313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    235313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11002617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11002617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77584.404880                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77584.404880                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3024                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3024                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    231733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    231733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76631.283069                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76631.283069                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11002595                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11002595                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11002595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11002595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 388610621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           181462235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            413264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            439.095191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         363392646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        363392646                       # Number of data accesses

---------- End Simulation Statistics   ----------
