Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aaf18c36767f412c9f6fa4765755fdd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot control_unit_test_behav xil_defaultlib.control_unit_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_test
Built simulation snapshot control_unit_test_behav
