// Seed: 1069454784
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output id_8,
    output id_9
);
  logic id_10;
  always @(posedge 1 or posedge id_0) begin
    if (1) begin
      id_8 <= 1'b0 !== id_4;
    end
  end
endmodule
