{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651778067381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651778067389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 12:14:27 2022 " "Processing started: Thu May 05 12:14:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651778067389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778067389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevSegCounter -c sevSegCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevSegCounter -c sevSegCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778067389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651778067912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651778067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegcounter.v 3 3 " "Found 3 design units, including 3 entities, in source file sevsegcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevSegCounter " "Found entity 1: sevSegCounter" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778076335 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevSegDecoder " "Found entity 2: sevSegDecoder" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778076335 ""} { "Info" "ISGN_ENTITY_NAME" "3 slowClock " "Found entity 3: slowClock" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778076335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevSegCounter " "Elaborating entity \"sevSegCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651778076388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevSegCounter.v(13) " "Verilog HDL assignment warning at sevSegCounter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651778076397 "|sevSegCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowClock slowClock:U2 " "Elaborating entity \"slowClock\" for hierarchy \"slowClock:U2\"" {  } { { "sevSegCounter.v" "U2" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778076421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sevSegCounter.v(56) " "Verilog HDL assignment warning at sevSegCounter.v(56): truncated value with size 32 to match size of target (25)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651778076422 "|sevSegCounter|slowClock:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDecoder sevSegDecoder:U1 " "Elaborating entity \"sevSegDecoder\" for hierarchy \"sevSegDecoder:U1\"" {  } { { "sevSegCounter.v" "U1" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778076429 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevSegCounter.v(26) " "Verilog HDL Case Statement warning at sevSegCounter.v(26): incomplete case statement has no default case item" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x sevSegCounter.v(26) " "Verilog HDL Always Construct warning at sevSegCounter.v(26): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] sevSegCounter.v(26) " "Inferred latch for \"x\[0\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] sevSegCounter.v(26) " "Inferred latch for \"x\[1\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] sevSegCounter.v(26) " "Inferred latch for \"x\[2\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] sevSegCounter.v(26) " "Inferred latch for \"x\[3\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] sevSegCounter.v(26) " "Inferred latch for \"x\[4\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] sevSegCounter.v(26) " "Inferred latch for \"x\[5\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076430 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] sevSegCounter.v(26) " "Inferred latch for \"x\[6\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778076431 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sevSegDecoder:U1\|x\[5\] sevSegDecoder:U1\|x\[1\] " "Duplicate LATCH primitive \"sevSegDecoder:U1\|x\[5\]\" merged with LATCH primitive \"sevSegDecoder:U1\|x\[1\]\"" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651778076936 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1651778076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[0\] " "Latch sevSegDecoder:U1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[1\] " "Latch sevSegDecoder:U1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[2\] " "Latch sevSegDecoder:U1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[2\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[3\] " "Latch sevSegDecoder:U1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[4\] " "Latch sevSegDecoder:U1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[6\] " "Latch sevSegDecoder:U1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778076937 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778076937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651778077016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651778077486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778077486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651778077647 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651778077647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651778077647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651778077647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651778077659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 12:14:37 2022 " "Processing ended: Thu May 05 12:14:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651778077659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651778077659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651778077659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778077659 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778078449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651778079339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651778079347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 12:14:38 2022 " "Processing started: Thu May 05 12:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651778079347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651778079347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sevSegCounter -c sevSegCounter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sevSegCounter -c sevSegCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651778079347 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651778080154 ""}
{ "Info" "0" "" "Project  = sevSegCounter" {  } {  } 0 0 "Project  = sevSegCounter" 0 0 "Fitter" 0 0 1651778080156 ""}
{ "Info" "0" "" "Revision = sevSegCounter" {  } {  } 0 0 "Revision = sevSegCounter" 0 0 "Fitter" 0 0 1651778080157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651778080278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651778080279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sevSegCounter 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"sevSegCounter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651778080291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651778080345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651778080345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651778080773 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651778080873 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651778081193 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651778091659 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651778091718 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651778091718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778091719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651778091748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651778091749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651778091749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651778091749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651778091750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651778091751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651778092583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sevSegCounter.sdc " "Synopsys Design Constraints File file not found: 'sevSegCounter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651778092584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651778092584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651778092587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651778092587 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651778092589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651778092603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651778092603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651778092603 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778092769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651778100427 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651778100633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778102586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651778103760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651778105339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778105339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651778106106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651778111036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651778111036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651778112929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651778112929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778112934 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651778115283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651778115321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651778115647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651778115647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651778116506 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651778118806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/output_files/sevSegCounter.fit.smsg " "Generated suppressed messages file C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/output_files/sevSegCounter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651778119074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6573 " "Peak virtual memory: 6573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651778119671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 12:15:19 2022 " "Processing ended: Thu May 05 12:15:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651778119671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651778119671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651778119671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651778119671 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 22 s " "Quartus Prime Flow was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651778120375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651778120987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651778120993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 12:15:20 2022 " "Processing started: Thu May 05 12:15:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651778120993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651778120993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sevSegCounter -c sevSegCounter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sevSegCounter -c sevSegCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651778120993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651778121733 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651778128873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651778129328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 12:15:29 2022 " "Processing ended: Thu May 05 12:15:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651778129328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651778129328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651778129328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651778129328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 23 s " "Quartus Prime Flow was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651778129970 ""}
