<stg><name>fft_16pt_Pipeline_VITIS_LOOP_165_1</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln165 = icmp_eq  i4 %i_7, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln165 = add i4 %i_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln165 = br i1 %icmp_ln165, void %for.inc.split, void %for.body.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4">
<![CDATA[
for.inc.split:3 %trunc_ln167 = trunc i4 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split:4 %shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln167, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="2">
<![CDATA[
for.inc.split:5 %zext_ln167 = zext i2 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_real_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_real_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_real_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_real_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_imag_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_imag_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_imag_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_imag_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:20 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:21 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:22 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:23 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:25 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:26 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:27 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:28 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc.split:30 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:31 %br_ln167 = br i1 %tmp_1, void %arrayidx39.1.case.0, void %arrayidx39.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.1.exit:0 %store_ln165 = store i4 %add_ln165, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.exit:1 %br_ln165 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.body.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:0 %trunc_ln165 = trunc i4 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln166"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="2">
<![CDATA[
for.inc.split:14 %zext_ln167_1 = zext i2 %trunc_ln165

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %e_in_real_V_16_addr = getelementptr i32 %e_in_real_V_16, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_16_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %e_in_real_V_17_addr = getelementptr i32 %e_in_real_V_17, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_17_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %e_in_imag_V_16_addr = getelementptr i32 %e_in_imag_V_16, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_16_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %e_in_imag_V_17_addr = getelementptr i32 %e_in_imag_V_17, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_17_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:19 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_7, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:20 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:21 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:22 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:23 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:24 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:25 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:26 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:27 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:28 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:29 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.0:0 %store_ln167 = store i32 %tmp, i2 %e_in_real_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.0:1 %store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.0:2 %br_ln167 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.1:0 %store_ln167 = store i32 %tmp, i2 %e_in_real_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.1:1 %store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.1:2 %br_ln167 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="e_in_imag_V_17" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="e_in_imag_V_16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="e_in_real_V_17" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="e_in_real_V_16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="in_real_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="in_real_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="in_real_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="in_real_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="in_imag_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="in_imag_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="in_imag_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="in_imag_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="i" fromId="83" toId="5">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="87" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="88" from="i" to="i_7" fromId="5" toId="8">
</dataflow>
<dataflow id="89" from="i_7" to="icmp_ln165" fromId="8" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln165" fromId="90" toId="9">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_94" to="empty" fromId="94" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_94" to="empty" fromId="94" toId="10">
</dataflow>
<dataflow id="98" from="i_7" to="add_ln165" fromId="8" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln165" fromId="99" toId="11">
</dataflow>
<dataflow id="101" from="icmp_ln165" to="br_ln165" fromId="9" toId="12">
</dataflow>
<dataflow id="102" from="i_7" to="trunc_ln167" fromId="8" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="shl_ln" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="trunc_ln167" to="shl_ln" fromId="13" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="shl_ln" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="shl_ln" to="zext_ln167" fromId="14" toId="15">
</dataflow>
<dataflow id="109" from="in_real_0" to="in_real_0_addr" fromId="75" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_110" to="in_real_0_addr" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="zext_ln167" to="in_real_0_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="113" from="in_real_1" to="in_real_1_addr" fromId="76" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_110" to="in_real_1_addr" fromId="110" toId="17">
</dataflow>
<dataflow id="115" from="zext_ln167" to="in_real_1_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="116" from="in_real_2" to="in_real_2_addr" fromId="77" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_110" to="in_real_2_addr" fromId="110" toId="18">
</dataflow>
<dataflow id="118" from="zext_ln167" to="in_real_2_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="119" from="in_real_3" to="in_real_3_addr" fromId="78" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_110" to="in_real_3_addr" fromId="110" toId="19">
</dataflow>
<dataflow id="121" from="zext_ln167" to="in_real_3_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="122" from="in_imag_0" to="in_imag_0_addr" fromId="79" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_110" to="in_imag_0_addr" fromId="110" toId="20">
</dataflow>
<dataflow id="124" from="zext_ln167" to="in_imag_0_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="125" from="in_imag_1" to="in_imag_1_addr" fromId="80" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_110" to="in_imag_1_addr" fromId="110" toId="21">
</dataflow>
<dataflow id="127" from="zext_ln167" to="in_imag_1_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="128" from="in_imag_2" to="in_imag_2_addr" fromId="81" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_110" to="in_imag_2_addr" fromId="110" toId="22">
</dataflow>
<dataflow id="130" from="zext_ln167" to="in_imag_2_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="131" from="in_imag_3" to="in_imag_3_addr" fromId="82" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_110" to="in_imag_3_addr" fromId="110" toId="23">
</dataflow>
<dataflow id="133" from="zext_ln167" to="in_imag_3_addr" fromId="15" toId="23">
</dataflow>
<dataflow id="134" from="in_real_0_addr" to="in_real_0_load" fromId="16" toId="24">
</dataflow>
<dataflow id="135" from="in_real_1_addr" to="in_real_1_load" fromId="17" toId="25">
</dataflow>
<dataflow id="136" from="in_real_2_addr" to="in_real_2_load" fromId="18" toId="26">
</dataflow>
<dataflow id="137" from="in_real_3_addr" to="in_real_3_load" fromId="19" toId="27">
</dataflow>
<dataflow id="138" from="in_imag_0_addr" to="in_imag_0_load" fromId="20" toId="28">
</dataflow>
<dataflow id="139" from="in_imag_1_addr" to="in_imag_1_load" fromId="21" toId="29">
</dataflow>
<dataflow id="140" from="in_imag_2_addr" to="in_imag_2_load" fromId="22" toId="30">
</dataflow>
<dataflow id="141" from="in_imag_3_addr" to="in_imag_3_load" fromId="23" toId="31">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_1" fromId="142" toId="32">
</dataflow>
<dataflow id="144" from="i_7" to="tmp_1" fromId="8" toId="32">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp_1" fromId="145" toId="32">
</dataflow>
<dataflow id="147" from="tmp_1" to="br_ln167" fromId="32" toId="33">
</dataflow>
<dataflow id="148" from="add_ln165" to="store_ln165" fromId="11" toId="34">
</dataflow>
<dataflow id="149" from="i" to="store_ln165" fromId="5" toId="34">
</dataflow>
<dataflow id="150" from="i_7" to="trunc_ln165" fromId="8" toId="36">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln166" fromId="151" toId="37">
</dataflow>
<dataflow id="153" from="StgValue_83" to="specpipeline_ln166" fromId="83" toId="37">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln166" fromId="154" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specpipeline_ln166" fromId="154" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_154" to="specpipeline_ln166" fromId="154" toId="37">
</dataflow>
<dataflow id="159" from="empty" to="specpipeline_ln166" fromId="158" toId="37">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln165" fromId="160" toId="38">
</dataflow>
<dataflow id="163" from="empty_31" to="specloopname_ln165" fromId="162" toId="38">
</dataflow>
<dataflow id="164" from="trunc_ln165" to="zext_ln167_1" fromId="36" toId="39">
</dataflow>
<dataflow id="165" from="e_in_real_V_16" to="e_in_real_V_16_addr" fromId="74" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_110" to="e_in_real_V_16_addr" fromId="110" toId="40">
</dataflow>
<dataflow id="167" from="zext_ln167_1" to="e_in_real_V_16_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="168" from="e_in_real_V_17" to="e_in_real_V_17_addr" fromId="73" toId="41">
</dataflow>
<dataflow id="169" from="StgValue_110" to="e_in_real_V_17_addr" fromId="110" toId="41">
</dataflow>
<dataflow id="170" from="zext_ln167_1" to="e_in_real_V_17_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="171" from="e_in_imag_V_16" to="e_in_imag_V_16_addr" fromId="72" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_110" to="e_in_imag_V_16_addr" fromId="110" toId="42">
</dataflow>
<dataflow id="173" from="zext_ln167_1" to="e_in_imag_V_16_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="174" from="e_in_imag_V_17" to="e_in_imag_V_17_addr" fromId="71" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_110" to="e_in_imag_V_17_addr" fromId="110" toId="43">
</dataflow>
<dataflow id="176" from="zext_ln167_1" to="e_in_imag_V_17_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="178" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln" fromId="177" toId="44">
</dataflow>
<dataflow id="179" from="i_7" to="trunc_ln" fromId="8" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_83" to="trunc_ln" fromId="83" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_145" to="trunc_ln" fromId="145" toId="44">
</dataflow>
<dataflow id="182" from="in_real_0_addr" to="in_real_0_load" fromId="16" toId="45">
</dataflow>
<dataflow id="183" from="in_real_1_addr" to="in_real_1_load" fromId="17" toId="46">
</dataflow>
<dataflow id="184" from="in_real_2_addr" to="in_real_2_load" fromId="18" toId="47">
</dataflow>
<dataflow id="185" from="in_real_3_addr" to="in_real_3_load" fromId="19" toId="48">
</dataflow>
<dataflow id="187" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp" fromId="186" toId="49">
</dataflow>
<dataflow id="188" from="in_real_0_load" to="tmp" fromId="45" toId="49">
</dataflow>
<dataflow id="189" from="in_real_1_load" to="tmp" fromId="46" toId="49">
</dataflow>
<dataflow id="190" from="in_real_2_load" to="tmp" fromId="47" toId="49">
</dataflow>
<dataflow id="191" from="in_real_3_load" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="192" from="trunc_ln" to="tmp" fromId="44" toId="49">
</dataflow>
<dataflow id="193" from="in_imag_0_addr" to="in_imag_0_load" fromId="20" toId="50">
</dataflow>
<dataflow id="194" from="in_imag_1_addr" to="in_imag_1_load" fromId="21" toId="51">
</dataflow>
<dataflow id="195" from="in_imag_2_addr" to="in_imag_2_load" fromId="22" toId="52">
</dataflow>
<dataflow id="196" from="in_imag_3_addr" to="in_imag_3_load" fromId="23" toId="53">
</dataflow>
<dataflow id="197" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_s" fromId="186" toId="54">
</dataflow>
<dataflow id="198" from="in_imag_0_load" to="tmp_s" fromId="50" toId="54">
</dataflow>
<dataflow id="199" from="in_imag_1_load" to="tmp_s" fromId="51" toId="54">
</dataflow>
<dataflow id="200" from="in_imag_2_load" to="tmp_s" fromId="52" toId="54">
</dataflow>
<dataflow id="201" from="in_imag_3_load" to="tmp_s" fromId="53" toId="54">
</dataflow>
<dataflow id="202" from="trunc_ln" to="tmp_s" fromId="44" toId="54">
</dataflow>
<dataflow id="203" from="tmp" to="store_ln167" fromId="49" toId="55">
</dataflow>
<dataflow id="204" from="e_in_real_V_16_addr" to="store_ln167" fromId="40" toId="55">
</dataflow>
<dataflow id="205" from="tmp_s" to="store_ln167" fromId="54" toId="56">
</dataflow>
<dataflow id="206" from="e_in_imag_V_16_addr" to="store_ln167" fromId="42" toId="56">
</dataflow>
<dataflow id="207" from="tmp" to="store_ln167" fromId="49" toId="58">
</dataflow>
<dataflow id="208" from="e_in_real_V_17_addr" to="store_ln167" fromId="41" toId="58">
</dataflow>
<dataflow id="209" from="tmp_s" to="store_ln167" fromId="54" toId="59">
</dataflow>
<dataflow id="210" from="e_in_imag_V_17_addr" to="store_ln167" fromId="43" toId="59">
</dataflow>
<dataflow id="211" from="icmp_ln165" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="212" from="tmp_1" to="StgValue_3" fromId="32" toId="3">
</dataflow>
</dataflows>


</stg>
