INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.srcs/sources_1/new/Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.srcs/sim_1/new/Latch_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch_tb
