{
  "id": "gh_flowchart_00240",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/projects/components/rapids/docs/rapids_beats_mas/assets/mermaid/04_source_data_path_block.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "projects/components/rapids/docs/rapids_beats_mas/assets/mermaid/04_source_data_path_block.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e8eaf6', 'primaryBorderColor': '#3949ab'}}}%%\nflowchart TB\n    subgraph source_data_path[\"Source Data Path\"]\n        direction TB\n\n        SCHED[Scheduler] --> |sched_rd_valid| AXI_RD\n\n        subgraph AXI_RD[\"axi_read_engine\"]\n            AR[AR Channel]\n            R[R Channel]\n        end\n\n        AXI_RD --> |fill_valid/data| SRAM_CTRL\n\n        subgraph SRAM_CTRL[\"src_sram_controller\"]\n            direction LR\n            subgraph units[\"Controller Units\"]\n                U0[unit 0]\n                U1[unit 1]\n                U7[unit 7]\n                U0 -.-> U1 -.-> U7\n            end\n            ARB[Channel Arbiter]\n            units --> ARB\n        end\n\n        SRAM_CTRL --> |drain_valid/data| DRAIN\n        AXI_RD --> |sched_rd_done| SCHED\n    end\n\n    MEM[(System Memory)] --> |m_axi_ar/r| AXI_RD\n    DRAIN[Drain Interface] --> NETWORK[Network Egress]\n\n    style DRAIN fill:#c8e6c9\n    style SCHED fill:#e3f2fd\n    style MEM fill:#fce4ec\n",
  "content_size": 1019,
  "collected_at": "2026-02-06T01:42:52.388851",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}