[General]
Frequency = 4000
Cores = 8
Threads = 1

[Pipeline]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4

[Queues]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 224
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 128
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[BranchPredictor]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-il1-0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-il1-0

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-2
InstModule = mod-il1-1

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-3
InstModule = mod-il1-1

[Entry core-4]
Arch = x86
Core = 4
Thread = 0
DataModule = mod-l1-4
InstModule = mod-il1-2

[Entry core-5]
Arch = x86
Core = 5
Thread = 0
DataModule = mod-l1-5
InstModule = mod-il1-2

[Entry core-6]
Arch = x86
Core = 6
Thread = 0
DataModule = mod-l1-6
InstModule = mod-il1-3

[Entry core-7]
Arch = x86
Core = 7
Thread = 0
DataModule = mod-l1-7
InstModule = mod-il1-3