$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % o_and $end
  $var wire 1 & o_or $end
  $var wire 1 ' o_nand $end
  $var wire 1 ( o_nor $end
  $scope module inner_signal $end
   $var wire 1 ) a $end
   $var wire 1 * b $end
   $var wire 1 + o_and $end
   $var wire 1 , o_or $end
   $var wire 1 - o_nand $end
   $var wire 1 . o_nor $end
   $var wire 1 / and_val $end
   $var wire 1 0 or_val $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
1(
0)
0*
0+
0,
1-
1.
0/
00
#10
1$
1&
0(
1*
1,
0.
10
#20
1#
0$
1)
0*
#30
1$
1%
0'
1*
1+
0-
1/
#40
#50
#60
#70
