// Seed: 3797697329
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd80,
    parameter id_6 = 32'd56
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  output _id_1;
  logic _id_6;
  type_8(
      1, ~id_2, id_3 == 1
  );
  assign id_3 = id_3;
  type_9(
      id_1, id_4, id_5 + 1 + 1
  );
  assign id_4 = 1 ? id_4[id_1[1]-1'b0 : id_6] : 'h0;
  always @(id_1 or posedge 1) if (id_2) id_5 <= 1;
endmodule
