
LAB3_EXE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003960  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003a6c  08003a6c  00013a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a90  08003a90  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  08003a90  08003a90  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a90  08003a90  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a90  08003a90  00013a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a94  08003a94  00013a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08003a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000040  08003ad8  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003ad8  00020104  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a86  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b6a  00000000  00000000  00029aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002b660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c0  00000000  00000000  0002c130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d44  00000000  00000000  0002caf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf0f  00000000  00000000  00043834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825ee  00000000  00000000  0004f743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1d31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002be8  00000000  00000000  000d1d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a54 	.word	0x08003a54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08003a54 	.word	0x08003a54

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <set_button1_flag>:

void subKeyProcess()
{
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
}
void set_button1_flag(){
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
	button1_flag =1;
 8000744:	4b03      	ldr	r3, [pc, #12]	; (8000754 <set_button1_flag+0x14>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	2000005c 	.word	0x2000005c

08000758 <set_button2_flag>:
void reset_button1_flag(){
	button1_flag =0;
}
void set_button2_flag(){
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	button2_flag =1;
 800075c:	4b03      	ldr	r3, [pc, #12]	; (800076c <set_button2_flag+0x14>)
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000060 	.word	0x20000060

08000770 <isButton2Pressed>:
int isButton2Pressed(){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	if(button2_flag ==1){
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <isButton2Pressed+0x20>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d104      	bne.n	8000786 <isButton2Pressed+0x16>
		button2_flag =0;
 800077c:	4b04      	ldr	r3, [pc, #16]	; (8000790 <isButton2Pressed+0x20>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
		return 1;
 8000782:	2301      	movs	r3, #1
 8000784:	e000      	b.n	8000788 <isButton2Pressed+0x18>
	}
	return 0;
 8000786:	2300      	movs	r3, #0
}
 8000788:	4618      	mov	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	20000060 	.word	0x20000060

08000794 <isButton1Pressed>:
int isButton1Pressed(){
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
	if(button1_flag ==1){
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <isButton1Pressed+0x20>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b01      	cmp	r3, #1
 800079e:	d104      	bne.n	80007aa <isButton1Pressed+0x16>
		button1_flag =0;
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <isButton1Pressed+0x20>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
		return 1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	e000      	b.n	80007ac <isButton1Pressed+0x18>
	}
	return 0;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	2000005c 	.word	0x2000005c

080007b8 <Button1Press>:
void Button1Press()
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	KeyReg0 = KeyReg1;
 80007bc:	4b22      	ldr	r3, [pc, #136]	; (8000848 <Button1Press+0x90>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	; (800084c <Button1Press+0x94>)
 80007c2:	6013      	str	r3, [r2, #0]
	KeyReg1 = KeyReg2;
 80007c4:	4b22      	ldr	r3, [pc, #136]	; (8000850 <Button1Press+0x98>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a1f      	ldr	r2, [pc, #124]	; (8000848 <Button1Press+0x90>)
 80007ca:	6013      	str	r3, [r2, #0]
	KeyReg2 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80007cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d0:	4820      	ldr	r0, [pc, #128]	; (8000854 <Button1Press+0x9c>)
 80007d2:	f002 f91f 	bl	8002a14 <HAL_GPIO_ReadPin>
 80007d6:	4603      	mov	r3, r0
 80007d8:	461a      	mov	r2, r3
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <Button1Press+0x98>)
 80007dc:	601a      	str	r2, [r3, #0]
	if((KeyReg0 == KeyReg1) &&(KeyReg1 == KeyReg2)){
 80007de:	4b1b      	ldr	r3, [pc, #108]	; (800084c <Button1Press+0x94>)
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	4b19      	ldr	r3, [pc, #100]	; (8000848 <Button1Press+0x90>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d12b      	bne.n	8000842 <Button1Press+0x8a>
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <Button1Press+0x90>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4b18      	ldr	r3, [pc, #96]	; (8000850 <Button1Press+0x98>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d125      	bne.n	8000842 <Button1Press+0x8a>
		if(KeyReg3 != KeyReg2){
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <Button1Press+0xa0>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <Button1Press+0x98>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d00d      	beq.n	800081e <Button1Press+0x66>
			KeyReg3 = KeyReg2;
 8000802:	4b13      	ldr	r3, [pc, #76]	; (8000850 <Button1Press+0x98>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a14      	ldr	r2, [pc, #80]	; (8000858 <Button1Press+0xa0>)
 8000808:	6013      	str	r3, [r2, #0]
			if(KeyReg2 == PRESSED_STATE)
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <Button1Press+0x98>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d117      	bne.n	8000842 <Button1Press+0x8a>
			{
				//TODO
				//subKeyProcess();
				set_button1_flag();
 8000812:	f7ff ff95 	bl	8000740 <set_button1_flag>
				TimerForKeyPress = 200;
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <Button1Press+0xa4>)
 8000818:	22c8      	movs	r2, #200	; 0xc8
 800081a:	601a      	str	r2, [r3, #0]

			}

		}
	}
}
 800081c:	e011      	b.n	8000842 <Button1Press+0x8a>
			TimerForKeyPress--;
 800081e:	4b0f      	ldr	r3, [pc, #60]	; (800085c <Button1Press+0xa4>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	3b01      	subs	r3, #1
 8000824:	4a0d      	ldr	r2, [pc, #52]	; (800085c <Button1Press+0xa4>)
 8000826:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress == 0){
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <Button1Press+0xa4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d108      	bne.n	8000842 <Button1Press+0x8a>
				if(KeyReg2 == PRESSED_STATE)
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <Button1Press+0x98>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d104      	bne.n	8000842 <Button1Press+0x8a>
					set_button1_flag();
 8000838:	f7ff ff82 	bl	8000740 <set_button1_flag>
					TimerForKeyPress = 200;
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <Button1Press+0xa4>)
 800083e:	22c8      	movs	r2, #200	; 0xc8
 8000840:	601a      	str	r2, [r3, #0]
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000004 	.word	0x20000004
 800084c:	20000000 	.word	0x20000000
 8000850:	20000008 	.word	0x20000008
 8000854:	40010800 	.word	0x40010800
 8000858:	2000000c 	.word	0x2000000c
 800085c:	20000020 	.word	0x20000020

08000860 <set_duration_main>:
void set_duration_main()
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
	KeyReg4 = KeyReg5;
 8000864:	4b2e      	ldr	r3, [pc, #184]	; (8000920 <set_duration_main+0xc0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a2e      	ldr	r2, [pc, #184]	; (8000924 <set_duration_main+0xc4>)
 800086a:	6013      	str	r3, [r2, #0]
	KeyReg5 = KeyReg6;
 800086c:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <set_duration_main+0xc8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a2b      	ldr	r2, [pc, #172]	; (8000920 <set_duration_main+0xc0>)
 8000872:	6013      	str	r3, [r2, #0]
	KeyReg6 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000874:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000878:	482c      	ldr	r0, [pc, #176]	; (800092c <set_duration_main+0xcc>)
 800087a:	f002 f8cb 	bl	8002a14 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b29      	ldr	r3, [pc, #164]	; (8000928 <set_duration_main+0xc8>)
 8000884:	601a      	str	r2, [r3, #0]
	if((KeyReg4 == KeyReg5) &&(KeyReg5 == KeyReg6)){
 8000886:	4b27      	ldr	r3, [pc, #156]	; (8000924 <set_duration_main+0xc4>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	4b25      	ldr	r3, [pc, #148]	; (8000920 <set_duration_main+0xc0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	d143      	bne.n	800091a <set_duration_main+0xba>
 8000892:	4b23      	ldr	r3, [pc, #140]	; (8000920 <set_duration_main+0xc0>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	4b24      	ldr	r3, [pc, #144]	; (8000928 <set_duration_main+0xc8>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	429a      	cmp	r2, r3
 800089c:	d13d      	bne.n	800091a <set_duration_main+0xba>
		if(KeyReg7 != KeyReg6){
 800089e:	4b24      	ldr	r3, [pc, #144]	; (8000930 <set_duration_main+0xd0>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b21      	ldr	r3, [pc, #132]	; (8000928 <set_duration_main+0xc8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d019      	beq.n	80008de <set_duration_main+0x7e>
			KeyReg7 = KeyReg6;
 80008aa:	4b1f      	ldr	r3, [pc, #124]	; (8000928 <set_duration_main+0xc8>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a20      	ldr	r2, [pc, #128]	; (8000930 <set_duration_main+0xd0>)
 80008b0:	6013      	str	r3, [r2, #0]
			if(KeyReg6 == PRESSED_STATE)
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <set_duration_main+0xc8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d12f      	bne.n	800091a <set_duration_main+0xba>
			{
				//TODO
				set_button2_flag();
 80008ba:	f7ff ff4d 	bl	8000758 <set_button2_flag>
				MAN_duration ++;
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <set_duration_main+0xd4>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <set_duration_main+0xd4>)
 80008c6:	6013      	str	r3, [r2, #0]
				if(MAN_duration == 100) MAN_duration=0;	//reset if man_duaration ==100
 80008c8:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <set_duration_main+0xd4>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2b64      	cmp	r3, #100	; 0x64
 80008ce:	d102      	bne.n	80008d6 <set_duration_main+0x76>
 80008d0:	4b18      	ldr	r3, [pc, #96]	; (8000934 <set_duration_main+0xd4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
				TimerForKeyPress = 200;
 80008d6:	4b18      	ldr	r3, [pc, #96]	; (8000938 <set_duration_main+0xd8>)
 80008d8:	22c8      	movs	r2, #200	; 0xc8
 80008da:	601a      	str	r2, [r3, #0]

			}

		}
	}
}
 80008dc:	e01d      	b.n	800091a <set_duration_main+0xba>
			TimerForKeyPress--;
 80008de:	4b16      	ldr	r3, [pc, #88]	; (8000938 <set_duration_main+0xd8>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3b01      	subs	r3, #1
 80008e4:	4a14      	ldr	r2, [pc, #80]	; (8000938 <set_duration_main+0xd8>)
 80008e6:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress == 0){
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <set_duration_main+0xd8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d114      	bne.n	800091a <set_duration_main+0xba>
				if(KeyReg6 == PRESSED_STATE)
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <set_duration_main+0xc8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d110      	bne.n	800091a <set_duration_main+0xba>
					set_button2_flag();
 80008f8:	f7ff ff2e 	bl	8000758 <set_button2_flag>
					MAN_duration ++;
 80008fc:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <set_duration_main+0xd4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3301      	adds	r3, #1
 8000902:	4a0c      	ldr	r2, [pc, #48]	; (8000934 <set_duration_main+0xd4>)
 8000904:	6013      	str	r3, [r2, #0]
					if(MAN_duration == 100) MAN_duration=0;	//reset if man_duaration ==100
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <set_duration_main+0xd4>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b64      	cmp	r3, #100	; 0x64
 800090c:	d102      	bne.n	8000914 <set_duration_main+0xb4>
 800090e:	4b09      	ldr	r3, [pc, #36]	; (8000934 <set_duration_main+0xd4>)
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
					TimerForKeyPress = 200;
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <set_duration_main+0xd8>)
 8000916:	22c8      	movs	r2, #200	; 0xc8
 8000918:	601a      	str	r2, [r3, #0]
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000014 	.word	0x20000014
 8000924:	20000010 	.word	0x20000010
 8000928:	20000018 	.word	0x20000018
 800092c:	40010800 	.word	0x40010800
 8000930:	2000001c 	.word	0x2000001c
 8000934:	20000068 	.word	0x20000068
 8000938:	20000020 	.word	0x20000020

0800093c <fsm_automatic_run>:
 *  Created on: Oct 18, 2023
 *      Author: Admin
 */
#include "fsm_automatic.h"

void fsm_automatic_run(){
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	 switch (status){
 8000940:	4b71      	ldr	r3, [pc, #452]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	3b01      	subs	r3, #1
 8000946:	2b03      	cmp	r3, #3
 8000948:	f200 80d5 	bhi.w	8000af6 <fsm_automatic_run+0x1ba>
 800094c:	a201      	add	r2, pc, #4	; (adr r2, 8000954 <fsm_automatic_run+0x18>)
 800094e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000952:	bf00      	nop
 8000954:	08000965 	.word	0x08000965
 8000958:	080009ad 	.word	0x080009ad
 800095c:	08000a2b 	.word	0x08000a2b
 8000960:	08000a81 	.word	0x08000a81
	 case INIT:
		 clear();
 8000964:	f001 faf0 	bl	8001f48 <clear>

		 status = AUTO_RED;
 8000968:	4b67      	ldr	r3, [pc, #412]	; (8000b08 <fsm_automatic_run+0x1cc>)
 800096a:	2202      	movs	r2, #2
 800096c:	601a      	str	r2, [r3, #0]
		 set_Timer1((int)(red_duration*100));
 800096e:	4b67      	ldr	r3, [pc, #412]	; (8000b0c <fsm_automatic_run+0x1d0>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4967      	ldr	r1, [pc, #412]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff fcf7 	bl	8000368 <__aeabi_fmul>
 800097a:	4603      	mov	r3, r0
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff feb9 	bl	80006f4 <__aeabi_f2iz>
 8000982:	4603      	mov	r3, r0
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fbc5 	bl	8002114 <set_Timer1>
		 set_Timer2((int)(green_duration*100));
 800098a:	4b62      	ldr	r3, [pc, #392]	; (8000b14 <fsm_automatic_run+0x1d8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4960      	ldr	r1, [pc, #384]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fce9 	bl	8000368 <__aeabi_fmul>
 8000996:	4603      	mov	r3, r0
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff feab 	bl	80006f4 <__aeabi_f2iz>
 800099e:	4603      	mov	r3, r0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 fbcb 	bl	800213c <set_Timer2>
		 set_green_follow();
 80009a6:	f001 f9f3 	bl	8001d90 <set_green_follow>

		 break;
 80009aa:	e0ab      	b.n	8000b04 <fsm_automatic_run+0x1c8>
	 case AUTO_RED:
		 set_red();
 80009ac:	f001 f998 	bl	8001ce0 <set_red>
		 if(timer2_flag ==1)
 80009b0:	4b59      	ldr	r3, [pc, #356]	; (8000b18 <fsm_automatic_run+0x1dc>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d10f      	bne.n	80009d8 <fsm_automatic_run+0x9c>
		 {
			 set_yellow_follow();
 80009b8:	f001 fa00 	bl	8001dbc <set_yellow_follow>
			 set_Timer2((int)(yellow_duration*100));
 80009bc:	4b57      	ldr	r3, [pc, #348]	; (8000b1c <fsm_automatic_run+0x1e0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4953      	ldr	r1, [pc, #332]	; (8000b10 <fsm_automatic_run+0x1d4>)
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fcd0 	bl	8000368 <__aeabi_fmul>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe92 	bl	80006f4 <__aeabi_f2iz>
 80009d0:	4603      	mov	r3, r0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fbb2 	bl	800213c <set_Timer2>
		 }
		 if(timer1_flag ==1)
 80009d8:	4b51      	ldr	r3, [pc, #324]	; (8000b20 <fsm_automatic_run+0x1e4>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d114      	bne.n	8000a0a <fsm_automatic_run+0xce>
		 {
			 status = AUTO_GREEN;
 80009e0:	4b49      	ldr	r3, [pc, #292]	; (8000b08 <fsm_automatic_run+0x1cc>)
 80009e2:	2203      	movs	r2, #3
 80009e4:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(green_duration*100));
 80009e6:	4b4b      	ldr	r3, [pc, #300]	; (8000b14 <fsm_automatic_run+0x1d8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4949      	ldr	r1, [pc, #292]	; (8000b10 <fsm_automatic_run+0x1d4>)
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fcbb 	bl	8000368 <__aeabi_fmul>
 80009f2:	4603      	mov	r3, r0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fe7d 	bl	80006f4 <__aeabi_f2iz>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 fb89 	bl	8002114 <set_Timer1>
			 reset_counter();				//for counting down time
 8000a02:	f000 f891 	bl	8000b28 <reset_counter>
			 reset_counter_follow();
 8000a06:	f000 f8ad 	bl	8000b64 <reset_counter_follow>
		 }
		 if(isButton1Pressed()==1)
 8000a0a:	f7ff fec3 	bl	8000794 <isButton1Pressed>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d172      	bne.n	8000afa <fsm_automatic_run+0x1be>
		 {
			 MAN_duration =0;
 8000a14:	4b43      	ldr	r3, [pc, #268]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
			 status = MAN_RED;
 8000a1a:	4b3b      	ldr	r3, [pc, #236]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a1c:	220e      	movs	r2, #14
 8000a1e:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000a20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a24:	f001 fb76 	bl	8002114 <set_Timer1>
		 }
		 break;
 8000a28:	e067      	b.n	8000afa <fsm_automatic_run+0x1be>
	 case AUTO_GREEN:
		 set_green();
 8000a2a:	f001 f96f 	bl	8001d0c <set_green>
		 set_red_follow();
 8000a2e:	f001 f999 	bl	8001d64 <set_red_follow>
		 if(timer1_flag ==1)
 8000a32:	4b3b      	ldr	r3, [pc, #236]	; (8000b20 <fsm_automatic_run+0x1e4>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d112      	bne.n	8000a60 <fsm_automatic_run+0x124>
		 {

			 status = AUTO_YELLOW;
 8000a3a:	4b33      	ldr	r3, [pc, #204]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(yellow_duration*100));
 8000a40:	4b36      	ldr	r3, [pc, #216]	; (8000b1c <fsm_automatic_run+0x1e0>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4932      	ldr	r1, [pc, #200]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fc8e 	bl	8000368 <__aeabi_fmul>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fe50 	bl	80006f4 <__aeabi_f2iz>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f001 fb5c 	bl	8002114 <set_Timer1>
			 reset_counter();				//for counting down time
 8000a5c:	f000 f864 	bl	8000b28 <reset_counter>
		 }
		 if(isButton1Pressed()==1)
 8000a60:	f7ff fe98 	bl	8000794 <isButton1Pressed>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d149      	bne.n	8000afe <fsm_automatic_run+0x1c2>
		 {
			 MAN_duration =0;
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
			 status = MAN_GREEN;
 8000a70:	4b25      	ldr	r3, [pc, #148]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a72:	220f      	movs	r2, #15
 8000a74:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000a76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a7a:	f001 fb4b 	bl	8002114 <set_Timer1>
		 }

		 break;
 8000a7e:	e03e      	b.n	8000afe <fsm_automatic_run+0x1c2>
	 case AUTO_YELLOW:
		 set_yellow();
 8000a80:	f001 f95a 	bl	8001d38 <set_yellow>
		 set_red_follow();
 8000a84:	f001 f96e 	bl	8001d64 <set_red_follow>
		 if(timer1_flag ==1)
 8000a88:	4b25      	ldr	r3, [pc, #148]	; (8000b20 <fsm_automatic_run+0x1e4>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d122      	bne.n	8000ad6 <fsm_automatic_run+0x19a>
		 {
			 status = AUTO_RED;
 8000a90:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a92:	2202      	movs	r2, #2
 8000a94:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(red_duration*100));
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <fsm_automatic_run+0x1d0>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	491d      	ldr	r1, [pc, #116]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fc63 	bl	8000368 <__aeabi_fmul>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe25 	bl	80006f4 <__aeabi_f2iz>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4618      	mov	r0, r3
 8000aae:	f001 fb31 	bl	8002114 <set_Timer1>
			 set_Timer2((int)(green_duration*100));
 8000ab2:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <fsm_automatic_run+0x1d8>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4916      	ldr	r1, [pc, #88]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fc55 	bl	8000368 <__aeabi_fmul>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fe17 	bl	80006f4 <__aeabi_f2iz>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 fb37 	bl	800213c <set_Timer2>
			 set_green_follow();
 8000ace:	f001 f95f 	bl	8001d90 <set_green_follow>
			 reset_counter();				//for counting down time
 8000ad2:	f000 f829 	bl	8000b28 <reset_counter>
		 }
		 if(isButton1Pressed()==1)
 8000ad6:	f7ff fe5d 	bl	8000794 <isButton1Pressed>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d110      	bne.n	8000b02 <fsm_automatic_run+0x1c6>
		 {
			 MAN_duration =0;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
			 status = MAN_YELLOW;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000ae8:	2210      	movs	r2, #16
 8000aea:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000aec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af0:	f001 fb10 	bl	8002114 <set_Timer1>
		 }
		 break;
 8000af4:	e005      	b.n	8000b02 <fsm_automatic_run+0x1c6>
	 default:
		 break;
 8000af6:	bf00      	nop
 8000af8:	e004      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000afa:	bf00      	nop
 8000afc:	e002      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000afe:	bf00      	nop
 8000b00:	e000      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000b02:	bf00      	nop
	 }
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000064 	.word	0x20000064
 8000b0c:	20000024 	.word	0x20000024
 8000b10:	42c80000 	.word	0x42c80000
 8000b14:	20000028 	.word	0x20000028
 8000b18:	20000094 	.word	0x20000094
 8000b1c:	2000002c 	.word	0x2000002c
 8000b20:	2000008c 	.word	0x2000008c
 8000b24:	20000068 	.word	0x20000068

08000b28 <reset_counter>:
void reset_counter(){
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	red_counter = red_duration;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <reset_counter+0x24>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <reset_counter+0x28>)
 8000b32:	6013      	str	r3, [r2, #0]
	green_counter=green_duration;
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <reset_counter+0x2c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <reset_counter+0x30>)
 8000b3a:	6013      	str	r3, [r2, #0]
	yellow_counter=yellow_duration;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <reset_counter+0x34>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <reset_counter+0x38>)
 8000b42:	6013      	str	r3, [r2, #0]
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	20000024 	.word	0x20000024
 8000b50:	20000074 	.word	0x20000074
 8000b54:	20000028 	.word	0x20000028
 8000b58:	20000078 	.word	0x20000078
 8000b5c:	2000002c 	.word	0x2000002c
 8000b60:	2000007c 	.word	0x2000007c

08000b64 <reset_counter_follow>:
void reset_counter_follow(){
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
	red_counter_1 = red_duration;
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <reset_counter_follow+0x24>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <reset_counter_follow+0x28>)
 8000b6e:	6013      	str	r3, [r2, #0]
	green_counter_1=green_duration;
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <reset_counter_follow+0x2c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <reset_counter_follow+0x30>)
 8000b76:	6013      	str	r3, [r2, #0]
	yellow_counter_1=yellow_duration;
 8000b78:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <reset_counter_follow+0x34>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a07      	ldr	r2, [pc, #28]	; (8000b9c <reset_counter_follow+0x38>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	20000024 	.word	0x20000024
 8000b8c:	20000080 	.word	0x20000080
 8000b90:	20000028 	.word	0x20000028
 8000b94:	20000084 	.word	0x20000084
 8000b98:	2000002c 	.word	0x2000002c
 8000b9c:	20000088 	.word	0x20000088

08000ba0 <traffic_7Segment_led>:
void traffic_7Segment_led(){
 8000ba0:	b598      	push	{r3, r4, r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	switch(status){
 8000ba4:	4b8b      	ldr	r3, [pc, #556]	; (8000dd4 <traffic_7Segment_led+0x234>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	f200 8108 	bhi.w	8000dc0 <traffic_7Segment_led+0x220>
 8000bb0:	a201      	add	r2, pc, #4	; (adr r2, 8000bb8 <traffic_7Segment_led+0x18>)
 8000bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb6:	bf00      	nop
 8000bb8:	08000bc9 	.word	0x08000bc9
 8000bbc:	08000bd5 	.word	0x08000bd5
 8000bc0:	08000c7b 	.word	0x08000c7b
 8000bc4:	08000d1f 	.word	0x08000d1f
	case INIT:
		timer3_flag=1;			//timer for led 7 segment admin
 8000bc8:	4b83      	ldr	r3, [pc, #524]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	601a      	str	r2, [r3, #0]
		reset_counter();
 8000bce:	f7ff ffab 	bl	8000b28 <reset_counter>
		break;
 8000bd2:	e0fc      	b.n	8000dce <traffic_7Segment_led+0x22e>
	case AUTO_RED:
		if(timer3_flag==1 && led ==0){
 8000bd4:	4b80      	ldr	r3, [pc, #512]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d11b      	bne.n	8000c14 <traffic_7Segment_led+0x74>
 8000bdc:	4b7f      	ldr	r3, [pc, #508]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d117      	bne.n	8000c14 <traffic_7Segment_led+0x74>
			set_7Segment_1(led, red_counter/10);
 8000be4:	4b7d      	ldr	r3, [pc, #500]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000be6:	681c      	ldr	r4, [r3, #0]
 8000be8:	4b7d      	ldr	r3, [pc, #500]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	497d      	ldr	r1, [pc, #500]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fc6e 	bl	80004d0 <__aeabi_fdiv>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fd7c 	bl	80006f4 <__aeabi_f2iz>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4620      	mov	r0, r4
 8000c02:	f000 febd 	bl	8001980 <set_7Segment_1>
			led = 1;
 8000c06:	4b75      	ldr	r3, [pc, #468]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000c0c:	2032      	movs	r0, #50	; 0x32
 8000c0e:	f001 faa9 	bl	8002164 <set_Timer3>
			red_counter--;
			led =0;
			set_Timer3(50);
		}

		break;
 8000c12:	e0d7      	b.n	8000dc4 <traffic_7Segment_led+0x224>
		else if(timer3_flag==1 && led ==1){
 8000c14:	4b70      	ldr	r3, [pc, #448]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	f040 80d3 	bne.w	8000dc4 <traffic_7Segment_led+0x224>
 8000c1e:	4b6f      	ldr	r3, [pc, #444]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	f040 80ce 	bne.w	8000dc4 <traffic_7Segment_led+0x224>
			set_7Segment_1(led, (int)red_counter%10);
 8000c28:	4b6c      	ldr	r3, [pc, #432]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c2a:	681c      	ldr	r4, [r3, #0]
 8000c2c:	4b6c      	ldr	r3, [pc, #432]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fd5f 	bl	80006f4 <__aeabi_f2iz>
 8000c36:	4601      	mov	r1, r0
 8000c38:	4b6b      	ldr	r3, [pc, #428]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000c3a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c3e:	109a      	asrs	r2, r3, #2
 8000c40:	17cb      	asrs	r3, r1, #31
 8000c42:	1ad2      	subs	r2, r2, r3
 8000c44:	4613      	mov	r3, r2
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	4413      	add	r3, r2
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	1aca      	subs	r2, r1, r3
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4620      	mov	r0, r4
 8000c52:	f000 fe95 	bl	8001980 <set_7Segment_1>
			red_counter--;
 8000c56:	4b62      	ldr	r3, [pc, #392]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fa78 	bl	8000154 <__aeabi_fsub>
 8000c64:	4603      	mov	r3, r0
 8000c66:	461a      	mov	r2, r3
 8000c68:	4b5d      	ldr	r3, [pc, #372]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c6a:	601a      	str	r2, [r3, #0]
			led =0;
 8000c6c:	4b5b      	ldr	r3, [pc, #364]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000c72:	2032      	movs	r0, #50	; 0x32
 8000c74:	f001 fa76 	bl	8002164 <set_Timer3>
		break;
 8000c78:	e0a4      	b.n	8000dc4 <traffic_7Segment_led+0x224>
	case AUTO_GREEN:
		if(timer3_flag==1 && led ==0){
 8000c7a:	4b57      	ldr	r3, [pc, #348]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d11b      	bne.n	8000cba <traffic_7Segment_led+0x11a>
 8000c82:	4b56      	ldr	r3, [pc, #344]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d117      	bne.n	8000cba <traffic_7Segment_led+0x11a>
			set_7Segment_1(led, green_counter/10);
 8000c8a:	4b54      	ldr	r3, [pc, #336]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c8c:	681c      	ldr	r4, [r3, #0]
 8000c8e:	4b57      	ldr	r3, [pc, #348]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4954      	ldr	r1, [pc, #336]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fc1b 	bl	80004d0 <__aeabi_fdiv>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fd29 	bl	80006f4 <__aeabi_f2iz>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4620      	mov	r0, r4
 8000ca8:	f000 fe6a 	bl	8001980 <set_7Segment_1>
			led = 1;
 8000cac:	4b4b      	ldr	r3, [pc, #300]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000cb2:	2032      	movs	r0, #50	; 0x32
 8000cb4:	f001 fa56 	bl	8002164 <set_Timer3>
			green_counter--;
			led = 0;
			set_Timer3(50);
		}

		break;
 8000cb8:	e086      	b.n	8000dc8 <traffic_7Segment_led+0x228>
		else if(timer3_flag==1 && led ==1){
 8000cba:	4b47      	ldr	r3, [pc, #284]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	f040 8082 	bne.w	8000dc8 <traffic_7Segment_led+0x228>
 8000cc4:	4b45      	ldr	r3, [pc, #276]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d17d      	bne.n	8000dc8 <traffic_7Segment_led+0x228>
			set_7Segment_1(led, (int)green_counter%10);
 8000ccc:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cce:	681c      	ldr	r4, [r3, #0]
 8000cd0:	4b46      	ldr	r3, [pc, #280]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fd0d 	bl	80006f4 <__aeabi_f2iz>
 8000cda:	4601      	mov	r1, r0
 8000cdc:	4b42      	ldr	r3, [pc, #264]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000cde:	fb83 2301 	smull	r2, r3, r3, r1
 8000ce2:	109a      	asrs	r2, r3, #2
 8000ce4:	17cb      	asrs	r3, r1, #31
 8000ce6:	1ad2      	subs	r2, r2, r3
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	1aca      	subs	r2, r1, r3
 8000cf2:	4611      	mov	r1, r2
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f000 fe43 	bl	8001980 <set_7Segment_1>
			green_counter--;
 8000cfa:	4b3c      	ldr	r3, [pc, #240]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fa26 	bl	8000154 <__aeabi_fsub>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4b37      	ldr	r3, [pc, #220]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000d0e:	601a      	str	r2, [r3, #0]
			led = 0;
 8000d10:	4b32      	ldr	r3, [pc, #200]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000d16:	2032      	movs	r0, #50	; 0x32
 8000d18:	f001 fa24 	bl	8002164 <set_Timer3>
		break;
 8000d1c:	e054      	b.n	8000dc8 <traffic_7Segment_led+0x228>
	case AUTO_YELLOW:
		if(timer3_flag==1 && led ==0){
 8000d1e:	4b2e      	ldr	r3, [pc, #184]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d11b      	bne.n	8000d5e <traffic_7Segment_led+0x1be>
 8000d26:	4b2d      	ldr	r3, [pc, #180]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d117      	bne.n	8000d5e <traffic_7Segment_led+0x1be>
			set_7Segment_1(led, yellow_counter/10);
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d30:	681c      	ldr	r4, [r3, #0]
 8000d32:	4b2f      	ldr	r3, [pc, #188]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	492b      	ldr	r1, [pc, #172]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fbc9 	bl	80004d0 <__aeabi_fdiv>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fcd7 	bl	80006f4 <__aeabi_f2iz>
 8000d46:	4603      	mov	r3, r0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	f000 fe18 	bl	8001980 <set_7Segment_1>
			led = 1;
 8000d50:	4b22      	ldr	r3, [pc, #136]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000d56:	2032      	movs	r0, #50	; 0x32
 8000d58:	f001 fa04 	bl	8002164 <set_Timer3>
			yellow_counter--;
			led = 0;
			set_Timer3(50);
		}

		break;
 8000d5c:	e036      	b.n	8000dcc <traffic_7Segment_led+0x22c>
		else if(timer3_flag==1 && led ==1){
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d132      	bne.n	8000dcc <traffic_7Segment_led+0x22c>
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d12e      	bne.n	8000dcc <traffic_7Segment_led+0x22c>
			set_7Segment_1(led, (int)yellow_counter%10);
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d70:	681c      	ldr	r4, [r3, #0]
 8000d72:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fcbc 	bl	80006f4 <__aeabi_f2iz>
 8000d7c:	4601      	mov	r1, r0
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000d80:	fb83 2301 	smull	r2, r3, r3, r1
 8000d84:	109a      	asrs	r2, r3, #2
 8000d86:	17cb      	asrs	r3, r1, #31
 8000d88:	1ad2      	subs	r2, r2, r3
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	1aca      	subs	r2, r1, r3
 8000d94:	4611      	mov	r1, r2
 8000d96:	4620      	mov	r0, r4
 8000d98:	f000 fdf2 	bl	8001980 <set_7Segment_1>
			yellow_counter--;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff f9d5 	bl	8000154 <__aeabi_fsub>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000db0:	601a      	str	r2, [r3, #0]
			led = 0;
 8000db2:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000db8:	2032      	movs	r0, #50	; 0x32
 8000dba:	f001 f9d3 	bl	8002164 <set_Timer3>
		break;
 8000dbe:	e005      	b.n	8000dcc <traffic_7Segment_led+0x22c>
	default:
		break;
 8000dc0:	bf00      	nop
 8000dc2:	e004      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dc4:	bf00      	nop
 8000dc6:	e002      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dc8:	bf00      	nop
 8000dca:	e000      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dcc:	bf00      	nop
	}
}
 8000dce:	bf00      	nop
 8000dd0:	bd98      	pop	{r3, r4, r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000064 	.word	0x20000064
 8000dd8:	2000009c 	.word	0x2000009c
 8000ddc:	2000006c 	.word	0x2000006c
 8000de0:	20000074 	.word	0x20000074
 8000de4:	41200000 	.word	0x41200000
 8000de8:	66666667 	.word	0x66666667
 8000dec:	20000078 	.word	0x20000078
 8000df0:	2000007c 	.word	0x2000007c

08000df4 <traffic_7Segment_led1>:
void traffic_7Segment_led1(){
 8000df4:	b598      	push	{r3, r4, r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	switch(status){
 8000df8:	4b9d      	ldr	r3, [pc, #628]	; (8001070 <traffic_7Segment_led1+0x27c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	2b03      	cmp	r3, #3
 8000e00:	f200 8177 	bhi.w	80010f2 <traffic_7Segment_led1+0x2fe>
 8000e04:	a201      	add	r2, pc, #4	; (adr r2, 8000e0c <traffic_7Segment_led1+0x18>)
 8000e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0a:	bf00      	nop
 8000e0c:	08000e1d 	.word	0x08000e1d
 8000e10:	08000e29 	.word	0x08000e29
 8000e14:	08000f8b 	.word	0x08000f8b
 8000e18:	08001031 	.word	0x08001031
		case INIT:
			timer4_flag=1;			//timer for led 7 segment admin
 8000e1c:	4b95      	ldr	r3, [pc, #596]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	601a      	str	r2, [r3, #0]
			reset_counter_follow();
 8000e22:	f7ff fe9f 	bl	8000b64 <reset_counter_follow>
			break;
 8000e26:	e16b      	b.n	8001100 <traffic_7Segment_led1+0x30c>
		case AUTO_RED:
			if(green_counter_1<0){
 8000e28:	4b93      	ldr	r3, [pc, #588]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f04f 0100 	mov.w	r1, #0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fc37 	bl	80006a4 <__aeabi_fcmplt>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d052      	beq.n	8000ee2 <traffic_7Segment_led1+0xee>
				if(timer4_flag==1 && led1 ==0){		//yellow follow led
 8000e3c:	4b8d      	ldr	r3, [pc, #564]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d11b      	bne.n	8000e7c <traffic_7Segment_led1+0x88>
 8000e44:	4b8d      	ldr	r3, [pc, #564]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d117      	bne.n	8000e7c <traffic_7Segment_led1+0x88>
					set_7Segment_2(led1, yellow_counter_1/10);
 8000e4c:	4b8b      	ldr	r3, [pc, #556]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e4e:	681c      	ldr	r4, [r3, #0]
 8000e50:	4b8b      	ldr	r3, [pc, #556]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	498b      	ldr	r1, [pc, #556]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fb3a 	bl	80004d0 <__aeabi_fdiv>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fc48 	bl	80006f4 <__aeabi_f2iz>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4619      	mov	r1, r3
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f000 fb91 	bl	8001590 <set_7Segment_2>
					led1 = 1;
 8000e6e:	4b83      	ldr	r3, [pc, #524]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	601a      	str	r2, [r3, #0]
					set_Timer4(50);
 8000e74:	2032      	movs	r0, #50	; 0x32
 8000e76:	f001 f989 	bl	800218c <set_Timer4>
 8000e7a:	e085      	b.n	8000f88 <traffic_7Segment_led1+0x194>
				}
				else if(timer4_flag==1 && led1 ==1){
 8000e7c:	4b7d      	ldr	r3, [pc, #500]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	f040 8138 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
 8000e86:	4b7d      	ldr	r3, [pc, #500]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	f040 8133 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
					set_7Segment_2(led1, (int)yellow_counter_1%10);
 8000e90:	4b7a      	ldr	r3, [pc, #488]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e92:	681c      	ldr	r4, [r3, #0]
 8000e94:	4b7a      	ldr	r3, [pc, #488]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fc2b 	bl	80006f4 <__aeabi_f2iz>
 8000e9e:	4601      	mov	r1, r0
 8000ea0:	4b79      	ldr	r3, [pc, #484]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000ea2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ea6:	109a      	asrs	r2, r3, #2
 8000ea8:	17cb      	asrs	r3, r1, #31
 8000eaa:	1ad2      	subs	r2, r2, r3
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	1aca      	subs	r2, r1, r3
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f000 fb69 	bl	8001590 <set_7Segment_2>
					yellow_counter_1--;
 8000ebe:	4b70      	ldr	r3, [pc, #448]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff f944 	bl	8000154 <__aeabi_fsub>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b6b      	ldr	r3, [pc, #428]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000ed2:	601a      	str	r2, [r3, #0]
					led1 =0;
 8000ed4:	4b69      	ldr	r3, [pc, #420]	; (800107c <traffic_7Segment_led1+0x288>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
					set_Timer4(50);
 8000eda:	2032      	movs	r0, #50	; 0x32
 8000edc:	f001 f956 	bl	800218c <set_Timer4>
				set_7Segment_2(led1, (int)green_counter_1%10);
				green_counter_1--;
				led1 =0;
				set_Timer4(50);
			}
			break;
 8000ee0:	e109      	b.n	80010f6 <traffic_7Segment_led1+0x302>
			else if(timer4_flag==1 && led1 ==0){		//green follow led
 8000ee2:	4b64      	ldr	r3, [pc, #400]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d11b      	bne.n	8000f22 <traffic_7Segment_led1+0x12e>
 8000eea:	4b64      	ldr	r3, [pc, #400]	; (800107c <traffic_7Segment_led1+0x288>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d117      	bne.n	8000f22 <traffic_7Segment_led1+0x12e>
				set_7Segment_2(led1, green_counter_1/10);
 8000ef2:	4b62      	ldr	r3, [pc, #392]	; (800107c <traffic_7Segment_led1+0x288>)
 8000ef4:	681c      	ldr	r4, [r3, #0]
 8000ef6:	4b60      	ldr	r3, [pc, #384]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4962      	ldr	r1, [pc, #392]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fae7 	bl	80004d0 <__aeabi_fdiv>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fbf5 	bl	80006f4 <__aeabi_f2iz>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f000 fb3e 	bl	8001590 <set_7Segment_2>
				led1 = 1;
 8000f14:	4b59      	ldr	r3, [pc, #356]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000f1a:	2032      	movs	r0, #50	; 0x32
 8000f1c:	f001 f936 	bl	800218c <set_Timer4>
 8000f20:	e032      	b.n	8000f88 <traffic_7Segment_led1+0x194>
			else if(timer4_flag==1 && led1 ==1){
 8000f22:	4b54      	ldr	r3, [pc, #336]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	f040 80e5 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
 8000f2c:	4b53      	ldr	r3, [pc, #332]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	f040 80e0 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
				set_7Segment_2(led1, (int)green_counter_1%10);
 8000f36:	4b51      	ldr	r3, [pc, #324]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f38:	681c      	ldr	r4, [r3, #0]
 8000f3a:	4b4f      	ldr	r3, [pc, #316]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fbd8 	bl	80006f4 <__aeabi_f2iz>
 8000f44:	4601      	mov	r1, r0
 8000f46:	4b50      	ldr	r3, [pc, #320]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000f48:	fb83 2301 	smull	r2, r3, r3, r1
 8000f4c:	109a      	asrs	r2, r3, #2
 8000f4e:	17cb      	asrs	r3, r1, #31
 8000f50:	1ad2      	subs	r2, r2, r3
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	1aca      	subs	r2, r1, r3
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f000 fb16 	bl	8001590 <set_7Segment_2>
				green_counter_1--;
 8000f64:	4b44      	ldr	r3, [pc, #272]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff f8f1 	bl	8000154 <__aeabi_fsub>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b40      	ldr	r3, [pc, #256]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f78:	601a      	str	r2, [r3, #0]
				led1 =0;
 8000f7a:	4b40      	ldr	r3, [pc, #256]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000f80:	2032      	movs	r0, #50	; 0x32
 8000f82:	f001 f903 	bl	800218c <set_Timer4>
			break;
 8000f86:	e0b6      	b.n	80010f6 <traffic_7Segment_led1+0x302>
 8000f88:	e0b5      	b.n	80010f6 <traffic_7Segment_led1+0x302>
		case AUTO_GREEN:
			if(timer4_flag==1 && led1 ==0){
 8000f8a:	4b3a      	ldr	r3, [pc, #232]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d11b      	bne.n	8000fca <traffic_7Segment_led1+0x1d6>
 8000f92:	4b3a      	ldr	r3, [pc, #232]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d117      	bne.n	8000fca <traffic_7Segment_led1+0x1d6>
				set_7Segment_2(led1, red_counter_1/10);
 8000f9a:	4b38      	ldr	r3, [pc, #224]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f9c:	681c      	ldr	r4, [r3, #0]
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	; (800108c <traffic_7Segment_led1+0x298>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4938      	ldr	r1, [pc, #224]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fa93 	bl	80004d0 <__aeabi_fdiv>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fba1 	bl	80006f4 <__aeabi_f2iz>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	f000 faea 	bl	8001590 <set_7Segment_2>
				led1 = 1;
 8000fbc:	4b2f      	ldr	r3, [pc, #188]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000fc2:	2032      	movs	r0, #50	; 0x32
 8000fc4:	f001 f8e2 	bl	800218c <set_Timer4>
				set_7Segment_2(led1, (int)red_counter_1%10);
				red_counter_1--;
				led1 = 0;
				set_Timer4(50);
			}
			break;
 8000fc8:	e097      	b.n	80010fa <traffic_7Segment_led1+0x306>
			else if(timer4_flag==1 && led1 ==1){
 8000fca:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	f040 8093 	bne.w	80010fa <traffic_7Segment_led1+0x306>
 8000fd4:	4b29      	ldr	r3, [pc, #164]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	f040 808e 	bne.w	80010fa <traffic_7Segment_led1+0x306>
				set_7Segment_2(led1, (int)red_counter_1%10);
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fe0:	681c      	ldr	r4, [r3, #0]
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <traffic_7Segment_led1+0x298>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fb84 	bl	80006f4 <__aeabi_f2iz>
 8000fec:	4601      	mov	r1, r0
 8000fee:	4b26      	ldr	r3, [pc, #152]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000ff0:	fb83 2301 	smull	r2, r3, r3, r1
 8000ff4:	109a      	asrs	r2, r3, #2
 8000ff6:	17cb      	asrs	r3, r1, #31
 8000ff8:	1ad2      	subs	r2, r2, r3
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	1aca      	subs	r2, r1, r3
 8001004:	4611      	mov	r1, r2
 8001006:	4620      	mov	r0, r4
 8001008:	f000 fac2 	bl	8001590 <set_7Segment_2>
				red_counter_1--;
 800100c:	4b1f      	ldr	r3, [pc, #124]	; (800108c <traffic_7Segment_led1+0x298>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f89d 	bl	8000154 <__aeabi_fsub>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <traffic_7Segment_led1+0x298>)
 8001020:	601a      	str	r2, [r3, #0]
				led1 = 0;
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <traffic_7Segment_led1+0x288>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8001028:	2032      	movs	r0, #50	; 0x32
 800102a:	f001 f8af 	bl	800218c <set_Timer4>
			break;
 800102e:	e064      	b.n	80010fa <traffic_7Segment_led1+0x306>
		case AUTO_YELLOW:
			if(timer4_flag==1 && led1 ==0){
 8001030:	4b10      	ldr	r3, [pc, #64]	; (8001074 <traffic_7Segment_led1+0x280>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d12b      	bne.n	8001090 <traffic_7Segment_led1+0x29c>
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <traffic_7Segment_led1+0x288>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d127      	bne.n	8001090 <traffic_7Segment_led1+0x29c>
				set_7Segment_2(led1, red_counter_1/10);
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <traffic_7Segment_led1+0x288>)
 8001042:	681c      	ldr	r4, [r3, #0]
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <traffic_7Segment_led1+0x298>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	490e      	ldr	r1, [pc, #56]	; (8001084 <traffic_7Segment_led1+0x290>)
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa40 	bl	80004d0 <__aeabi_fdiv>
 8001050:	4603      	mov	r3, r0
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fb4e 	bl	80006f4 <__aeabi_f2iz>
 8001058:	4603      	mov	r3, r0
 800105a:	4619      	mov	r1, r3
 800105c:	4620      	mov	r0, r4
 800105e:	f000 fa97 	bl	8001590 <set_7Segment_2>
				led1 = 1;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <traffic_7Segment_led1+0x288>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8001068:	2032      	movs	r0, #50	; 0x32
 800106a:	f001 f88f 	bl	800218c <set_Timer4>
				set_7Segment_2(led1, (int)red_counter_1%10);
				red_counter_1--;
				led1 = 0;
				set_Timer4(50);
			}
			break;
 800106e:	e046      	b.n	80010fe <traffic_7Segment_led1+0x30a>
 8001070:	20000064 	.word	0x20000064
 8001074:	200000a4 	.word	0x200000a4
 8001078:	20000084 	.word	0x20000084
 800107c:	20000070 	.word	0x20000070
 8001080:	20000088 	.word	0x20000088
 8001084:	41200000 	.word	0x41200000
 8001088:	66666667 	.word	0x66666667
 800108c:	20000080 	.word	0x20000080
			else if(timer4_flag==1 && led1 ==1){
 8001090:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <traffic_7Segment_led1+0x310>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d132      	bne.n	80010fe <traffic_7Segment_led1+0x30a>
 8001098:	4b1b      	ldr	r3, [pc, #108]	; (8001108 <traffic_7Segment_led1+0x314>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d12e      	bne.n	80010fe <traffic_7Segment_led1+0x30a>
				set_7Segment_2(led1, (int)red_counter_1%10);
 80010a0:	4b19      	ldr	r3, [pc, #100]	; (8001108 <traffic_7Segment_led1+0x314>)
 80010a2:	681c      	ldr	r4, [r3, #0]
 80010a4:	4b19      	ldr	r3, [pc, #100]	; (800110c <traffic_7Segment_led1+0x318>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fb23 	bl	80006f4 <__aeabi_f2iz>
 80010ae:	4601      	mov	r1, r0
 80010b0:	4b17      	ldr	r3, [pc, #92]	; (8001110 <traffic_7Segment_led1+0x31c>)
 80010b2:	fb83 2301 	smull	r2, r3, r3, r1
 80010b6:	109a      	asrs	r2, r3, #2
 80010b8:	17cb      	asrs	r3, r1, #31
 80010ba:	1ad2      	subs	r2, r2, r3
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	1aca      	subs	r2, r1, r3
 80010c6:	4611      	mov	r1, r2
 80010c8:	4620      	mov	r0, r4
 80010ca:	f000 fa61 	bl	8001590 <set_7Segment_2>
				red_counter_1--;
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <traffic_7Segment_led1+0x318>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f83c 	bl	8000154 <__aeabi_fsub>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	4b0a      	ldr	r3, [pc, #40]	; (800110c <traffic_7Segment_led1+0x318>)
 80010e2:	601a      	str	r2, [r3, #0]
				led1 = 0;
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <traffic_7Segment_led1+0x314>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 80010ea:	2032      	movs	r0, #50	; 0x32
 80010ec:	f001 f84e 	bl	800218c <set_Timer4>
			break;
 80010f0:	e005      	b.n	80010fe <traffic_7Segment_led1+0x30a>
		default:
			break;
 80010f2:	bf00      	nop
 80010f4:	e004      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010f6:	bf00      	nop
 80010f8:	e002      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010fa:	bf00      	nop
 80010fc:	e000      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010fe:	bf00      	nop
	}
}
 8001100:	bf00      	nop
 8001102:	bd98      	pop	{r3, r4, r7, pc}
 8001104:	200000a4 	.word	0x200000a4
 8001108:	20000070 	.word	0x20000070
 800110c:	20000080 	.word	0x20000080
 8001110:	66666667 	.word	0x66666667

08001114 <fsm_manual_run>:
 *      Author: Admin
 */

#include"fsm_manual.h"

void fsm_manual_run(){
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	switch(status){
 8001118:	4b7a      	ldr	r3, [pc, #488]	; (8001304 <fsm_manual_run+0x1f0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3b0d      	subs	r3, #13
 800111e:	2b03      	cmp	r3, #3
 8001120:	f200 80e7 	bhi.w	80012f2 <fsm_manual_run+0x1de>
 8001124:	a201      	add	r2, pc, #4	; (adr r2, 800112c <fsm_manual_run+0x18>)
 8001126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112a:	bf00      	nop
 800112c:	0800113d 	.word	0x0800113d
 8001130:	08001145 	.word	0x08001145
 8001134:	080011d7 	.word	0x080011d7
 8001138:	08001265 	.word	0x08001265
		case MAN_INIT:
			set_7segled_mode(1);
 800113c:	2001      	movs	r0, #1
 800113e:	f000 ff19 	bl	8001f74 <set_7segled_mode>
			break;
 8001142:	e0dd      	b.n	8001300 <fsm_manual_run+0x1ec>
		case MAN_RED:
			set_red();
 8001144:	f000 fdcc 	bl	8001ce0 <set_red>
			set_red_follow();
 8001148:	f000 fe0c 	bl	8001d64 <set_red_follow>
			set_7segled_mode(2);
 800114c:	2002      	movs	r0, #2
 800114e:	f000 ff11 	bl	8001f74 <set_7segled_mode>
			if(timer1_flag == 1){
 8001152:	4b6d      	ldr	r3, [pc, #436]	; (8001308 <fsm_manual_run+0x1f4>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d112      	bne.n	8001180 <fsm_manual_run+0x6c>
				status = AUTO_RED;
 800115a:	4b6a      	ldr	r3, [pc, #424]	; (8001304 <fsm_manual_run+0x1f0>)
 800115c:	2202      	movs	r2, #2
 800115e:	601a      	str	r2, [r3, #0]
				reset_counter();				//for counting down time
 8001160:	f7ff fce2 	bl	8000b28 <reset_counter>
				set_Timer1(red_duration*100);
 8001164:	4b69      	ldr	r3, [pc, #420]	; (800130c <fsm_manual_run+0x1f8>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4969      	ldr	r1, [pc, #420]	; (8001310 <fsm_manual_run+0x1fc>)
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f8fc 	bl	8000368 <__aeabi_fmul>
 8001170:	4603      	mov	r3, r0
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fabe 	bl	80006f4 <__aeabi_f2iz>
 8001178:	4603      	mov	r3, r0
 800117a:	4618      	mov	r0, r3
 800117c:	f000 ffca 	bl	8002114 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 8001180:	f7ff fb08 	bl	8000794 <isButton1Pressed>
 8001184:	4603      	mov	r3, r0
 8001186:	2b01      	cmp	r3, #1
 8001188:	d109      	bne.n	800119e <fsm_manual_run+0x8a>
				MAN_duration =0;
 800118a:	4b62      	ldr	r3, [pc, #392]	; (8001314 <fsm_manual_run+0x200>)
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
				status = MAN_GREEN;
 8001190:	4b5c      	ldr	r3, [pc, #368]	; (8001304 <fsm_manual_run+0x1f0>)
 8001192:	220f      	movs	r2, #15
 8001194:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 8001196:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800119a:	f000 ffbb 	bl	8002114 <set_Timer1>
			}
			// when press button2 update red duaration
			if(isButton2Pressed()==1){
 800119e:	f7ff fae7 	bl	8000770 <isButton2Pressed>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	f040 80a6 	bne.w	80012f6 <fsm_manual_run+0x1e2>
				set_autoAjust_red(MAN_duration);
 80011aa:	4b5a      	ldr	r3, [pc, #360]	; (8001314 <fsm_manual_run+0x200>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fe1a 	bl	8001de8 <set_autoAjust_red>
				//red_duration = MAN_duration;
				set_Timer1(200);
 80011b4:	20c8      	movs	r0, #200	; 0xc8
 80011b6:	f000 ffad 	bl	8002114 <set_Timer1>
				if(timer1_flag==1){
 80011ba:	4b53      	ldr	r3, [pc, #332]	; (8001308 <fsm_manual_run+0x1f4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	f040 8099 	bne.w	80012f6 <fsm_manual_run+0x1e2>
					status = AUTO_RED;
 80011c4:	4b4f      	ldr	r3, [pc, #316]	; (8001304 <fsm_manual_run+0x1f0>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	601a      	str	r2, [r3, #0]
					reset_counter();				//for counting down time
 80011ca:	f7ff fcad 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 80011ce:	4b51      	ldr	r3, [pc, #324]	; (8001314 <fsm_manual_run+0x200>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
				}

			}

			break;
 80011d4:	e08f      	b.n	80012f6 <fsm_manual_run+0x1e2>
	////////////////////////////////////////
		case MAN_GREEN:
			set_green();
 80011d6:	f000 fd99 	bl	8001d0c <set_green>
			set_green_follow();
 80011da:	f000 fdd9 	bl	8001d90 <set_green_follow>
			set_7segled_mode(3);
 80011de:	2003      	movs	r0, #3
 80011e0:	f000 fec8 	bl	8001f74 <set_7segled_mode>
			if(timer1_flag==1){
 80011e4:	4b48      	ldr	r3, [pc, #288]	; (8001308 <fsm_manual_run+0x1f4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d112      	bne.n	8001212 <fsm_manual_run+0xfe>
				status = AUTO_GREEN;
 80011ec:	4b45      	ldr	r3, [pc, #276]	; (8001304 <fsm_manual_run+0x1f0>)
 80011ee:	2203      	movs	r2, #3
 80011f0:	601a      	str	r2, [r3, #0]
				reset_counter();				//for counting down time
 80011f2:	f7ff fc99 	bl	8000b28 <reset_counter>
				set_Timer1(green_duration*100);
 80011f6:	4b48      	ldr	r3, [pc, #288]	; (8001318 <fsm_manual_run+0x204>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4945      	ldr	r1, [pc, #276]	; (8001310 <fsm_manual_run+0x1fc>)
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f8b3 	bl	8000368 <__aeabi_fmul>
 8001202:	4603      	mov	r3, r0
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fa75 	bl	80006f4 <__aeabi_f2iz>
 800120a:	4603      	mov	r3, r0
 800120c:	4618      	mov	r0, r3
 800120e:	f000 ff81 	bl	8002114 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 8001212:	f7ff fabf 	bl	8000794 <isButton1Pressed>
 8001216:	4603      	mov	r3, r0
 8001218:	2b01      	cmp	r3, #1
 800121a:	d109      	bne.n	8001230 <fsm_manual_run+0x11c>
				MAN_duration =0;
 800121c:	4b3d      	ldr	r3, [pc, #244]	; (8001314 <fsm_manual_run+0x200>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
				status = MAN_YELLOW;
 8001222:	4b38      	ldr	r3, [pc, #224]	; (8001304 <fsm_manual_run+0x1f0>)
 8001224:	2210      	movs	r2, #16
 8001226:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 8001228:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122c:	f000 ff72 	bl	8002114 <set_Timer1>
			}
			// when press button2 update green duration
			if(isButton2Pressed()==1){
 8001230:	f7ff fa9e 	bl	8000770 <isButton2Pressed>
 8001234:	4603      	mov	r3, r0
 8001236:	2b01      	cmp	r3, #1
 8001238:	d15f      	bne.n	80012fa <fsm_manual_run+0x1e6>
				set_autoAjust_green(MAN_duration);
 800123a:	4b36      	ldr	r3, [pc, #216]	; (8001314 <fsm_manual_run+0x200>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f000 fe48 	bl	8001ed4 <set_autoAjust_green>
				//green_duration = MAN_duration;
				set_Timer1(200);
 8001244:	20c8      	movs	r0, #200	; 0xc8
 8001246:	f000 ff65 	bl	8002114 <set_Timer1>
				if(timer1_flag==1){
 800124a:	4b2f      	ldr	r3, [pc, #188]	; (8001308 <fsm_manual_run+0x1f4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d153      	bne.n	80012fa <fsm_manual_run+0x1e6>
					status = AUTO_RED;				//Back to red and do auto
 8001252:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <fsm_manual_run+0x1f0>)
 8001254:	2202      	movs	r2, #2
 8001256:	601a      	str	r2, [r3, #0]
					reset_counter();				//for counting down time
 8001258:	f7ff fc66 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 800125c:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <fsm_manual_run+0x200>)
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
				}
			}


			break;
 8001262:	e04a      	b.n	80012fa <fsm_manual_run+0x1e6>
	///////////////////////////////////////////////////
		case MAN_YELLOW:
			set_yellow();
 8001264:	f000 fd68 	bl	8001d38 <set_yellow>
			set_yellow_follow();
 8001268:	f000 fda8 	bl	8001dbc <set_yellow_follow>
			set_7segled_mode(4);
 800126c:	2004      	movs	r0, #4
 800126e:	f000 fe81 	bl	8001f74 <set_7segled_mode>
			if(timer1_flag==1){
 8001272:	4b25      	ldr	r3, [pc, #148]	; (8001308 <fsm_manual_run+0x1f4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d112      	bne.n	80012a0 <fsm_manual_run+0x18c>
				status = AUTO_YELLOW;
 800127a:	4b22      	ldr	r3, [pc, #136]	; (8001304 <fsm_manual_run+0x1f0>)
 800127c:	2204      	movs	r2, #4
 800127e:	601a      	str	r2, [r3, #0]
				reset_counter();				//for counting down time
 8001280:	f7ff fc52 	bl	8000b28 <reset_counter>
				set_Timer1(yellow_duration*100);
 8001284:	4b25      	ldr	r3, [pc, #148]	; (800131c <fsm_manual_run+0x208>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4921      	ldr	r1, [pc, #132]	; (8001310 <fsm_manual_run+0x1fc>)
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f86c 	bl	8000368 <__aeabi_fmul>
 8001290:	4603      	mov	r3, r0
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fa2e 	bl	80006f4 <__aeabi_f2iz>
 8001298:	4603      	mov	r3, r0
 800129a:	4618      	mov	r0, r3
 800129c:	f000 ff3a 	bl	8002114 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 80012a0:	f7ff fa78 	bl	8000794 <isButton1Pressed>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d109      	bne.n	80012be <fsm_manual_run+0x1aa>
				MAN_duration =0;
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <fsm_manual_run+0x200>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 80012b0:	4b14      	ldr	r3, [pc, #80]	; (8001304 <fsm_manual_run+0x1f0>)
 80012b2:	220e      	movs	r2, #14
 80012b4:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 80012b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012ba:	f000 ff2b 	bl	8002114 <set_Timer1>
			}
			if(isButton2Pressed()==1){
 80012be:	f7ff fa57 	bl	8000770 <isButton2Pressed>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d11a      	bne.n	80012fe <fsm_manual_run+0x1ea>
				set_autoAjust_yellow(MAN_duration);
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <fsm_manual_run+0x200>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f000 fdc5 	bl	8001e5c <set_autoAjust_yellow>
				//yellow_duration = MAN_duration;
				set_Timer1(200);
 80012d2:	20c8      	movs	r0, #200	; 0xc8
 80012d4:	f000 ff1e 	bl	8002114 <set_Timer1>
				if(timer1_flag==1){
 80012d8:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <fsm_manual_run+0x1f4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d10e      	bne.n	80012fe <fsm_manual_run+0x1ea>
					status = AUTO_RED;				//Back to red and do auto
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <fsm_manual_run+0x1f0>)
 80012e2:	2202      	movs	r2, #2
 80012e4:	601a      	str	r2, [r3, #0]
					reset_counter();				//for counting down time
 80012e6:	f7ff fc1f 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <fsm_manual_run+0x200>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
				}
			}

			break;
 80012f0:	e005      	b.n	80012fe <fsm_manual_run+0x1ea>
		default:
			break;
 80012f2:	bf00      	nop
 80012f4:	e004      	b.n	8001300 <fsm_manual_run+0x1ec>
			break;
 80012f6:	bf00      	nop
 80012f8:	e002      	b.n	8001300 <fsm_manual_run+0x1ec>
			break;
 80012fa:	bf00      	nop
 80012fc:	e000      	b.n	8001300 <fsm_manual_run+0x1ec>
			break;
 80012fe:	bf00      	nop

	}
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000064 	.word	0x20000064
 8001308:	2000008c 	.word	0x2000008c
 800130c:	20000024 	.word	0x20000024
 8001310:	42c80000 	.word	0x42c80000
 8001314:	20000068 	.word	0x20000068
 8001318:	20000028 	.word	0x20000028
 800131c:	2000002c 	.word	0x2000002c

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001324:	f001 f88c 	bl	8002440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001328:	f000 f818 	bl	800135c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132c:	f000 f89e 	bl	800146c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001330:	f000 f850 	bl	80013d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <main+0x34>)
 8001336:	f001 ffc9 	bl	80032cc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
  status = INIT;
 800133a:	4b07      	ldr	r3, [pc, #28]	; (8001358 <main+0x38>)
 800133c:	2201      	movs	r2, #1
 800133e:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
	  traffic_7Segment_led();
 8001340:	f7ff fc2e 	bl	8000ba0 <traffic_7Segment_led>
	  traffic_7Segment_led1();
 8001344:	f7ff fd56 	bl	8000df4 <traffic_7Segment_led1>
	  fsm_automatic_run();
 8001348:	f7ff faf8 	bl	800093c <fsm_automatic_run>
	  fsm_manual_run();
 800134c:	f7ff fee2 	bl	8001114 <fsm_manual_run>
  {
 8001350:	e7f6      	b.n	8001340 <main+0x20>
 8001352:	bf00      	nop
 8001354:	200000b8 	.word	0x200000b8
 8001358:	20000064 	.word	0x20000064

0800135c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b090      	sub	sp, #64	; 0x40
 8001360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001362:	f107 0318 	add.w	r3, r7, #24
 8001366:	2228      	movs	r2, #40	; 0x28
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f002 fb6a 	bl	8003a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800137e:	2302      	movs	r3, #2
 8001380:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001382:	2301      	movs	r3, #1
 8001384:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001386:	2310      	movs	r3, #16
 8001388:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800138a:	2300      	movs	r3, #0
 800138c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138e:	f107 0318 	add.w	r3, r7, #24
 8001392:	4618      	mov	r0, r3
 8001394:	f001 fb6e 	bl	8002a74 <HAL_RCC_OscConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800139e:	f000 f8f1 	bl	8001584 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	230f      	movs	r3, #15
 80013a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f001 fdda 	bl	8002f74 <HAL_RCC_ClockConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013c6:	f000 f8dd 	bl	8001584 <Error_Handler>
  }
}
 80013ca:	bf00      	nop
 80013cc:	3740      	adds	r7, #64	; 0x40
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e8:	463b      	mov	r3, r7
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_TIM2_Init+0x94>)
 80013f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <MX_TIM2_Init+0x94>)
 80013fa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001400:	4b19      	ldr	r3, [pc, #100]	; (8001468 <MX_TIM2_Init+0x94>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_TIM2_Init+0x94>)
 8001408:	2209      	movs	r2, #9
 800140a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_TIM2_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_TIM2_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001418:	4813      	ldr	r0, [pc, #76]	; (8001468 <MX_TIM2_Init+0x94>)
 800141a:	f001 ff07 	bl	800322c <HAL_TIM_Base_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001424:	f000 f8ae 	bl	8001584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	4619      	mov	r1, r3
 8001434:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_TIM2_Init+0x94>)
 8001436:	f002 f89d 	bl	8003574 <HAL_TIM_ConfigClockSource>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001440:	f000 f8a0 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001444:	2300      	movs	r3, #0
 8001446:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_TIM2_Init+0x94>)
 8001452:	f002 fa69 	bl	8003928 <HAL_TIMEx_MasterConfigSynchronization>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800145c:	f000 f892 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	200000b8 	.word	0x200000b8

0800146c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <MX_GPIO_Init+0xec>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a34      	ldr	r2, [pc, #208]	; (8001558 <MX_GPIO_Init+0xec>)
 8001486:	f043 0310 	orr.w	r3, r3, #16
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b32      	ldr	r3, [pc, #200]	; (8001558 <MX_GPIO_Init+0xec>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0310 	and.w	r3, r3, #16
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4b2f      	ldr	r3, [pc, #188]	; (8001558 <MX_GPIO_Init+0xec>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	4a2e      	ldr	r2, [pc, #184]	; (8001558 <MX_GPIO_Init+0xec>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	6193      	str	r3, [r2, #24]
 80014a4:	4b2c      	ldr	r3, [pc, #176]	; (8001558 <MX_GPIO_Init+0xec>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	4b29      	ldr	r3, [pc, #164]	; (8001558 <MX_GPIO_Init+0xec>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a28      	ldr	r2, [pc, #160]	; (8001558 <MX_GPIO_Init+0xec>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b26      	ldr	r3, [pc, #152]	; (8001558 <MX_GPIO_Init+0xec>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_RED_Pin|LED_YELLOW_Pin
 80014c8:	2200      	movs	r2, #0
 80014ca:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 80014ce:	4823      	ldr	r0, [pc, #140]	; (800155c <MX_GPIO_Init+0xf0>)
 80014d0:	f001 fab7 	bl	8002a42 <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin|LED_GREEN1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|b2_Pin
 80014d4:	2200      	movs	r2, #0
 80014d6:	f64f 617f 	movw	r1, #65151	; 0xfe7f
 80014da:	4821      	ldr	r0, [pc, #132]	; (8001560 <MX_GPIO_Init+0xf4>)
 80014dc:	f001 fab1 	bl	8002a42 <HAL_GPIO_WritePin>
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80014e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	4619      	mov	r1, r3
 80014f4:	481b      	ldr	r0, [pc, #108]	; (8001564 <MX_GPIO_Init+0xf8>)
 80014f6:	f001 f913 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_RED_Pin LED_YELLOW_Pin
                           LED_GREEN_Pin LED_GREEN1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_RED_Pin|LED_YELLOW_Pin
 80014fa:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80014fe:	613b      	str	r3, [r7, #16]
                          |LED_GREEN_Pin|LED_GREEN1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2302      	movs	r3, #2
 800150a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4619      	mov	r1, r3
 8001512:	4812      	ldr	r0, [pc, #72]	; (800155c <MX_GPIO_Init+0xf0>)
 8001514:	f001 f904 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin b2_Pin
                           c2_Pin d2_Pin e2_Pin f2_Pin
                           g2_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin a2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|b2_Pin
 8001518:	f64f 637f 	movw	r3, #65151	; 0xfe7f
 800151c:	613b      	str	r3, [r7, #16]
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151e:	2301      	movs	r3, #1
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2302      	movs	r3, #2
 8001528:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 0310 	add.w	r3, r7, #16
 800152e:	4619      	mov	r1, r3
 8001530:	480b      	ldr	r0, [pc, #44]	; (8001560 <MX_GPIO_Init+0xf4>)
 8001532:	f001 f8f5 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8001536:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800153a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001540:	2301      	movs	r3, #1
 8001542:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001544:	f107 0310 	add.w	r3, r7, #16
 8001548:	4619      	mov	r1, r3
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <MX_GPIO_Init+0xf0>)
 800154c:	f001 f8e8 	bl	8002720 <HAL_GPIO_Init>

}
 8001550:	bf00      	nop
 8001552:	3720      	adds	r7, #32
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	40010c00 	.word	0x40010c00
 8001564:	40011000 	.word	0x40011000

08001568 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001570:	f000 fe34 	bl	80021dc <timerRun>
	Button1Press();
 8001574:	f7ff f920 	bl	80007b8 <Button1Press>
	set_duration_main();
 8001578:	f7ff f972 	bl	8000860 <set_duration_main>


}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001588:	b672      	cpsid	i
}
 800158a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158c:	e7fe      	b.n	800158c <Error_Handler+0x8>
	...

08001590 <set_7Segment_2>:
 */

#include "set_traffic_led.h"

void set_7Segment_2(int led,int duration)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
	if(led ==0){
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d10b      	bne.n	80015b8 <set_7Segment_2+0x28>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015a6:	48c5      	ldr	r0, [pc, #788]	; (80018bc <set_7Segment_2+0x32c>)
 80015a8:	f001 fa4b 	bl	8002a42 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015b2:	48c2      	ldr	r0, [pc, #776]	; (80018bc <set_7Segment_2+0x32c>)
 80015b4:	f001 fa45 	bl	8002a42 <HAL_GPIO_WritePin>
	}
	if(led ==1){
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d10b      	bne.n	80015d6 <set_7Segment_2+0x46>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80015be:	2201      	movs	r2, #1
 80015c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c4:	48bd      	ldr	r0, [pc, #756]	; (80018bc <set_7Segment_2+0x32c>)
 80015c6:	f001 fa3c 	bl	8002a42 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d0:	48ba      	ldr	r0, [pc, #744]	; (80018bc <set_7Segment_2+0x32c>)
 80015d2:	f001 fa36 	bl	8002a42 <HAL_GPIO_WritePin>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2b09      	cmp	r3, #9
 80015da:	f200 81c9 	bhi.w	8001970 <set_7Segment_2+0x3e0>
 80015de:	a201      	add	r2, pc, #4	; (adr r2, 80015e4 <set_7Segment_2+0x54>)
 80015e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e4:	0800160d 	.word	0x0800160d
 80015e8:	08001663 	.word	0x08001663
 80015ec:	080016b9 	.word	0x080016b9
 80015f0:	0800170f 	.word	0x0800170f
 80015f4:	08001765 	.word	0x08001765
 80015f8:	080017bb 	.word	0x080017bb
 80015fc:	08001811 	.word	0x08001811
 8001600:	08001867 	.word	0x08001867
 8001604:	080018c5 	.word	0x080018c5
 8001608:	0800191b 	.word	0x0800191b
	}
	switch(duration){
		case 0:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001612:	48ab      	ldr	r0, [pc, #684]	; (80018c0 <set_7Segment_2+0x330>)
 8001614:	f001 fa15 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800161e:	48a8      	ldr	r0, [pc, #672]	; (80018c0 <set_7Segment_2+0x330>)
 8001620:	f001 fa0f 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800162a:	48a5      	ldr	r0, [pc, #660]	; (80018c0 <set_7Segment_2+0x330>)
 800162c:	f001 fa09 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001636:	48a2      	ldr	r0, [pc, #648]	; (80018c0 <set_7Segment_2+0x330>)
 8001638:	f001 fa03 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001642:	489f      	ldr	r0, [pc, #636]	; (80018c0 <set_7Segment_2+0x330>)
 8001644:	f001 f9fd 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800164e:	489c      	ldr	r0, [pc, #624]	; (80018c0 <set_7Segment_2+0x330>)
 8001650:	f001 f9f7 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 8001654:	2201      	movs	r2, #1
 8001656:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800165a:	4899      	ldr	r0, [pc, #612]	; (80018c0 <set_7Segment_2+0x330>)
 800165c:	f001 f9f1 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001660:	e187      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 1:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 1);
 8001662:	2201      	movs	r2, #1
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	4895      	ldr	r0, [pc, #596]	; (80018c0 <set_7Segment_2+0x330>)
 800166a:	f001 f9ea 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001674:	4892      	ldr	r0, [pc, #584]	; (80018c0 <set_7Segment_2+0x330>)
 8001676:	f001 f9e4 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001680:	488f      	ldr	r0, [pc, #572]	; (80018c0 <set_7Segment_2+0x330>)
 8001682:	f001 f9de 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 8001686:	2201      	movs	r2, #1
 8001688:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800168c:	488c      	ldr	r0, [pc, #560]	; (80018c0 <set_7Segment_2+0x330>)
 800168e:	f001 f9d8 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001692:	2201      	movs	r2, #1
 8001694:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001698:	4889      	ldr	r0, [pc, #548]	; (80018c0 <set_7Segment_2+0x330>)
 800169a:	f001 f9d2 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016a4:	4886      	ldr	r0, [pc, #536]	; (80018c0 <set_7Segment_2+0x330>)
 80016a6:	f001 f9cc 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b0:	4883      	ldr	r0, [pc, #524]	; (80018c0 <set_7Segment_2+0x330>)
 80016b2:	f001 f9c6 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 80016b6:	e15c      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 2:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 80016b8:	2200      	movs	r2, #0
 80016ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016be:	4880      	ldr	r0, [pc, #512]	; (80018c0 <set_7Segment_2+0x330>)
 80016c0:	f001 f9bf 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ca:	487d      	ldr	r0, [pc, #500]	; (80018c0 <set_7Segment_2+0x330>)
 80016cc:	f001 f9b9 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 1);
 80016d0:	2201      	movs	r2, #1
 80016d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d6:	487a      	ldr	r0, [pc, #488]	; (80018c0 <set_7Segment_2+0x330>)
 80016d8:	f001 f9b3 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e2:	4877      	ldr	r0, [pc, #476]	; (80018c0 <set_7Segment_2+0x330>)
 80016e4:	f001 f9ad 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ee:	4874      	ldr	r0, [pc, #464]	; (80018c0 <set_7Segment_2+0x330>)
 80016f0:	f001 f9a7 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 80016f4:	2201      	movs	r2, #1
 80016f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016fa:	4871      	ldr	r0, [pc, #452]	; (80018c0 <set_7Segment_2+0x330>)
 80016fc:	f001 f9a1 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001706:	486e      	ldr	r0, [pc, #440]	; (80018c0 <set_7Segment_2+0x330>)
 8001708:	f001 f99b 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 800170c:	e131      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 3:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001714:	486a      	ldr	r0, [pc, #424]	; (80018c0 <set_7Segment_2+0x330>)
 8001716:	f001 f994 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001720:	4867      	ldr	r0, [pc, #412]	; (80018c0 <set_7Segment_2+0x330>)
 8001722:	f001 f98e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800172c:	4864      	ldr	r0, [pc, #400]	; (80018c0 <set_7Segment_2+0x330>)
 800172e:	f001 f988 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001738:	4861      	ldr	r0, [pc, #388]	; (80018c0 <set_7Segment_2+0x330>)
 800173a:	f001 f982 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 800173e:	2201      	movs	r2, #1
 8001740:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001744:	485e      	ldr	r0, [pc, #376]	; (80018c0 <set_7Segment_2+0x330>)
 8001746:	f001 f97c 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001750:	485b      	ldr	r0, [pc, #364]	; (80018c0 <set_7Segment_2+0x330>)
 8001752:	f001 f976 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800175c:	4858      	ldr	r0, [pc, #352]	; (80018c0 <set_7Segment_2+0x330>)
 800175e:	f001 f970 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001762:	e106      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 4:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 1);
 8001764:	2201      	movs	r2, #1
 8001766:	f44f 7100 	mov.w	r1, #512	; 0x200
 800176a:	4855      	ldr	r0, [pc, #340]	; (80018c0 <set_7Segment_2+0x330>)
 800176c:	f001 f969 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001776:	4852      	ldr	r0, [pc, #328]	; (80018c0 <set_7Segment_2+0x330>)
 8001778:	f001 f963 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 800177c:	2200      	movs	r2, #0
 800177e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001782:	484f      	ldr	r0, [pc, #316]	; (80018c0 <set_7Segment_2+0x330>)
 8001784:	f001 f95d 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 8001788:	2201      	movs	r2, #1
 800178a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800178e:	484c      	ldr	r0, [pc, #304]	; (80018c0 <set_7Segment_2+0x330>)
 8001790:	f001 f957 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001794:	2201      	movs	r2, #1
 8001796:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800179a:	4849      	ldr	r0, [pc, #292]	; (80018c0 <set_7Segment_2+0x330>)
 800179c:	f001 f951 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a6:	4846      	ldr	r0, [pc, #280]	; (80018c0 <set_7Segment_2+0x330>)
 80017a8:	f001 f94b 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b2:	4843      	ldr	r0, [pc, #268]	; (80018c0 <set_7Segment_2+0x330>)
 80017b4:	f001 f945 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 80017b8:	e0db      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 5:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c0:	483f      	ldr	r0, [pc, #252]	; (80018c0 <set_7Segment_2+0x330>)
 80017c2:	f001 f93e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 1);
 80017c6:	2201      	movs	r2, #1
 80017c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017cc:	483c      	ldr	r0, [pc, #240]	; (80018c0 <set_7Segment_2+0x330>)
 80017ce:	f001 f938 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017d8:	4839      	ldr	r0, [pc, #228]	; (80018c0 <set_7Segment_2+0x330>)
 80017da:	f001 f932 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017e4:	4836      	ldr	r0, [pc, #216]	; (80018c0 <set_7Segment_2+0x330>)
 80017e6:	f001 f92c 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017f0:	4833      	ldr	r0, [pc, #204]	; (80018c0 <set_7Segment_2+0x330>)
 80017f2:	f001 f926 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017fc:	4830      	ldr	r0, [pc, #192]	; (80018c0 <set_7Segment_2+0x330>)
 80017fe:	f001 f920 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001808:	482d      	ldr	r0, [pc, #180]	; (80018c0 <set_7Segment_2+0x330>)
 800180a:	f001 f91a 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 800180e:	e0b0      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 6:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 8001810:	2200      	movs	r2, #0
 8001812:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001816:	482a      	ldr	r0, [pc, #168]	; (80018c0 <set_7Segment_2+0x330>)
 8001818:	f001 f913 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 1);
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001822:	4827      	ldr	r0, [pc, #156]	; (80018c0 <set_7Segment_2+0x330>)
 8001824:	f001 f90d 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800182e:	4824      	ldr	r0, [pc, #144]	; (80018c0 <set_7Segment_2+0x330>)
 8001830:	f001 f907 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800183a:	4821      	ldr	r0, [pc, #132]	; (80018c0 <set_7Segment_2+0x330>)
 800183c:	f001 f901 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 8001840:	2200      	movs	r2, #0
 8001842:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001846:	481e      	ldr	r0, [pc, #120]	; (80018c0 <set_7Segment_2+0x330>)
 8001848:	f001 f8fb 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001852:	481b      	ldr	r0, [pc, #108]	; (80018c0 <set_7Segment_2+0x330>)
 8001854:	f001 f8f5 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001858:	2200      	movs	r2, #0
 800185a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800185e:	4818      	ldr	r0, [pc, #96]	; (80018c0 <set_7Segment_2+0x330>)
 8001860:	f001 f8ef 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001864:	e085      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 7:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	f44f 7100 	mov.w	r1, #512	; 0x200
 800186c:	4814      	ldr	r0, [pc, #80]	; (80018c0 <set_7Segment_2+0x330>)
 800186e:	f001 f8e8 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001878:	4811      	ldr	r0, [pc, #68]	; (80018c0 <set_7Segment_2+0x330>)
 800187a:	f001 f8e2 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001884:	480e      	ldr	r0, [pc, #56]	; (80018c0 <set_7Segment_2+0x330>)
 8001886:	f001 f8dc 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 800188a:	2201      	movs	r2, #1
 800188c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001890:	480b      	ldr	r0, [pc, #44]	; (80018c0 <set_7Segment_2+0x330>)
 8001892:	f001 f8d6 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001896:	2201      	movs	r2, #1
 8001898:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800189c:	4808      	ldr	r0, [pc, #32]	; (80018c0 <set_7Segment_2+0x330>)
 800189e:	f001 f8d0 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 80018a2:	2201      	movs	r2, #1
 80018a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018a8:	4805      	ldr	r0, [pc, #20]	; (80018c0 <set_7Segment_2+0x330>)
 80018aa:	f001 f8ca 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 80018ae:	2201      	movs	r2, #1
 80018b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <set_7Segment_2+0x330>)
 80018b6:	f001 f8c4 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 80018ba:	e05a      	b.n	8001972 <set_7Segment_2+0x3e2>
 80018bc:	40010800 	.word	0x40010800
 80018c0:	40010c00 	.word	0x40010c00
		case 8:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 80018c4:	2200      	movs	r2, #0
 80018c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ca:	482c      	ldr	r0, [pc, #176]	; (800197c <set_7Segment_2+0x3ec>)
 80018cc:	f001 f8b9 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d6:	4829      	ldr	r0, [pc, #164]	; (800197c <set_7Segment_2+0x3ec>)
 80018d8:	f001 f8b3 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80018dc:	2200      	movs	r2, #0
 80018de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018e2:	4826      	ldr	r0, [pc, #152]	; (800197c <set_7Segment_2+0x3ec>)
 80018e4:	f001 f8ad 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80018e8:	2200      	movs	r2, #0
 80018ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ee:	4823      	ldr	r0, [pc, #140]	; (800197c <set_7Segment_2+0x3ec>)
 80018f0:	f001 f8a7 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 80018f4:	2200      	movs	r2, #0
 80018f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018fa:	4820      	ldr	r0, [pc, #128]	; (800197c <set_7Segment_2+0x3ec>)
 80018fc:	f001 f8a1 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001900:	2200      	movs	r2, #0
 8001902:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001906:	481d      	ldr	r0, [pc, #116]	; (800197c <set_7Segment_2+0x3ec>)
 8001908:	f001 f89b 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001912:	481a      	ldr	r0, [pc, #104]	; (800197c <set_7Segment_2+0x3ec>)
 8001914:	f001 f895 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001918:	e02b      	b.n	8001972 <set_7Segment_2+0x3e2>
		case 9:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001920:	4816      	ldr	r0, [pc, #88]	; (800197c <set_7Segment_2+0x3ec>)
 8001922:	f001 f88e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800192c:	4813      	ldr	r0, [pc, #76]	; (800197c <set_7Segment_2+0x3ec>)
 800192e:	f001 f888 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001938:	4810      	ldr	r0, [pc, #64]	; (800197c <set_7Segment_2+0x3ec>)
 800193a:	f001 f882 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001944:	480d      	ldr	r0, [pc, #52]	; (800197c <set_7Segment_2+0x3ec>)
 8001946:	f001 f87c 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 800194a:	2201      	movs	r2, #1
 800194c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001950:	480a      	ldr	r0, [pc, #40]	; (800197c <set_7Segment_2+0x3ec>)
 8001952:	f001 f876 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800195c:	4807      	ldr	r0, [pc, #28]	; (800197c <set_7Segment_2+0x3ec>)
 800195e:	f001 f870 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001962:	2200      	movs	r2, #0
 8001964:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001968:	4804      	ldr	r0, [pc, #16]	; (800197c <set_7Segment_2+0x3ec>)
 800196a:	f001 f86a 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 800196e:	e000      	b.n	8001972 <set_7Segment_2+0x3e2>
		default:
			break;
 8001970:	bf00      	nop
	}
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40010c00 	.word	0x40010c00

08001980 <set_7Segment_1>:
void set_7Segment_1(int led,int duration)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	if(led ==0){
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d10b      	bne.n	80019a8 <set_7Segment_1+0x28>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001996:	48d0      	ldr	r0, [pc, #832]	; (8001cd8 <set_7Segment_1+0x358>)
 8001998:	f001 f853 	bl	8002a42 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019a2:	48cd      	ldr	r0, [pc, #820]	; (8001cd8 <set_7Segment_1+0x358>)
 80019a4:	f001 f84d 	bl	8002a42 <HAL_GPIO_WritePin>
	}
	if(led ==1){
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d10b      	bne.n	80019c6 <set_7Segment_1+0x46>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019b4:	48c8      	ldr	r0, [pc, #800]	; (8001cd8 <set_7Segment_1+0x358>)
 80019b6:	f001 f844 	bl	8002a42 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019c0:	48c5      	ldr	r0, [pc, #788]	; (8001cd8 <set_7Segment_1+0x358>)
 80019c2:	f001 f83e 	bl	8002a42 <HAL_GPIO_WritePin>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	2b09      	cmp	r3, #9
 80019ca:	f200 817f 	bhi.w	8001ccc <set_7Segment_1+0x34c>
 80019ce:	a201      	add	r2, pc, #4	; (adr r2, 80019d4 <set_7Segment_1+0x54>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	080019fd 	.word	0x080019fd
 80019d8:	08001a45 	.word	0x08001a45
 80019dc:	08001a8d 	.word	0x08001a8d
 80019e0:	08001ad5 	.word	0x08001ad5
 80019e4:	08001b1d 	.word	0x08001b1d
 80019e8:	08001b65 	.word	0x08001b65
 80019ec:	08001bad 	.word	0x08001bad
 80019f0:	08001bf5 	.word	0x08001bf5
 80019f4:	08001c3d 	.word	0x08001c3d
 80019f8:	08001c85 	.word	0x08001c85
	}
	switch(duration){
		case 0:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2101      	movs	r1, #1
 8001a00:	48b6      	ldr	r0, [pc, #728]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a02:	f001 f81e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2102      	movs	r1, #2
 8001a0a:	48b4      	ldr	r0, [pc, #720]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a0c:	f001 f819 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2104      	movs	r1, #4
 8001a14:	48b1      	ldr	r0, [pc, #708]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a16:	f001 f814 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2108      	movs	r1, #8
 8001a1e:	48af      	ldr	r0, [pc, #700]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a20:	f001 f80f 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2110      	movs	r1, #16
 8001a28:	48ac      	ldr	r0, [pc, #688]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a2a:	f001 f80a 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2120      	movs	r1, #32
 8001a32:	48aa      	ldr	r0, [pc, #680]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a34:	f001 f805 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2140      	movs	r1, #64	; 0x40
 8001a3c:	48a7      	ldr	r0, [pc, #668]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a3e:	f001 f800 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001a42:	e144      	b.n	8001cce <set_7Segment_1+0x34e>
		case 1:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 1);
 8001a44:	2201      	movs	r2, #1
 8001a46:	2101      	movs	r1, #1
 8001a48:	48a4      	ldr	r0, [pc, #656]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a4a:	f000 fffa 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2102      	movs	r1, #2
 8001a52:	48a2      	ldr	r0, [pc, #648]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a54:	f000 fff5 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2104      	movs	r1, #4
 8001a5c:	489f      	ldr	r0, [pc, #636]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a5e:	f000 fff0 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001a62:	2201      	movs	r2, #1
 8001a64:	2108      	movs	r1, #8
 8001a66:	489d      	ldr	r0, [pc, #628]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a68:	f000 ffeb 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2110      	movs	r1, #16
 8001a70:	489a      	ldr	r0, [pc, #616]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a72:	f000 ffe6 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001a76:	2201      	movs	r2, #1
 8001a78:	2120      	movs	r1, #32
 8001a7a:	4898      	ldr	r0, [pc, #608]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a7c:	f000 ffe1 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001a80:	2201      	movs	r2, #1
 8001a82:	2140      	movs	r1, #64	; 0x40
 8001a84:	4895      	ldr	r0, [pc, #596]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a86:	f000 ffdc 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001a8a:	e120      	b.n	8001cce <set_7Segment_1+0x34e>
		case 2:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2101      	movs	r1, #1
 8001a90:	4892      	ldr	r0, [pc, #584]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a92:	f000 ffd6 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2102      	movs	r1, #2
 8001a9a:	4890      	ldr	r0, [pc, #576]	; (8001cdc <set_7Segment_1+0x35c>)
 8001a9c:	f000 ffd1 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 1);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	488d      	ldr	r0, [pc, #564]	; (8001cdc <set_7Segment_1+0x35c>)
 8001aa6:	f000 ffcc 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2108      	movs	r1, #8
 8001aae:	488b      	ldr	r0, [pc, #556]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ab0:	f000 ffc7 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2110      	movs	r1, #16
 8001ab8:	4888      	ldr	r0, [pc, #544]	; (8001cdc <set_7Segment_1+0x35c>)
 8001aba:	f000 ffc2 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2120      	movs	r1, #32
 8001ac2:	4886      	ldr	r0, [pc, #536]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ac4:	f000 ffbd 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2140      	movs	r1, #64	; 0x40
 8001acc:	4883      	ldr	r0, [pc, #524]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ace:	f000 ffb8 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001ad2:	e0fc      	b.n	8001cce <set_7Segment_1+0x34e>
		case 3:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4880      	ldr	r0, [pc, #512]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ada:	f000 ffb2 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	487e      	ldr	r0, [pc, #504]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ae4:	f000 ffad 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2104      	movs	r1, #4
 8001aec:	487b      	ldr	r0, [pc, #492]	; (8001cdc <set_7Segment_1+0x35c>)
 8001aee:	f000 ffa8 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2108      	movs	r1, #8
 8001af6:	4879      	ldr	r0, [pc, #484]	; (8001cdc <set_7Segment_1+0x35c>)
 8001af8:	f000 ffa3 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001afc:	2201      	movs	r2, #1
 8001afe:	2110      	movs	r1, #16
 8001b00:	4876      	ldr	r0, [pc, #472]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b02:	f000 ff9e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2120      	movs	r1, #32
 8001b0a:	4874      	ldr	r0, [pc, #464]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b0c:	f000 ff99 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001b10:	2200      	movs	r2, #0
 8001b12:	2140      	movs	r1, #64	; 0x40
 8001b14:	4871      	ldr	r0, [pc, #452]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b16:	f000 ff94 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001b1a:	e0d8      	b.n	8001cce <set_7Segment_1+0x34e>
		case 4:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 1);
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	2101      	movs	r1, #1
 8001b20:	486e      	ldr	r0, [pc, #440]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b22:	f000 ff8e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2102      	movs	r1, #2
 8001b2a:	486c      	ldr	r0, [pc, #432]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b2c:	f000 ff89 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2104      	movs	r1, #4
 8001b34:	4869      	ldr	r0, [pc, #420]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b36:	f000 ff84 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2108      	movs	r1, #8
 8001b3e:	4867      	ldr	r0, [pc, #412]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b40:	f000 ff7f 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001b44:	2201      	movs	r2, #1
 8001b46:	2110      	movs	r1, #16
 8001b48:	4864      	ldr	r0, [pc, #400]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b4a:	f000 ff7a 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2120      	movs	r1, #32
 8001b52:	4862      	ldr	r0, [pc, #392]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b54:	f000 ff75 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2140      	movs	r1, #64	; 0x40
 8001b5c:	485f      	ldr	r0, [pc, #380]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b5e:	f000 ff70 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001b62:	e0b4      	b.n	8001cce <set_7Segment_1+0x34e>
		case 5:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001b64:	2200      	movs	r2, #0
 8001b66:	2101      	movs	r1, #1
 8001b68:	485c      	ldr	r0, [pc, #368]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b6a:	f000 ff6a 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 1);
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2102      	movs	r1, #2
 8001b72:	485a      	ldr	r0, [pc, #360]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b74:	f000 ff65 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2104      	movs	r1, #4
 8001b7c:	4857      	ldr	r0, [pc, #348]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b7e:	f000 ff60 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2108      	movs	r1, #8
 8001b86:	4855      	ldr	r0, [pc, #340]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b88:	f000 ff5b 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2110      	movs	r1, #16
 8001b90:	4852      	ldr	r0, [pc, #328]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b92:	f000 ff56 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2120      	movs	r1, #32
 8001b9a:	4850      	ldr	r0, [pc, #320]	; (8001cdc <set_7Segment_1+0x35c>)
 8001b9c:	f000 ff51 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2140      	movs	r1, #64	; 0x40
 8001ba4:	484d      	ldr	r0, [pc, #308]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ba6:	f000 ff4c 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001baa:	e090      	b.n	8001cce <set_7Segment_1+0x34e>
		case 6:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2101      	movs	r1, #1
 8001bb0:	484a      	ldr	r0, [pc, #296]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bb2:	f000 ff46 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 1);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	2102      	movs	r1, #2
 8001bba:	4848      	ldr	r0, [pc, #288]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bbc:	f000 ff41 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	4845      	ldr	r0, [pc, #276]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bc6:	f000 ff3c 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2108      	movs	r1, #8
 8001bce:	4843      	ldr	r0, [pc, #268]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bd0:	f000 ff37 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2110      	movs	r1, #16
 8001bd8:	4840      	ldr	r0, [pc, #256]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bda:	f000 ff32 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2120      	movs	r1, #32
 8001be2:	483e      	ldr	r0, [pc, #248]	; (8001cdc <set_7Segment_1+0x35c>)
 8001be4:	f000 ff2d 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2140      	movs	r1, #64	; 0x40
 8001bec:	483b      	ldr	r0, [pc, #236]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bee:	f000 ff28 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001bf2:	e06c      	b.n	8001cce <set_7Segment_1+0x34e>
		case 7:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	4838      	ldr	r0, [pc, #224]	; (8001cdc <set_7Segment_1+0x35c>)
 8001bfa:	f000 ff22 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2102      	movs	r1, #2
 8001c02:	4836      	ldr	r0, [pc, #216]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c04:	f000 ff1d 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	4833      	ldr	r0, [pc, #204]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c0e:	f000 ff18 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001c12:	2201      	movs	r2, #1
 8001c14:	2108      	movs	r1, #8
 8001c16:	4831      	ldr	r0, [pc, #196]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c18:	f000 ff13 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2110      	movs	r1, #16
 8001c20:	482e      	ldr	r0, [pc, #184]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c22:	f000 ff0e 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001c26:	2201      	movs	r2, #1
 8001c28:	2120      	movs	r1, #32
 8001c2a:	482c      	ldr	r0, [pc, #176]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c2c:	f000 ff09 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001c30:	2201      	movs	r2, #1
 8001c32:	2140      	movs	r1, #64	; 0x40
 8001c34:	4829      	ldr	r0, [pc, #164]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c36:	f000 ff04 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001c3a:	e048      	b.n	8001cce <set_7Segment_1+0x34e>
		case 8:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2101      	movs	r1, #1
 8001c40:	4826      	ldr	r0, [pc, #152]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c42:	f000 fefe 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2102      	movs	r1, #2
 8001c4a:	4824      	ldr	r0, [pc, #144]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c4c:	f000 fef9 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001c50:	2200      	movs	r2, #0
 8001c52:	2104      	movs	r1, #4
 8001c54:	4821      	ldr	r0, [pc, #132]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c56:	f000 fef4 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2108      	movs	r1, #8
 8001c5e:	481f      	ldr	r0, [pc, #124]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c60:	f000 feef 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2110      	movs	r1, #16
 8001c68:	481c      	ldr	r0, [pc, #112]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c6a:	f000 feea 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2120      	movs	r1, #32
 8001c72:	481a      	ldr	r0, [pc, #104]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c74:	f000 fee5 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	4817      	ldr	r0, [pc, #92]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c7e:	f000 fee0 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001c82:	e024      	b.n	8001cce <set_7Segment_1+0x34e>
		case 9:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2101      	movs	r1, #1
 8001c88:	4814      	ldr	r0, [pc, #80]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c8a:	f000 feda 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2102      	movs	r1, #2
 8001c92:	4812      	ldr	r0, [pc, #72]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c94:	f000 fed5 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	480f      	ldr	r0, [pc, #60]	; (8001cdc <set_7Segment_1+0x35c>)
 8001c9e:	f000 fed0 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2108      	movs	r1, #8
 8001ca6:	480d      	ldr	r0, [pc, #52]	; (8001cdc <set_7Segment_1+0x35c>)
 8001ca8:	f000 fecb 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001cac:	2201      	movs	r2, #1
 8001cae:	2110      	movs	r1, #16
 8001cb0:	480a      	ldr	r0, [pc, #40]	; (8001cdc <set_7Segment_1+0x35c>)
 8001cb2:	f000 fec6 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2120      	movs	r1, #32
 8001cba:	4808      	ldr	r0, [pc, #32]	; (8001cdc <set_7Segment_1+0x35c>)
 8001cbc:	f000 fec1 	bl	8002a42 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2140      	movs	r1, #64	; 0x40
 8001cc4:	4805      	ldr	r0, [pc, #20]	; (8001cdc <set_7Segment_1+0x35c>)
 8001cc6:	f000 febc 	bl	8002a42 <HAL_GPIO_WritePin>
			break;
 8001cca:	e000      	b.n	8001cce <set_7Segment_1+0x34e>
		default:
			break;
 8001ccc:	bf00      	nop
	}
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40010800 	.word	0x40010800
 8001cdc:	40010c00 	.word	0x40010c00

08001ce0 <set_red>:
void set_red()
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	2120      	movs	r1, #32
 8001ce8:	4807      	ldr	r0, [pc, #28]	; (8001d08 <set_red+0x28>)
 8001cea:	f000 feaa 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2180      	movs	r1, #128	; 0x80
 8001cf2:	4805      	ldr	r0, [pc, #20]	; (8001d08 <set_red+0x28>)
 8001cf4:	f000 fea5 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2140      	movs	r1, #64	; 0x40
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <set_red+0x28>)
 8001cfe:	f000 fea0 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40010800 	.word	0x40010800

08001d0c <set_green>:
void set_green()
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2120      	movs	r1, #32
 8001d14:	4807      	ldr	r0, [pc, #28]	; (8001d34 <set_green+0x28>)
 8001d16:	f000 fe94 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	2180      	movs	r1, #128	; 0x80
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <set_green+0x28>)
 8001d20:	f000 fe8f 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2140      	movs	r1, #64	; 0x40
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <set_green+0x28>)
 8001d2a:	f000 fe8a 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40010800 	.word	0x40010800

08001d38 <set_yellow>:
void set_yellow()
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2120      	movs	r1, #32
 8001d40:	4807      	ldr	r0, [pc, #28]	; (8001d60 <set_yellow+0x28>)
 8001d42:	f000 fe7e 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2180      	movs	r1, #128	; 0x80
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <set_yellow+0x28>)
 8001d4c:	f000 fe79 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 1);
 8001d50:	2201      	movs	r2, #1
 8001d52:	2140      	movs	r1, #64	; 0x40
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <set_yellow+0x28>)
 8001d56:	f000 fe74 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40010800 	.word	0x40010800

08001d64 <set_red_follow>:
void set_red_follow()
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	2108      	movs	r1, #8
 8001d6c:	4807      	ldr	r0, [pc, #28]	; (8001d8c <set_red_follow+0x28>)
 8001d6e:	f000 fe68 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d78:	4804      	ldr	r0, [pc, #16]	; (8001d8c <set_red_follow+0x28>)
 8001d7a:	f000 fe62 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2110      	movs	r1, #16
 8001d82:	4802      	ldr	r0, [pc, #8]	; (8001d8c <set_red_follow+0x28>)
 8001d84:	f000 fe5d 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40010800 	.word	0x40010800

08001d90 <set_green_follow>:
void set_green_follow()
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2108      	movs	r1, #8
 8001d98:	4807      	ldr	r0, [pc, #28]	; (8001db8 <set_green_follow+0x28>)
 8001d9a:	f000 fe52 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001da4:	4804      	ldr	r0, [pc, #16]	; (8001db8 <set_green_follow+0x28>)
 8001da6:	f000 fe4c 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2110      	movs	r1, #16
 8001dae:	4802      	ldr	r0, [pc, #8]	; (8001db8 <set_green_follow+0x28>)
 8001db0:	f000 fe47 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40010800 	.word	0x40010800

08001dbc <set_yellow_follow>:
void set_yellow_follow()
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2108      	movs	r1, #8
 8001dc4:	4807      	ldr	r0, [pc, #28]	; (8001de4 <set_yellow_follow+0x28>)
 8001dc6:	f000 fe3c 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd0:	4804      	ldr	r0, [pc, #16]	; (8001de4 <set_yellow_follow+0x28>)
 8001dd2:	f000 fe36 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2110      	movs	r1, #16
 8001dda:	4802      	ldr	r0, [pc, #8]	; (8001de4 <set_yellow_follow+0x28>)
 8001ddc:	f000 fe31 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40010800 	.word	0x40010800

08001de8 <set_autoAjust_red>:
void set_autoAjust_red(int duration)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	yellow_duration = (float)duration/5*2;
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7fe fa65 	bl	80002c0 <__aeabi_i2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4913      	ldr	r1, [pc, #76]	; (8001e48 <set_autoAjust_red+0x60>)
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fb68 	bl	80004d0 <__aeabi_fdiv>
 8001e00:	4603      	mov	r3, r0
 8001e02:	4619      	mov	r1, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe f9a7 	bl	8000158 <__addsf3>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <set_autoAjust_red+0x64>)
 8001e10:	601a      	str	r2, [r3, #0]
	green_duration = (float)duration/5*3;
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7fe fa54 	bl	80002c0 <__aeabi_i2f>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	490b      	ldr	r1, [pc, #44]	; (8001e48 <set_autoAjust_red+0x60>)
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe fb57 	bl	80004d0 <__aeabi_fdiv>
 8001e22:	4603      	mov	r3, r0
 8001e24:	490a      	ldr	r1, [pc, #40]	; (8001e50 <set_autoAjust_red+0x68>)
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fa9e 	bl	8000368 <__aeabi_fmul>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <set_autoAjust_red+0x6c>)
 8001e32:	601a      	str	r2, [r3, #0]
	red_duration = (float)duration;
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7fe fa43 	bl	80002c0 <__aeabi_i2f>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4a06      	ldr	r2, [pc, #24]	; (8001e58 <set_autoAjust_red+0x70>)
 8001e3e:	6013      	str	r3, [r2, #0]
}
 8001e40:	bf00      	nop
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40a00000 	.word	0x40a00000
 8001e4c:	2000002c 	.word	0x2000002c
 8001e50:	40400000 	.word	0x40400000
 8001e54:	20000028 	.word	0x20000028
 8001e58:	20000024 	.word	0x20000024

08001e5c <set_autoAjust_yellow>:
void set_autoAjust_yellow(int duration)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	red_duration =  (float)duration/2*5;
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7fe fa2b 	bl	80002c0 <__aeabi_i2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb2d 	bl	80004d0 <__aeabi_fdiv>
 8001e76:	4603      	mov	r3, r0
 8001e78:	4911      	ldr	r1, [pc, #68]	; (8001ec0 <set_autoAjust_yellow+0x64>)
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fa74 	bl	8000368 <__aeabi_fmul>
 8001e80:	4603      	mov	r3, r0
 8001e82:	461a      	mov	r2, r3
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <set_autoAjust_yellow+0x68>)
 8001e86:	601a      	str	r2, [r3, #0]
	green_duration =(float)duration/2*3;
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7fe fa19 	bl	80002c0 <__aeabi_i2f>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb1b 	bl	80004d0 <__aeabi_fdiv>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	490a      	ldr	r1, [pc, #40]	; (8001ec8 <set_autoAjust_yellow+0x6c>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7fe fa62 	bl	8000368 <__aeabi_fmul>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <set_autoAjust_yellow+0x70>)
 8001eaa:	601a      	str	r2, [r3, #0]
	yellow_duration = (float)duration;
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7fe fa07 	bl	80002c0 <__aeabi_i2f>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4a06      	ldr	r2, [pc, #24]	; (8001ed0 <set_autoAjust_yellow+0x74>)
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40a00000 	.word	0x40a00000
 8001ec4:	20000024 	.word	0x20000024
 8001ec8:	40400000 	.word	0x40400000
 8001ecc:	20000028 	.word	0x20000028
 8001ed0:	2000002c 	.word	0x2000002c

08001ed4 <set_autoAjust_green>:
void set_autoAjust_green(int duration)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	red_duration = (float)duration/3*5;
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7fe f9ef 	bl	80002c0 <__aeabi_i2f>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4913      	ldr	r1, [pc, #76]	; (8001f34 <set_autoAjust_green+0x60>)
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe faf2 	bl	80004d0 <__aeabi_fdiv>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4912      	ldr	r1, [pc, #72]	; (8001f38 <set_autoAjust_green+0x64>)
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fa39 	bl	8000368 <__aeabi_fmul>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <set_autoAjust_green+0x68>)
 8001efc:	601a      	str	r2, [r3, #0]
	yellow_duration = (float)duration/3*2;
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7fe f9de 	bl	80002c0 <__aeabi_i2f>
 8001f04:	4603      	mov	r3, r0
 8001f06:	490b      	ldr	r1, [pc, #44]	; (8001f34 <set_autoAjust_green+0x60>)
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fae1 	bl	80004d0 <__aeabi_fdiv>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4619      	mov	r1, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe f920 	bl	8000158 <__addsf3>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <set_autoAjust_green+0x6c>)
 8001f1e:	601a      	str	r2, [r3, #0]
	green_duration = (float)duration;
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7fe f9cd 	bl	80002c0 <__aeabi_i2f>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4a06      	ldr	r2, [pc, #24]	; (8001f44 <set_autoAjust_green+0x70>)
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40400000 	.word	0x40400000
 8001f38:	40a00000 	.word	0x40a00000
 8001f3c:	20000024 	.word	0x20000024
 8001f40:	2000002c 	.word	0x2000002c
 8001f44:	20000028 	.word	0x20000028

08001f48 <clear>:

void clear()
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2120      	movs	r1, #32
 8001f50:	4807      	ldr	r0, [pc, #28]	; (8001f70 <clear+0x28>)
 8001f52:	f000 fd76 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2180      	movs	r1, #128	; 0x80
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <clear+0x28>)
 8001f5c:	f000 fd71 	bl	8002a42 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001f60:	2200      	movs	r2, #0
 8001f62:	2140      	movs	r1, #64	; 0x40
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <clear+0x28>)
 8001f66:	f000 fd6c 	bl	8002a42 <HAL_GPIO_WritePin>
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40010800 	.word	0x40010800

08001f74 <set_7segled_mode>:

void set_7segled_mode(int mode)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	f200 80b5 	bhi.w	80020f0 <set_7segled_mode+0x17c>
 8001f86:	a201      	add	r2, pc, #4	; (adr r2, 8001f8c <set_7segled_mode+0x18>)
 8001f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f8c:	08001f9d 	.word	0x08001f9d
 8001f90:	08001ff5 	.word	0x08001ff5
 8001f94:	08002049 	.word	0x08002049
 8001f98:	0800209d 	.word	0x0800209d
	switch(mode){
	case 1:
		if(timer5_flag==1 && led==0){
 8001f9c:	4b5b      	ldr	r3, [pc, #364]	; (800210c <set_7segled_mode+0x198>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d110      	bne.n	8001fc6 <set_7segled_mode+0x52>
 8001fa4:	4b5a      	ldr	r3, [pc, #360]	; (8002110 <set_7segled_mode+0x19c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10c      	bne.n	8001fc6 <set_7segled_mode+0x52>
			set_7Segment_1(led, 0);
 8001fac:	4b58      	ldr	r3, [pc, #352]	; (8002110 <set_7segled_mode+0x19c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fce4 	bl	8001980 <set_7Segment_1>
			led=1;
 8001fb8:	4b55      	ldr	r3, [pc, #340]	; (8002110 <set_7segled_mode+0x19c>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8001fbe:	2032      	movs	r0, #50	; 0x32
 8001fc0:	f000 f8f8 	bl	80021b4 <set_Timer5>
			set_7Segment_1(led, 1);
			led=0;
			set_Timer5(50);
		}

		break;
 8001fc4:	e096      	b.n	80020f4 <set_7segled_mode+0x180>
		else if(timer5_flag==1 && led==1){
 8001fc6:	4b51      	ldr	r3, [pc, #324]	; (800210c <set_7segled_mode+0x198>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	f040 8092 	bne.w	80020f4 <set_7segled_mode+0x180>
 8001fd0:	4b4f      	ldr	r3, [pc, #316]	; (8002110 <set_7segled_mode+0x19c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	f040 808d 	bne.w	80020f4 <set_7segled_mode+0x180>
			set_7Segment_1(led, 1);
 8001fda:	4b4d      	ldr	r3, [pc, #308]	; (8002110 <set_7segled_mode+0x19c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fccd 	bl	8001980 <set_7Segment_1>
			led=0;
 8001fe6:	4b4a      	ldr	r3, [pc, #296]	; (8002110 <set_7segled_mode+0x19c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8001fec:	2032      	movs	r0, #50	; 0x32
 8001fee:	f000 f8e1 	bl	80021b4 <set_Timer5>
		break;
 8001ff2:	e07f      	b.n	80020f4 <set_7segled_mode+0x180>
	case 2:
		if(timer5_flag==1 && led==0){
 8001ff4:	4b45      	ldr	r3, [pc, #276]	; (800210c <set_7segled_mode+0x198>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d110      	bne.n	800201e <set_7segled_mode+0xaa>
 8001ffc:	4b44      	ldr	r3, [pc, #272]	; (8002110 <set_7segled_mode+0x19c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10c      	bne.n	800201e <set_7segled_mode+0xaa>
			set_7Segment_1(led, 0);
 8002004:	4b42      	ldr	r3, [pc, #264]	; (8002110 <set_7segled_mode+0x19c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fcb8 	bl	8001980 <set_7Segment_1>
			led=1;
 8002010:	4b3f      	ldr	r3, [pc, #252]	; (8002110 <set_7segled_mode+0x19c>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002016:	2032      	movs	r0, #50	; 0x32
 8002018:	f000 f8cc 	bl	80021b4 <set_Timer5>
		else if(timer5_flag==1 && led==1){
			set_7Segment_1(led, 2);
			led=0;
			set_Timer5(50);
		}
		break;
 800201c:	e06c      	b.n	80020f8 <set_7segled_mode+0x184>
		else if(timer5_flag==1 && led==1){
 800201e:	4b3b      	ldr	r3, [pc, #236]	; (800210c <set_7segled_mode+0x198>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d168      	bne.n	80020f8 <set_7segled_mode+0x184>
 8002026:	4b3a      	ldr	r3, [pc, #232]	; (8002110 <set_7segled_mode+0x19c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d164      	bne.n	80020f8 <set_7segled_mode+0x184>
			set_7Segment_1(led, 2);
 800202e:	4b38      	ldr	r3, [pc, #224]	; (8002110 <set_7segled_mode+0x19c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2102      	movs	r1, #2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff fca3 	bl	8001980 <set_7Segment_1>
			led=0;
 800203a:	4b35      	ldr	r3, [pc, #212]	; (8002110 <set_7segled_mode+0x19c>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002040:	2032      	movs	r0, #50	; 0x32
 8002042:	f000 f8b7 	bl	80021b4 <set_Timer5>
		break;
 8002046:	e057      	b.n	80020f8 <set_7segled_mode+0x184>
	case 3:
		if(timer5_flag==1 && led==0){
 8002048:	4b30      	ldr	r3, [pc, #192]	; (800210c <set_7segled_mode+0x198>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d110      	bne.n	8002072 <set_7segled_mode+0xfe>
 8002050:	4b2f      	ldr	r3, [pc, #188]	; (8002110 <set_7segled_mode+0x19c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10c      	bne.n	8002072 <set_7segled_mode+0xfe>
			set_7Segment_1(led, 0);
 8002058:	4b2d      	ldr	r3, [pc, #180]	; (8002110 <set_7segled_mode+0x19c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2100      	movs	r1, #0
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fc8e 	bl	8001980 <set_7Segment_1>
			led=1;
 8002064:	4b2a      	ldr	r3, [pc, #168]	; (8002110 <set_7segled_mode+0x19c>)
 8002066:	2201      	movs	r2, #1
 8002068:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 800206a:	2032      	movs	r0, #50	; 0x32
 800206c:	f000 f8a2 	bl	80021b4 <set_Timer5>
		else if(timer5_flag==1 && led==1){
			set_7Segment_1(led, 3);
			led=0;
			set_Timer5(50);
		}
		break;
 8002070:	e044      	b.n	80020fc <set_7segled_mode+0x188>
		else if(timer5_flag==1 && led==1){
 8002072:	4b26      	ldr	r3, [pc, #152]	; (800210c <set_7segled_mode+0x198>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d140      	bne.n	80020fc <set_7segled_mode+0x188>
 800207a:	4b25      	ldr	r3, [pc, #148]	; (8002110 <set_7segled_mode+0x19c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d13c      	bne.n	80020fc <set_7segled_mode+0x188>
			set_7Segment_1(led, 3);
 8002082:	4b23      	ldr	r3, [pc, #140]	; (8002110 <set_7segled_mode+0x19c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2103      	movs	r1, #3
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fc79 	bl	8001980 <set_7Segment_1>
			led=0;
 800208e:	4b20      	ldr	r3, [pc, #128]	; (8002110 <set_7segled_mode+0x19c>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002094:	2032      	movs	r0, #50	; 0x32
 8002096:	f000 f88d 	bl	80021b4 <set_Timer5>
		break;
 800209a:	e02f      	b.n	80020fc <set_7segled_mode+0x188>
	case 4:
		if(timer5_flag==1 && led==0){
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <set_7segled_mode+0x198>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d110      	bne.n	80020c6 <set_7segled_mode+0x152>
 80020a4:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <set_7segled_mode+0x19c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10c      	bne.n	80020c6 <set_7segled_mode+0x152>
			set_7Segment_1(led, 0);
 80020ac:	4b18      	ldr	r3, [pc, #96]	; (8002110 <set_7segled_mode+0x19c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2100      	movs	r1, #0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff fc64 	bl	8001980 <set_7Segment_1>
			led=1;
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <set_7segled_mode+0x19c>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 80020be:	2032      	movs	r0, #50	; 0x32
 80020c0:	f000 f878 	bl	80021b4 <set_Timer5>
		else if(timer5_flag==1 && led==1){
			set_7Segment_1(led, 4);
			led=0;
			set_Timer5(50);
		}
		break;
 80020c4:	e01c      	b.n	8002100 <set_7segled_mode+0x18c>
		else if(timer5_flag==1 && led==1){
 80020c6:	4b11      	ldr	r3, [pc, #68]	; (800210c <set_7segled_mode+0x198>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d118      	bne.n	8002100 <set_7segled_mode+0x18c>
 80020ce:	4b10      	ldr	r3, [pc, #64]	; (8002110 <set_7segled_mode+0x19c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d114      	bne.n	8002100 <set_7segled_mode+0x18c>
			set_7Segment_1(led, 4);
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <set_7segled_mode+0x19c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2104      	movs	r1, #4
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff fc4f 	bl	8001980 <set_7Segment_1>
			led=0;
 80020e2:	4b0b      	ldr	r3, [pc, #44]	; (8002110 <set_7segled_mode+0x19c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 80020e8:	2032      	movs	r0, #50	; 0x32
 80020ea:	f000 f863 	bl	80021b4 <set_Timer5>
		break;
 80020ee:	e007      	b.n	8002100 <set_7segled_mode+0x18c>
	default:
		break;
 80020f0:	bf00      	nop
 80020f2:	e006      	b.n	8002102 <set_7segled_mode+0x18e>
		break;
 80020f4:	bf00      	nop
 80020f6:	e004      	b.n	8002102 <set_7segled_mode+0x18e>
		break;
 80020f8:	bf00      	nop
 80020fa:	e002      	b.n	8002102 <set_7segled_mode+0x18e>
		break;
 80020fc:	bf00      	nop
 80020fe:	e000      	b.n	8002102 <set_7segled_mode+0x18e>
		break;
 8002100:	bf00      	nop
	}
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000030 	.word	0x20000030
 8002110:	2000006c 	.word	0x2000006c

08002114 <set_Timer1>:
int timer5_counter =0;
int timer6_flag = 0;
int timer6_counter =0;

void set_Timer1(int duration)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	timer1_counter =duration;
 800211c:	4a05      	ldr	r2, [pc, #20]	; (8002134 <set_Timer1+0x20>)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6013      	str	r3, [r2, #0]
	timer1_flag =0;
 8002122:	4b05      	ldr	r3, [pc, #20]	; (8002138 <set_Timer1+0x24>)
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]

}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	20000090 	.word	0x20000090
 8002138:	2000008c 	.word	0x2000008c

0800213c <set_Timer2>:
void set_Timer2(int duration)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	timer2_counter =duration;
 8002144:	4a05      	ldr	r2, [pc, #20]	; (800215c <set_Timer2+0x20>)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6013      	str	r3, [r2, #0]
	timer2_flag =0;
 800214a:	4b05      	ldr	r3, [pc, #20]	; (8002160 <set_Timer2+0x24>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	20000098 	.word	0x20000098
 8002160:	20000094 	.word	0x20000094

08002164 <set_Timer3>:
void set_Timer3(int duration)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
	timer3_counter =duration;
 800216c:	4a05      	ldr	r2, [pc, #20]	; (8002184 <set_Timer3+0x20>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6013      	str	r3, [r2, #0]
	timer3_flag =0;
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <set_Timer3+0x24>)
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]

}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	200000a0 	.word	0x200000a0
 8002188:	2000009c 	.word	0x2000009c

0800218c <set_Timer4>:
void set_Timer4(int duration)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	timer4_counter =duration;
 8002194:	4a05      	ldr	r2, [pc, #20]	; (80021ac <set_Timer4+0x20>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
	timer4_flag =0;
 800219a:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <set_Timer4+0x24>)
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	200000a8 	.word	0x200000a8
 80021b0:	200000a4 	.word	0x200000a4

080021b4 <set_Timer5>:
void set_Timer5(int duration)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	timer5_counter =duration;
 80021bc:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <set_Timer5+0x20>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6013      	str	r3, [r2, #0]
	timer5_flag =0;
 80021c2:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <set_Timer5+0x24>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	200000ac 	.word	0x200000ac
 80021d8:	20000030 	.word	0x20000030

080021dc <timerRun>:
	timer6_counter =duration;
	timer6_flag =0;

}
void timerRun()
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 80021e0:	4b31      	ldr	r3, [pc, #196]	; (80022a8 <timerRun+0xcc>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	dd0b      	ble.n	8002200 <timerRun+0x24>
	{
		timer1_counter--;
 80021e8:	4b2f      	ldr	r3, [pc, #188]	; (80022a8 <timerRun+0xcc>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	4a2e      	ldr	r2, [pc, #184]	; (80022a8 <timerRun+0xcc>)
 80021f0:	6013      	str	r3, [r2, #0]
		if(timer1_counter<=0)
 80021f2:	4b2d      	ldr	r3, [pc, #180]	; (80022a8 <timerRun+0xcc>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	dc02      	bgt.n	8002200 <timerRun+0x24>
		{
			timer1_flag =1;
 80021fa:	4b2c      	ldr	r3, [pc, #176]	; (80022ac <timerRun+0xd0>)
 80021fc:	2201      	movs	r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

		}
	}
	if(timer2_counter > 0)
 8002200:	4b2b      	ldr	r3, [pc, #172]	; (80022b0 <timerRun+0xd4>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	dd0b      	ble.n	8002220 <timerRun+0x44>
	{
		timer2_counter--;
 8002208:	4b29      	ldr	r3, [pc, #164]	; (80022b0 <timerRun+0xd4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3b01      	subs	r3, #1
 800220e:	4a28      	ldr	r2, [pc, #160]	; (80022b0 <timerRun+0xd4>)
 8002210:	6013      	str	r3, [r2, #0]
		if(timer2_counter<=0)
 8002212:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <timerRun+0xd4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	dc02      	bgt.n	8002220 <timerRun+0x44>
		{
			timer2_flag =1;
 800221a:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <timerRun+0xd8>)
 800221c:	2201      	movs	r2, #1
 800221e:	601a      	str	r2, [r3, #0]

		}
	}
	if(timer3_counter > 0)
 8002220:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <timerRun+0xdc>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	dd0b      	ble.n	8002240 <timerRun+0x64>
	{
		timer3_counter--;
 8002228:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <timerRun+0xdc>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	3b01      	subs	r3, #1
 800222e:	4a22      	ldr	r2, [pc, #136]	; (80022b8 <timerRun+0xdc>)
 8002230:	6013      	str	r3, [r2, #0]
		if(timer3_counter<=0)
 8002232:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <timerRun+0xdc>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	dc02      	bgt.n	8002240 <timerRun+0x64>
		{
			timer3_flag =1;
 800223a:	4b20      	ldr	r3, [pc, #128]	; (80022bc <timerRun+0xe0>)
 800223c:	2201      	movs	r2, #1
 800223e:	601a      	str	r2, [r3, #0]

		}
	}
	if(timer4_counter > 0)
 8002240:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <timerRun+0xe4>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	dd0b      	ble.n	8002260 <timerRun+0x84>
	{
		timer4_counter--;
 8002248:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <timerRun+0xe4>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3b01      	subs	r3, #1
 800224e:	4a1c      	ldr	r2, [pc, #112]	; (80022c0 <timerRun+0xe4>)
 8002250:	6013      	str	r3, [r2, #0]
		if(timer4_counter<=0)
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <timerRun+0xe4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	dc02      	bgt.n	8002260 <timerRun+0x84>
		{
			timer4_flag =1;
 800225a:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <timerRun+0xe8>)
 800225c:	2201      	movs	r2, #1
 800225e:	601a      	str	r2, [r3, #0]

		}
	}
	if(timer5_counter > 0)
 8002260:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <timerRun+0xec>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	dd0b      	ble.n	8002280 <timerRun+0xa4>
	{
		timer5_counter--;
 8002268:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <timerRun+0xec>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	3b01      	subs	r3, #1
 800226e:	4a16      	ldr	r2, [pc, #88]	; (80022c8 <timerRun+0xec>)
 8002270:	6013      	str	r3, [r2, #0]
		if(timer5_counter<=0)
 8002272:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <timerRun+0xec>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	dc02      	bgt.n	8002280 <timerRun+0xa4>
		{
			timer5_flag =1;
 800227a:	4b14      	ldr	r3, [pc, #80]	; (80022cc <timerRun+0xf0>)
 800227c:	2201      	movs	r2, #1
 800227e:	601a      	str	r2, [r3, #0]

		}
	}
	if(timer6_counter > 0)
 8002280:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <timerRun+0xf4>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	dd0b      	ble.n	80022a0 <timerRun+0xc4>
	{
		timer6_counter--;
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <timerRun+0xf4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	3b01      	subs	r3, #1
 800228e:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <timerRun+0xf4>)
 8002290:	6013      	str	r3, [r2, #0]
		if(timer6_counter<=0)
 8002292:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <timerRun+0xf4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	dc02      	bgt.n	80022a0 <timerRun+0xc4>
		{
			timer6_flag =1;
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <timerRun+0xf8>)
 800229c:	2201      	movs	r2, #1
 800229e:	601a      	str	r2, [r3, #0]

		}
	}
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	20000090 	.word	0x20000090
 80022ac:	2000008c 	.word	0x2000008c
 80022b0:	20000098 	.word	0x20000098
 80022b4:	20000094 	.word	0x20000094
 80022b8:	200000a0 	.word	0x200000a0
 80022bc:	2000009c 	.word	0x2000009c
 80022c0:	200000a8 	.word	0x200000a8
 80022c4:	200000a4 	.word	0x200000a4
 80022c8:	200000ac 	.word	0x200000ac
 80022cc:	20000030 	.word	0x20000030
 80022d0:	200000b4 	.word	0x200000b4
 80022d4:	200000b0 	.word	0x200000b0

080022d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022de:	4b15      	ldr	r3, [pc, #84]	; (8002334 <HAL_MspInit+0x5c>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	4a14      	ldr	r2, [pc, #80]	; (8002334 <HAL_MspInit+0x5c>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6193      	str	r3, [r2, #24]
 80022ea:	4b12      	ldr	r3, [pc, #72]	; (8002334 <HAL_MspInit+0x5c>)
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	60bb      	str	r3, [r7, #8]
 80022f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f6:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <HAL_MspInit+0x5c>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	4a0e      	ldr	r2, [pc, #56]	; (8002334 <HAL_MspInit+0x5c>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002300:	61d3      	str	r3, [r2, #28]
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_MspInit+0x5c>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <HAL_MspInit+0x60>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	4a04      	ldr	r2, [pc, #16]	; (8002338 <HAL_MspInit+0x60>)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr
 8002334:	40021000 	.word	0x40021000
 8002338:	40010000 	.word	0x40010000

0800233c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800234c:	d113      	bne.n	8002376 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800234e:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <HAL_TIM_Base_MspInit+0x44>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <HAL_TIM_Base_MspInit+0x44>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	61d3      	str	r3, [r2, #28]
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_TIM_Base_MspInit+0x44>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	2100      	movs	r1, #0
 800236a:	201c      	movs	r0, #28
 800236c:	f000 f9a1 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002370:	201c      	movs	r0, #28
 8002372:	f000 f9ba 	bl	80026ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40021000 	.word	0x40021000

08002384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002388:	e7fe      	b.n	8002388 <NMI_Handler+0x4>

0800238a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800238e:	e7fe      	b.n	800238e <HardFault_Handler+0x4>

08002390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002394:	e7fe      	b.n	8002394 <MemManage_Handler+0x4>

08002396 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800239a:	e7fe      	b.n	800239a <BusFault_Handler+0x4>

0800239c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a0:	e7fe      	b.n	80023a0 <UsageFault_Handler+0x4>

080023a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr

080023ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ca:	f000 f87f 	bl	80024cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <TIM2_IRQHandler+0x10>)
 80023da:	f000 ffc3 	bl	8003364 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200000b8 	.word	0x200000b8

080023e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023f4:	f7ff fff8 	bl	80023e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023f8:	480b      	ldr	r0, [pc, #44]	; (8002428 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023fa:	490c      	ldr	r1, [pc, #48]	; (800242c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023fc:	4a0c      	ldr	r2, [pc, #48]	; (8002430 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002400:	e002      	b.n	8002408 <LoopCopyDataInit>

08002402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002406:	3304      	adds	r3, #4

08002408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800240a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800240c:	d3f9      	bcc.n	8002402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800240e:	4a09      	ldr	r2, [pc, #36]	; (8002434 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002410:	4c09      	ldr	r4, [pc, #36]	; (8002438 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002414:	e001      	b.n	800241a <LoopFillZerobss>

08002416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002418:	3204      	adds	r2, #4

0800241a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800241a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800241c:	d3fb      	bcc.n	8002416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800241e:	f001 faed 	bl	80039fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002422:	f7fe ff7d 	bl	8001320 <main>
  bx lr
 8002426:	4770      	bx	lr
  ldr r0, =_sdata
 8002428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800242c:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8002430:	08003a98 	.word	0x08003a98
  ldr r2, =_sbss
 8002434:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8002438:	20000104 	.word	0x20000104

0800243c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800243c:	e7fe      	b.n	800243c <ADC1_2_IRQHandler>
	...

08002440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_Init+0x28>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a07      	ldr	r2, [pc, #28]	; (8002468 <HAL_Init+0x28>)
 800244a:	f043 0310 	orr.w	r3, r3, #16
 800244e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002450:	2003      	movs	r0, #3
 8002452:	f000 f923 	bl	800269c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002456:	200f      	movs	r0, #15
 8002458:	f000 f808 	bl	800246c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800245c:	f7ff ff3c 	bl	80022d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40022000 	.word	0x40022000

0800246c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002474:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <HAL_InitTick+0x54>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <HAL_InitTick+0x58>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	4619      	mov	r1, r3
 800247e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002482:	fbb3 f3f1 	udiv	r3, r3, r1
 8002486:	fbb2 f3f3 	udiv	r3, r2, r3
 800248a:	4618      	mov	r0, r3
 800248c:	f000 f93b 	bl	8002706 <HAL_SYSTICK_Config>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e00e      	b.n	80024b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b0f      	cmp	r3, #15
 800249e:	d80a      	bhi.n	80024b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a0:	2200      	movs	r2, #0
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f000 f903 	bl	80026b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024ac:	4a06      	ldr	r2, [pc, #24]	; (80024c8 <HAL_InitTick+0x5c>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	e000      	b.n	80024b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20000034 	.word	0x20000034
 80024c4:	2000003c 	.word	0x2000003c
 80024c8:	20000038 	.word	0x20000038

080024cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024d0:	4b05      	ldr	r3, [pc, #20]	; (80024e8 <HAL_IncTick+0x1c>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	461a      	mov	r2, r3
 80024d6:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_IncTick+0x20>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	4a03      	ldr	r2, [pc, #12]	; (80024ec <HAL_IncTick+0x20>)
 80024de:	6013      	str	r3, [r2, #0]
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	2000003c 	.word	0x2000003c
 80024ec:	20000100 	.word	0x20000100

080024f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return uwTick;
 80024f4:	4b02      	ldr	r3, [pc, #8]	; (8002500 <HAL_GetTick+0x10>)
 80024f6:	681b      	ldr	r3, [r3, #0]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	20000100 	.word	0x20000100

08002504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002514:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002520:	4013      	ands	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800252c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002536:	4a04      	ldr	r2, [pc, #16]	; (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	60d3      	str	r3, [r2, #12]
}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <__NVIC_GetPriorityGrouping+0x18>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	f003 0307 	and.w	r3, r3, #7
}
 800255a:	4618      	mov	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	2b00      	cmp	r3, #0
 8002578:	db0b      	blt.n	8002592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	f003 021f 	and.w	r2, r3, #31
 8002580:	4906      	ldr	r1, [pc, #24]	; (800259c <__NVIC_EnableIRQ+0x34>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	095b      	lsrs	r3, r3, #5
 8002588:	2001      	movs	r0, #1
 800258a:	fa00 f202 	lsl.w	r2, r0, r2
 800258e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr
 800259c:	e000e100 	.word	0xe000e100

080025a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	db0a      	blt.n	80025ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	490c      	ldr	r1, [pc, #48]	; (80025ec <__NVIC_SetPriority+0x4c>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	440b      	add	r3, r1
 80025c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c8:	e00a      	b.n	80025e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4908      	ldr	r1, [pc, #32]	; (80025f0 <__NVIC_SetPriority+0x50>)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	3b04      	subs	r3, #4
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	440b      	add	r3, r1
 80025de:	761a      	strb	r2, [r3, #24]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000e100 	.word	0xe000e100
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f1c3 0307 	rsb	r3, r3, #7
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf28      	it	cs
 8002612:	2304      	movcs	r3, #4
 8002614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	2b06      	cmp	r3, #6
 800261c:	d902      	bls.n	8002624 <NVIC_EncodePriority+0x30>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3b03      	subs	r3, #3
 8002622:	e000      	b.n	8002626 <NVIC_EncodePriority+0x32>
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	f04f 32ff 	mov.w	r2, #4294967295
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	401a      	ands	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa01 f303 	lsl.w	r3, r1, r3
 8002646:	43d9      	mvns	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	4313      	orrs	r3, r2
         );
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	; 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002668:	d301      	bcc.n	800266e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266a:	2301      	movs	r3, #1
 800266c:	e00f      	b.n	800268e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800266e:	4a0a      	ldr	r2, [pc, #40]	; (8002698 <SysTick_Config+0x40>)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002676:	210f      	movs	r1, #15
 8002678:	f04f 30ff 	mov.w	r0, #4294967295
 800267c:	f7ff ff90 	bl	80025a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <SysTick_Config+0x40>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002686:	4b04      	ldr	r3, [pc, #16]	; (8002698 <SysTick_Config+0x40>)
 8002688:	2207      	movs	r2, #7
 800268a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	e000e010 	.word	0xe000e010

0800269c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ff2d 	bl	8002504 <__NVIC_SetPriorityGrouping>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b086      	sub	sp, #24
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c4:	f7ff ff42 	bl	800254c <__NVIC_GetPriorityGrouping>
 80026c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff90 	bl	80025f4 <NVIC_EncodePriority>
 80026d4:	4602      	mov	r2, r0
 80026d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff5f 	bl	80025a0 <__NVIC_SetPriority>
}
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff35 	bl	8002568 <__NVIC_EnableIRQ>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffa2 	bl	8002658 <SysTick_Config>
 8002714:	4603      	mov	r3, r0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002720:	b480      	push	{r7}
 8002722:	b08b      	sub	sp, #44	; 0x2c
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800272a:	2300      	movs	r3, #0
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002732:	e148      	b.n	80029c6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002734:	2201      	movs	r2, #1
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	429a      	cmp	r2, r3
 800274e:	f040 8137 	bne.w	80029c0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	4aa3      	ldr	r2, [pc, #652]	; (80029e4 <HAL_GPIO_Init+0x2c4>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d05e      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 800275c:	4aa1      	ldr	r2, [pc, #644]	; (80029e4 <HAL_GPIO_Init+0x2c4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d875      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002762:	4aa1      	ldr	r2, [pc, #644]	; (80029e8 <HAL_GPIO_Init+0x2c8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d058      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002768:	4a9f      	ldr	r2, [pc, #636]	; (80029e8 <HAL_GPIO_Init+0x2c8>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d86f      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800276e:	4a9f      	ldr	r2, [pc, #636]	; (80029ec <HAL_GPIO_Init+0x2cc>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d052      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002774:	4a9d      	ldr	r2, [pc, #628]	; (80029ec <HAL_GPIO_Init+0x2cc>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d869      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800277a:	4a9d      	ldr	r2, [pc, #628]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d04c      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002780:	4a9b      	ldr	r2, [pc, #620]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d863      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002786:	4a9b      	ldr	r2, [pc, #620]	; (80029f4 <HAL_GPIO_Init+0x2d4>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d046      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 800278c:	4a99      	ldr	r2, [pc, #612]	; (80029f4 <HAL_GPIO_Init+0x2d4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d85d      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002792:	2b12      	cmp	r3, #18
 8002794:	d82a      	bhi.n	80027ec <HAL_GPIO_Init+0xcc>
 8002796:	2b12      	cmp	r3, #18
 8002798:	d859      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800279a:	a201      	add	r2, pc, #4	; (adr r2, 80027a0 <HAL_GPIO_Init+0x80>)
 800279c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a0:	0800281b 	.word	0x0800281b
 80027a4:	080027f5 	.word	0x080027f5
 80027a8:	08002807 	.word	0x08002807
 80027ac:	08002849 	.word	0x08002849
 80027b0:	0800284f 	.word	0x0800284f
 80027b4:	0800284f 	.word	0x0800284f
 80027b8:	0800284f 	.word	0x0800284f
 80027bc:	0800284f 	.word	0x0800284f
 80027c0:	0800284f 	.word	0x0800284f
 80027c4:	0800284f 	.word	0x0800284f
 80027c8:	0800284f 	.word	0x0800284f
 80027cc:	0800284f 	.word	0x0800284f
 80027d0:	0800284f 	.word	0x0800284f
 80027d4:	0800284f 	.word	0x0800284f
 80027d8:	0800284f 	.word	0x0800284f
 80027dc:	0800284f 	.word	0x0800284f
 80027e0:	0800284f 	.word	0x0800284f
 80027e4:	080027fd 	.word	0x080027fd
 80027e8:	08002811 	.word	0x08002811
 80027ec:	4a82      	ldr	r2, [pc, #520]	; (80029f8 <HAL_GPIO_Init+0x2d8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027f2:	e02c      	b.n	800284e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	623b      	str	r3, [r7, #32]
          break;
 80027fa:	e029      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	3304      	adds	r3, #4
 8002802:	623b      	str	r3, [r7, #32]
          break;
 8002804:	e024      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	3308      	adds	r3, #8
 800280c:	623b      	str	r3, [r7, #32]
          break;
 800280e:	e01f      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	330c      	adds	r3, #12
 8002816:	623b      	str	r3, [r7, #32]
          break;
 8002818:	e01a      	b.n	8002850 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002822:	2304      	movs	r3, #4
 8002824:	623b      	str	r3, [r7, #32]
          break;
 8002826:	e013      	b.n	8002850 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d105      	bne.n	800283c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002830:	2308      	movs	r3, #8
 8002832:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69fa      	ldr	r2, [r7, #28]
 8002838:	611a      	str	r2, [r3, #16]
          break;
 800283a:	e009      	b.n	8002850 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800283c:	2308      	movs	r3, #8
 800283e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	615a      	str	r2, [r3, #20]
          break;
 8002846:	e003      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002848:	2300      	movs	r3, #0
 800284a:	623b      	str	r3, [r7, #32]
          break;
 800284c:	e000      	b.n	8002850 <HAL_GPIO_Init+0x130>
          break;
 800284e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	2bff      	cmp	r3, #255	; 0xff
 8002854:	d801      	bhi.n	800285a <HAL_GPIO_Init+0x13a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	e001      	b.n	800285e <HAL_GPIO_Init+0x13e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3304      	adds	r3, #4
 800285e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2bff      	cmp	r3, #255	; 0xff
 8002864:	d802      	bhi.n	800286c <HAL_GPIO_Init+0x14c>
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	e002      	b.n	8002872 <HAL_GPIO_Init+0x152>
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	3b08      	subs	r3, #8
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	210f      	movs	r1, #15
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	fa01 f303 	lsl.w	r3, r1, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	401a      	ands	r2, r3
 8002884:	6a39      	ldr	r1, [r7, #32]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	fa01 f303 	lsl.w	r3, r1, r3
 800288c:	431a      	orrs	r2, r3
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	f000 8090 	beq.w	80029c0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028a0:	4b56      	ldr	r3, [pc, #344]	; (80029fc <HAL_GPIO_Init+0x2dc>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	4a55      	ldr	r2, [pc, #340]	; (80029fc <HAL_GPIO_Init+0x2dc>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6193      	str	r3, [r2, #24]
 80028ac:	4b53      	ldr	r3, [pc, #332]	; (80029fc <HAL_GPIO_Init+0x2dc>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028b8:	4a51      	ldr	r2, [pc, #324]	; (8002a00 <HAL_GPIO_Init+0x2e0>)
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4013      	ands	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a49      	ldr	r2, [pc, #292]	; (8002a04 <HAL_GPIO_Init+0x2e4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00d      	beq.n	8002900 <HAL_GPIO_Init+0x1e0>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a48      	ldr	r2, [pc, #288]	; (8002a08 <HAL_GPIO_Init+0x2e8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d007      	beq.n	80028fc <HAL_GPIO_Init+0x1dc>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a47      	ldr	r2, [pc, #284]	; (8002a0c <HAL_GPIO_Init+0x2ec>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d101      	bne.n	80028f8 <HAL_GPIO_Init+0x1d8>
 80028f4:	2302      	movs	r3, #2
 80028f6:	e004      	b.n	8002902 <HAL_GPIO_Init+0x1e2>
 80028f8:	2303      	movs	r3, #3
 80028fa:	e002      	b.n	8002902 <HAL_GPIO_Init+0x1e2>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <HAL_GPIO_Init+0x1e2>
 8002900:	2300      	movs	r3, #0
 8002902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002904:	f002 0203 	and.w	r2, r2, #3
 8002908:	0092      	lsls	r2, r2, #2
 800290a:	4093      	lsls	r3, r2
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4313      	orrs	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002912:	493b      	ldr	r1, [pc, #236]	; (8002a00 <HAL_GPIO_Init+0x2e0>)
 8002914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d006      	beq.n	800293a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800292c:	4b38      	ldr	r3, [pc, #224]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	4937      	ldr	r1, [pc, #220]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	4313      	orrs	r3, r2
 8002936:	608b      	str	r3, [r1, #8]
 8002938:	e006      	b.n	8002948 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800293a:	4b35      	ldr	r3, [pc, #212]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	43db      	mvns	r3, r3
 8002942:	4933      	ldr	r1, [pc, #204]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002944:	4013      	ands	r3, r2
 8002946:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d006      	beq.n	8002962 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002954:	4b2e      	ldr	r3, [pc, #184]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002956:	68da      	ldr	r2, [r3, #12]
 8002958:	492d      	ldr	r1, [pc, #180]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	4313      	orrs	r3, r2
 800295e:	60cb      	str	r3, [r1, #12]
 8002960:	e006      	b.n	8002970 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002962:	4b2b      	ldr	r3, [pc, #172]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	43db      	mvns	r3, r3
 800296a:	4929      	ldr	r1, [pc, #164]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800296c:	4013      	ands	r3, r2
 800296e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d006      	beq.n	800298a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800297c:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4923      	ldr	r1, [pc, #140]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	604b      	str	r3, [r1, #4]
 8002988:	e006      	b.n	8002998 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800298a:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	43db      	mvns	r3, r3
 8002992:	491f      	ldr	r1, [pc, #124]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 8002994:	4013      	ands	r3, r2
 8002996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d006      	beq.n	80029b2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029a4:	4b1a      	ldr	r3, [pc, #104]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	4919      	ldr	r1, [pc, #100]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
 80029b0:	e006      	b.n	80029c0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029b2:	4b17      	ldr	r3, [pc, #92]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	4915      	ldr	r1, [pc, #84]	; (8002a10 <HAL_GPIO_Init+0x2f0>)
 80029bc:	4013      	ands	r3, r2
 80029be:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c2:	3301      	adds	r3, #1
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f47f aeaf 	bne.w	8002734 <HAL_GPIO_Init+0x14>
  }
}
 80029d6:	bf00      	nop
 80029d8:	bf00      	nop
 80029da:	372c      	adds	r7, #44	; 0x2c
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	10320000 	.word	0x10320000
 80029e8:	10310000 	.word	0x10310000
 80029ec:	10220000 	.word	0x10220000
 80029f0:	10210000 	.word	0x10210000
 80029f4:	10120000 	.word	0x10120000
 80029f8:	10110000 	.word	0x10110000
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40010000 	.word	0x40010000
 8002a04:	40010800 	.word	0x40010800
 8002a08:	40010c00 	.word	0x40010c00
 8002a0c:	40011000 	.word	0x40011000
 8002a10:	40010400 	.word	0x40010400

08002a14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	887b      	ldrh	r3, [r7, #2]
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d002      	beq.n	8002a32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	73fb      	strb	r3, [r7, #15]
 8002a30:	e001      	b.n	8002a36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a32:	2300      	movs	r3, #0
 8002a34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr

08002a42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	807b      	strh	r3, [r7, #2]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a52:	787b      	ldrb	r3, [r7, #1]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a58:	887a      	ldrh	r2, [r7, #2]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a5e:	e003      	b.n	8002a68 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a60:	887b      	ldrh	r3, [r7, #2]
 8002a62:	041a      	lsls	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	611a      	str	r2, [r3, #16]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e26c      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 8087 	beq.w	8002ba2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a94:	4b92      	ldr	r3, [pc, #584]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b04      	cmp	r3, #4
 8002a9e:	d00c      	beq.n	8002aba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002aa0:	4b8f      	ldr	r3, [pc, #572]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f003 030c 	and.w	r3, r3, #12
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d112      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x5e>
 8002aac:	4b8c      	ldr	r3, [pc, #560]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab8:	d10b      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aba:	4b89      	ldr	r3, [pc, #548]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d06c      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x12c>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d168      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e246      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ada:	d106      	bne.n	8002aea <HAL_RCC_OscConfig+0x76>
 8002adc:	4b80      	ldr	r3, [pc, #512]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a7f      	ldr	r2, [pc, #508]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002ae2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	e02e      	b.n	8002b48 <HAL_RCC_OscConfig+0xd4>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0x98>
 8002af2:	4b7b      	ldr	r3, [pc, #492]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a7a      	ldr	r2, [pc, #488]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002af8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	4b78      	ldr	r3, [pc, #480]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a77      	ldr	r2, [pc, #476]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e01d      	b.n	8002b48 <HAL_RCC_OscConfig+0xd4>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b14:	d10c      	bne.n	8002b30 <HAL_RCC_OscConfig+0xbc>
 8002b16:	4b72      	ldr	r3, [pc, #456]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a71      	ldr	r2, [pc, #452]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	4b6f      	ldr	r3, [pc, #444]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a6e      	ldr	r2, [pc, #440]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e00b      	b.n	8002b48 <HAL_RCC_OscConfig+0xd4>
 8002b30:	4b6b      	ldr	r3, [pc, #428]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a6a      	ldr	r2, [pc, #424]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	4b68      	ldr	r3, [pc, #416]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a67      	ldr	r2, [pc, #412]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d013      	beq.n	8002b78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7ff fcce 	bl	80024f0 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b58:	f7ff fcca 	bl	80024f0 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b64      	cmp	r3, #100	; 0x64
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e1fa      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6a:	4b5d      	ldr	r3, [pc, #372]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0xe4>
 8002b76:	e014      	b.n	8002ba2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b78:	f7ff fcba 	bl	80024f0 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b80:	f7ff fcb6 	bl	80024f0 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b64      	cmp	r3, #100	; 0x64
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e1e6      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b92:	4b53      	ldr	r3, [pc, #332]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0x10c>
 8002b9e:	e000      	b.n	8002ba2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d063      	beq.n	8002c76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bae:	4b4c      	ldr	r3, [pc, #304]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bba:	4b49      	ldr	r3, [pc, #292]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 030c 	and.w	r3, r3, #12
 8002bc2:	2b08      	cmp	r3, #8
 8002bc4:	d11c      	bne.n	8002c00 <HAL_RCC_OscConfig+0x18c>
 8002bc6:	4b46      	ldr	r3, [pc, #280]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d116      	bne.n	8002c00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd2:	4b43      	ldr	r3, [pc, #268]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_RCC_OscConfig+0x176>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e1ba      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bea:	4b3d      	ldr	r3, [pc, #244]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	4939      	ldr	r1, [pc, #228]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bfe:	e03a      	b.n	8002c76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d020      	beq.n	8002c4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c08:	4b36      	ldr	r3, [pc, #216]	; (8002ce4 <HAL_RCC_OscConfig+0x270>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0e:	f7ff fc6f 	bl	80024f0 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c16:	f7ff fc6b 	bl	80024f0 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e19b      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c28:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0f0      	beq.n	8002c16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c34:	4b2a      	ldr	r3, [pc, #168]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	4927      	ldr	r1, [pc, #156]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	600b      	str	r3, [r1, #0]
 8002c48:	e015      	b.n	8002c76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c4a:	4b26      	ldr	r3, [pc, #152]	; (8002ce4 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c50:	f7ff fc4e 	bl	80024f0 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c58:	f7ff fc4a 	bl	80024f0 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e17a      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f0      	bne.n	8002c58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0308 	and.w	r3, r3, #8
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d03a      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d019      	beq.n	8002cbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c8a:	4b17      	ldr	r3, [pc, #92]	; (8002ce8 <HAL_RCC_OscConfig+0x274>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c90:	f7ff fc2e 	bl	80024f0 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c98:	f7ff fc2a 	bl	80024f0 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e15a      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002caa:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	f000 fa9a 	bl	80031f0 <RCC_Delay>
 8002cbc:	e01c      	b.n	8002cf8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <HAL_RCC_OscConfig+0x274>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cc4:	f7ff fc14 	bl	80024f0 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cca:	e00f      	b.n	8002cec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ccc:	f7ff fc10 	bl	80024f0 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d908      	bls.n	8002cec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e140      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	42420000 	.word	0x42420000
 8002ce8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cec:	4b9e      	ldr	r3, [pc, #632]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1e9      	bne.n	8002ccc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80a6 	beq.w	8002e52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d06:	2300      	movs	r3, #0
 8002d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d0a:	4b97      	ldr	r3, [pc, #604]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10d      	bne.n	8002d32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d16:	4b94      	ldr	r3, [pc, #592]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	4a93      	ldr	r2, [pc, #588]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d20:	61d3      	str	r3, [r2, #28]
 8002d22:	4b91      	ldr	r3, [pc, #580]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	60bb      	str	r3, [r7, #8]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d32:	4b8e      	ldr	r3, [pc, #568]	; (8002f6c <HAL_RCC_OscConfig+0x4f8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d118      	bne.n	8002d70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d3e:	4b8b      	ldr	r3, [pc, #556]	; (8002f6c <HAL_RCC_OscConfig+0x4f8>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a8a      	ldr	r2, [pc, #552]	; (8002f6c <HAL_RCC_OscConfig+0x4f8>)
 8002d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d4a:	f7ff fbd1 	bl	80024f0 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d52:	f7ff fbcd 	bl	80024f0 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b64      	cmp	r3, #100	; 0x64
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e0fd      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d64:	4b81      	ldr	r3, [pc, #516]	; (8002f6c <HAL_RCC_OscConfig+0x4f8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0f0      	beq.n	8002d52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x312>
 8002d78:	4b7b      	ldr	r3, [pc, #492]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	4a7a      	ldr	r2, [pc, #488]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	6213      	str	r3, [r2, #32]
 8002d84:	e02d      	b.n	8002de2 <HAL_RCC_OscConfig+0x36e>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCC_OscConfig+0x334>
 8002d8e:	4b76      	ldr	r3, [pc, #472]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	4a75      	ldr	r2, [pc, #468]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d94:	f023 0301 	bic.w	r3, r3, #1
 8002d98:	6213      	str	r3, [r2, #32]
 8002d9a:	4b73      	ldr	r3, [pc, #460]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	4a72      	ldr	r2, [pc, #456]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002da0:	f023 0304 	bic.w	r3, r3, #4
 8002da4:	6213      	str	r3, [r2, #32]
 8002da6:	e01c      	b.n	8002de2 <HAL_RCC_OscConfig+0x36e>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	2b05      	cmp	r3, #5
 8002dae:	d10c      	bne.n	8002dca <HAL_RCC_OscConfig+0x356>
 8002db0:	4b6d      	ldr	r3, [pc, #436]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4a6c      	ldr	r2, [pc, #432]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002db6:	f043 0304 	orr.w	r3, r3, #4
 8002dba:	6213      	str	r3, [r2, #32]
 8002dbc:	4b6a      	ldr	r3, [pc, #424]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	4a69      	ldr	r2, [pc, #420]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	6213      	str	r3, [r2, #32]
 8002dc8:	e00b      	b.n	8002de2 <HAL_RCC_OscConfig+0x36e>
 8002dca:	4b67      	ldr	r3, [pc, #412]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	4a66      	ldr	r2, [pc, #408]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	6213      	str	r3, [r2, #32]
 8002dd6:	4b64      	ldr	r3, [pc, #400]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	4a63      	ldr	r2, [pc, #396]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002ddc:	f023 0304 	bic.w	r3, r3, #4
 8002de0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d015      	beq.n	8002e16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dea:	f7ff fb81 	bl	80024f0 <HAL_GetTick>
 8002dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df0:	e00a      	b.n	8002e08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df2:	f7ff fb7d 	bl	80024f0 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e0ab      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e08:	4b57      	ldr	r3, [pc, #348]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0ee      	beq.n	8002df2 <HAL_RCC_OscConfig+0x37e>
 8002e14:	e014      	b.n	8002e40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7ff fb6b 	bl	80024f0 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1e:	f7ff fb67 	bl	80024f0 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e095      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e34:	4b4c      	ldr	r3, [pc, #304]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1ee      	bne.n	8002e1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d105      	bne.n	8002e52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e46:	4b48      	ldr	r3, [pc, #288]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	4a47      	ldr	r2, [pc, #284]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 8081 	beq.w	8002f5e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e5c:	4b42      	ldr	r3, [pc, #264]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 030c 	and.w	r3, r3, #12
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d061      	beq.n	8002f2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69db      	ldr	r3, [r3, #28]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d146      	bne.n	8002efe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e70:	4b3f      	ldr	r3, [pc, #252]	; (8002f70 <HAL_RCC_OscConfig+0x4fc>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e76:	f7ff fb3b 	bl	80024f0 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7e:	f7ff fb37 	bl	80024f0 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e067      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e90:	4b35      	ldr	r3, [pc, #212]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f0      	bne.n	8002e7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea4:	d108      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ea6:	4b30      	ldr	r3, [pc, #192]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	492d      	ldr	r1, [pc, #180]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eb8:	4b2b      	ldr	r3, [pc, #172]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a19      	ldr	r1, [r3, #32]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	4927      	ldr	r1, [pc, #156]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ed0:	4b27      	ldr	r3, [pc, #156]	; (8002f70 <HAL_RCC_OscConfig+0x4fc>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed6:	f7ff fb0b 	bl	80024f0 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ede:	f7ff fb07 	bl	80024f0 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e037      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f0      	beq.n	8002ede <HAL_RCC_OscConfig+0x46a>
 8002efc:	e02f      	b.n	8002f5e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002efe:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <HAL_RCC_OscConfig+0x4fc>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f04:	f7ff faf4 	bl	80024f0 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0c:	f7ff faf0 	bl	80024f0 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e020      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f1e:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1f0      	bne.n	8002f0c <HAL_RCC_OscConfig+0x498>
 8002f2a:	e018      	b.n	8002f5e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e013      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f38:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <HAL_RCC_OscConfig+0x4f4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d106      	bne.n	8002f5a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d001      	beq.n	8002f5e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e000      	b.n	8002f60 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40007000 	.word	0x40007000
 8002f70:	42420060 	.word	0x42420060

08002f74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e0d0      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f88:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d910      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f96:	4b67      	ldr	r3, [pc, #412]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f023 0207 	bic.w	r2, r3, #7
 8002f9e:	4965      	ldr	r1, [pc, #404]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa6:	4b63      	ldr	r3, [pc, #396]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0b8      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d020      	beq.n	8003006 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fd0:	4b59      	ldr	r3, [pc, #356]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	4a58      	ldr	r2, [pc, #352]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fda:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fe8:	4b53      	ldr	r3, [pc, #332]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4a52      	ldr	r2, [pc, #328]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8002fee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ff2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff4:	4b50      	ldr	r3, [pc, #320]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	494d      	ldr	r1, [pc, #308]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003002:	4313      	orrs	r3, r2
 8003004:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d040      	beq.n	8003094 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d107      	bne.n	800302a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301a:	4b47      	ldr	r3, [pc, #284]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d115      	bne.n	8003052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e07f      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d107      	bne.n	8003042 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003032:	4b41      	ldr	r3, [pc, #260]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d109      	bne.n	8003052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e073      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003042:	4b3d      	ldr	r3, [pc, #244]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e06b      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003052:	4b39      	ldr	r3, [pc, #228]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f023 0203 	bic.w	r2, r3, #3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	4936      	ldr	r1, [pc, #216]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003064:	f7ff fa44 	bl	80024f0 <HAL_GetTick>
 8003068:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306a:	e00a      	b.n	8003082 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800306c:	f7ff fa40 	bl	80024f0 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	f241 3288 	movw	r2, #5000	; 0x1388
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e053      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003082:	4b2d      	ldr	r3, [pc, #180]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 020c 	and.w	r2, r3, #12
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	429a      	cmp	r2, r3
 8003092:	d1eb      	bne.n	800306c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003094:	4b27      	ldr	r3, [pc, #156]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d210      	bcs.n	80030c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030a2:	4b24      	ldr	r3, [pc, #144]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f023 0207 	bic.w	r2, r3, #7
 80030aa:	4922      	ldr	r1, [pc, #136]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b2:	4b20      	ldr	r3, [pc, #128]	; (8003134 <HAL_RCC_ClockConfig+0x1c0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d001      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e032      	b.n	800312a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d0:	4b19      	ldr	r3, [pc, #100]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4916      	ldr	r1, [pc, #88]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030ee:	4b12      	ldr	r3, [pc, #72]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	490e      	ldr	r1, [pc, #56]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003102:	f000 f821 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8003106:	4602      	mov	r2, r0
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	091b      	lsrs	r3, r3, #4
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	490a      	ldr	r1, [pc, #40]	; (800313c <HAL_RCC_ClockConfig+0x1c8>)
 8003114:	5ccb      	ldrb	r3, [r1, r3]
 8003116:	fa22 f303 	lsr.w	r3, r2, r3
 800311a:	4a09      	ldr	r2, [pc, #36]	; (8003140 <HAL_RCC_ClockConfig+0x1cc>)
 800311c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800311e:	4b09      	ldr	r3, [pc, #36]	; (8003144 <HAL_RCC_ClockConfig+0x1d0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7ff f9a2 	bl	800246c <HAL_InitTick>

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40022000 	.word	0x40022000
 8003138:	40021000 	.word	0x40021000
 800313c:	08003a6c 	.word	0x08003a6c
 8003140:	20000034 	.word	0x20000034
 8003144:	20000038 	.word	0x20000038

08003148 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	b480      	push	{r7}
 800314a:	b087      	sub	sp, #28
 800314c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	2300      	movs	r3, #0
 8003154:	60bb      	str	r3, [r7, #8]
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	2300      	movs	r3, #0
 800315c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800315e:	2300      	movs	r3, #0
 8003160:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003162:	4b1e      	ldr	r3, [pc, #120]	; (80031dc <HAL_RCC_GetSysClockFreq+0x94>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f003 030c 	and.w	r3, r3, #12
 800316e:	2b04      	cmp	r3, #4
 8003170:	d002      	beq.n	8003178 <HAL_RCC_GetSysClockFreq+0x30>
 8003172:	2b08      	cmp	r3, #8
 8003174:	d003      	beq.n	800317e <HAL_RCC_GetSysClockFreq+0x36>
 8003176:	e027      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003178:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800317a:	613b      	str	r3, [r7, #16]
      break;
 800317c:	e027      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	0c9b      	lsrs	r3, r3, #18
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	4a17      	ldr	r2, [pc, #92]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003188:	5cd3      	ldrb	r3, [r2, r3]
 800318a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d010      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003196:	4b11      	ldr	r3, [pc, #68]	; (80031dc <HAL_RCC_GetSysClockFreq+0x94>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	0c5b      	lsrs	r3, r3, #17
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	4a11      	ldr	r2, [pc, #68]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031a2:	5cd3      	ldrb	r3, [r2, r3]
 80031a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a0d      	ldr	r2, [pc, #52]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80031aa:	fb02 f203 	mul.w	r2, r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	e004      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a0c      	ldr	r2, [pc, #48]	; (80031ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	613b      	str	r3, [r7, #16]
      break;
 80031c6:	e002      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ca:	613b      	str	r3, [r7, #16]
      break;
 80031cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ce:	693b      	ldr	r3, [r7, #16]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	371c      	adds	r7, #28
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
 80031e0:	007a1200 	.word	0x007a1200
 80031e4:	08003a7c 	.word	0x08003a7c
 80031e8:	08003a8c 	.word	0x08003a8c
 80031ec:	003d0900 	.word	0x003d0900

080031f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031f8:	4b0a      	ldr	r3, [pc, #40]	; (8003224 <RCC_Delay+0x34>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0a      	ldr	r2, [pc, #40]	; (8003228 <RCC_Delay+0x38>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	0a5b      	lsrs	r3, r3, #9
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800320c:	bf00      	nop
  }
  while (Delay --);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1e5a      	subs	r2, r3, #1
 8003212:	60fa      	str	r2, [r7, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f9      	bne.n	800320c <RCC_Delay+0x1c>
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	20000034 	.word	0x20000034
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e041      	b.n	80032c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d106      	bne.n	8003258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7ff f872 	bl	800233c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2202      	movs	r2, #2
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3304      	adds	r3, #4
 8003268:	4619      	mov	r1, r3
 800326a:	4610      	mov	r0, r2
 800326c:	f000 fa6e 	bl	800374c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d001      	beq.n	80032e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e035      	b.n	8003350 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a16      	ldr	r2, [pc, #88]	; (800335c <HAL_TIM_Base_Start_IT+0x90>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d009      	beq.n	800331a <HAL_TIM_Base_Start_IT+0x4e>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800330e:	d004      	beq.n	800331a <HAL_TIM_Base_Start_IT+0x4e>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a12      	ldr	r2, [pc, #72]	; (8003360 <HAL_TIM_Base_Start_IT+0x94>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d111      	bne.n	800333e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2b06      	cmp	r3, #6
 800332a:	d010      	beq.n	800334e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800333c:	e007      	b.n	800334e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	40012c00 	.word	0x40012c00
 8003360:	40000400 	.word	0x40000400

08003364 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b02      	cmp	r3, #2
 8003378:	d122      	bne.n	80033c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d11b      	bne.n	80033c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0202 	mvn.w	r2, #2
 8003390:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f9b4 	bl	8003714 <HAL_TIM_IC_CaptureCallback>
 80033ac:	e005      	b.n	80033ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f9a7 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 f9b6 	bl	8003726 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d122      	bne.n	8003414 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d11b      	bne.n	8003414 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0204 	mvn.w	r2, #4
 80033e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2202      	movs	r2, #2
 80033ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f98a 	bl	8003714 <HAL_TIM_IC_CaptureCallback>
 8003400:	e005      	b.n	800340e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f97d 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f98c 	bl	8003726 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b08      	cmp	r3, #8
 8003420:	d122      	bne.n	8003468 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f003 0308 	and.w	r3, r3, #8
 800342c:	2b08      	cmp	r3, #8
 800342e:	d11b      	bne.n	8003468 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0208 	mvn.w	r2, #8
 8003438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2204      	movs	r2, #4
 800343e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f960 	bl	8003714 <HAL_TIM_IC_CaptureCallback>
 8003454:	e005      	b.n	8003462 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f953 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f962 	bl	8003726 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b10      	cmp	r3, #16
 8003474:	d122      	bne.n	80034bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b10      	cmp	r3, #16
 8003482:	d11b      	bne.n	80034bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f06f 0210 	mvn.w	r2, #16
 800348c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2208      	movs	r2, #8
 8003492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f936 	bl	8003714 <HAL_TIM_IC_CaptureCallback>
 80034a8:	e005      	b.n	80034b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f929 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 f938 	bl	8003726 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d10e      	bne.n	80034e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d107      	bne.n	80034e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f06f 0201 	mvn.w	r2, #1
 80034e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f7fe f840 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f2:	2b80      	cmp	r3, #128	; 0x80
 80034f4:	d10e      	bne.n	8003514 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003500:	2b80      	cmp	r3, #128	; 0x80
 8003502:	d107      	bne.n	8003514 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800350c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fa6b 	bl	80039ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351e:	2b40      	cmp	r3, #64	; 0x40
 8003520:	d10e      	bne.n	8003540 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352c:	2b40      	cmp	r3, #64	; 0x40
 800352e:	d107      	bne.n	8003540 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f8fc 	bl	8003738 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	f003 0320 	and.w	r3, r3, #32
 800354a:	2b20      	cmp	r3, #32
 800354c:	d10e      	bne.n	800356c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b20      	cmp	r3, #32
 800355a:	d107      	bne.n	800356c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0220 	mvn.w	r2, #32
 8003564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fa36 	bl	80039d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800356c:	bf00      	nop
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_TIM_ConfigClockSource+0x1c>
 800358c:	2302      	movs	r3, #2
 800358e:	e0b4      	b.n	80036fa <HAL_TIM_ConfigClockSource+0x186>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035c8:	d03e      	beq.n	8003648 <HAL_TIM_ConfigClockSource+0xd4>
 80035ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ce:	f200 8087 	bhi.w	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d6:	f000 8086 	beq.w	80036e6 <HAL_TIM_ConfigClockSource+0x172>
 80035da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035de:	d87f      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035e0:	2b70      	cmp	r3, #112	; 0x70
 80035e2:	d01a      	beq.n	800361a <HAL_TIM_ConfigClockSource+0xa6>
 80035e4:	2b70      	cmp	r3, #112	; 0x70
 80035e6:	d87b      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035e8:	2b60      	cmp	r3, #96	; 0x60
 80035ea:	d050      	beq.n	800368e <HAL_TIM_ConfigClockSource+0x11a>
 80035ec:	2b60      	cmp	r3, #96	; 0x60
 80035ee:	d877      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035f0:	2b50      	cmp	r3, #80	; 0x50
 80035f2:	d03c      	beq.n	800366e <HAL_TIM_ConfigClockSource+0xfa>
 80035f4:	2b50      	cmp	r3, #80	; 0x50
 80035f6:	d873      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035f8:	2b40      	cmp	r3, #64	; 0x40
 80035fa:	d058      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0x13a>
 80035fc:	2b40      	cmp	r3, #64	; 0x40
 80035fe:	d86f      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003600:	2b30      	cmp	r3, #48	; 0x30
 8003602:	d064      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003604:	2b30      	cmp	r3, #48	; 0x30
 8003606:	d86b      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003608:	2b20      	cmp	r3, #32
 800360a:	d060      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 800360c:	2b20      	cmp	r3, #32
 800360e:	d867      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05c      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003614:	2b10      	cmp	r3, #16
 8003616:	d05a      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003618:	e062      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	6899      	ldr	r1, [r3, #8]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f000 f95e 	bl	80038ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800363c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	609a      	str	r2, [r3, #8]
      break;
 8003646:	e04f      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6899      	ldr	r1, [r3, #8]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f000 f947 	bl	80038ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800366a:	609a      	str	r2, [r3, #8]
      break;
 800366c:	e03c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6859      	ldr	r1, [r3, #4]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	461a      	mov	r2, r3
 800367c:	f000 f8be 	bl	80037fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2150      	movs	r1, #80	; 0x50
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f915 	bl	80038b6 <TIM_ITRx_SetConfig>
      break;
 800368c:	e02c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6859      	ldr	r1, [r3, #4]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	461a      	mov	r2, r3
 800369c:	f000 f8dc 	bl	8003858 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2160      	movs	r1, #96	; 0x60
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f905 	bl	80038b6 <TIM_ITRx_SetConfig>
      break;
 80036ac:	e01c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	461a      	mov	r2, r3
 80036bc:	f000 f89e 	bl	80037fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2140      	movs	r1, #64	; 0x40
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f8f5 	bl	80038b6 <TIM_ITRx_SetConfig>
      break;
 80036cc:	e00c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f000 f8ec 	bl	80038b6 <TIM_ITRx_SetConfig>
      break;
 80036de:	e003      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	73fb      	strb	r3, [r7, #15]
      break;
 80036e4:	e000      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80036e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr
	...

0800374c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a25      	ldr	r2, [pc, #148]	; (80037f4 <TIM_Base_SetConfig+0xa8>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d007      	beq.n	8003774 <TIM_Base_SetConfig+0x28>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800376a:	d003      	beq.n	8003774 <TIM_Base_SetConfig+0x28>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a22      	ldr	r2, [pc, #136]	; (80037f8 <TIM_Base_SetConfig+0xac>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d108      	bne.n	8003786 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800377a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a1a      	ldr	r2, [pc, #104]	; (80037f4 <TIM_Base_SetConfig+0xa8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d007      	beq.n	800379e <TIM_Base_SetConfig+0x52>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003794:	d003      	beq.n	800379e <TIM_Base_SetConfig+0x52>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a17      	ldr	r2, [pc, #92]	; (80037f8 <TIM_Base_SetConfig+0xac>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d108      	bne.n	80037b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a07      	ldr	r2, [pc, #28]	; (80037f4 <TIM_Base_SetConfig+0xa8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d103      	bne.n	80037e4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	615a      	str	r2, [r3, #20]
}
 80037ea:	bf00      	nop
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr
 80037f4:	40012c00 	.word	0x40012c00
 80037f8:	40000400 	.word	0x40000400

080037fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b087      	sub	sp, #28
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	f023 0201 	bic.w	r2, r3, #1
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f023 030a 	bic.w	r3, r3, #10
 8003838:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	4313      	orrs	r3, r2
 8003840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	697a      	ldr	r2, [r7, #20]
 800384c:	621a      	str	r2, [r3, #32]
}
 800384e:	bf00      	nop
 8003850:	371c      	adds	r7, #28
 8003852:	46bd      	mov	sp, r7
 8003854:	bc80      	pop	{r7}
 8003856:	4770      	bx	lr

08003858 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	f023 0210 	bic.w	r2, r3, #16
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	031b      	lsls	r3, r3, #12
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003894:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	011b      	lsls	r3, r3, #4
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	621a      	str	r2, [r3, #32]
}
 80038ac:	bf00      	nop
 80038ae:	371c      	adds	r7, #28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr

080038b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b085      	sub	sp, #20
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
 80038be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f043 0307 	orr.w	r3, r3, #7
 80038d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	609a      	str	r2, [r3, #8]
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr

080038ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b087      	sub	sp, #28
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	60f8      	str	r0, [r7, #12]
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	607a      	str	r2, [r7, #4]
 80038f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003904:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	021a      	lsls	r2, r3, #8
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	431a      	orrs	r2, r3
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	4313      	orrs	r3, r2
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	609a      	str	r2, [r3, #8]
}
 800391e:	bf00      	nop
 8003920:	371c      	adds	r7, #28
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr

08003928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003938:	2b01      	cmp	r3, #1
 800393a:	d101      	bne.n	8003940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800393c:	2302      	movs	r3, #2
 800393e:	e041      	b.n	80039c4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a14      	ldr	r2, [pc, #80]	; (80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d009      	beq.n	8003998 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398c:	d004      	beq.n	8003998 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a10      	ldr	r2, [pc, #64]	; (80039d4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d10c      	bne.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800399e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40012c00 	.word	0x40012c00
 80039d4:	40000400 	.word	0x40000400

080039d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr

080039fc <__libc_init_array>:
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	2600      	movs	r6, #0
 8003a00:	4d0c      	ldr	r5, [pc, #48]	; (8003a34 <__libc_init_array+0x38>)
 8003a02:	4c0d      	ldr	r4, [pc, #52]	; (8003a38 <__libc_init_array+0x3c>)
 8003a04:	1b64      	subs	r4, r4, r5
 8003a06:	10a4      	asrs	r4, r4, #2
 8003a08:	42a6      	cmp	r6, r4
 8003a0a:	d109      	bne.n	8003a20 <__libc_init_array+0x24>
 8003a0c:	f000 f822 	bl	8003a54 <_init>
 8003a10:	2600      	movs	r6, #0
 8003a12:	4d0a      	ldr	r5, [pc, #40]	; (8003a3c <__libc_init_array+0x40>)
 8003a14:	4c0a      	ldr	r4, [pc, #40]	; (8003a40 <__libc_init_array+0x44>)
 8003a16:	1b64      	subs	r4, r4, r5
 8003a18:	10a4      	asrs	r4, r4, #2
 8003a1a:	42a6      	cmp	r6, r4
 8003a1c:	d105      	bne.n	8003a2a <__libc_init_array+0x2e>
 8003a1e:	bd70      	pop	{r4, r5, r6, pc}
 8003a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a24:	4798      	blx	r3
 8003a26:	3601      	adds	r6, #1
 8003a28:	e7ee      	b.n	8003a08 <__libc_init_array+0xc>
 8003a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a2e:	4798      	blx	r3
 8003a30:	3601      	adds	r6, #1
 8003a32:	e7f2      	b.n	8003a1a <__libc_init_array+0x1e>
 8003a34:	08003a90 	.word	0x08003a90
 8003a38:	08003a90 	.word	0x08003a90
 8003a3c:	08003a90 	.word	0x08003a90
 8003a40:	08003a94 	.word	0x08003a94

08003a44 <memset>:
 8003a44:	4603      	mov	r3, r0
 8003a46:	4402      	add	r2, r0
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d100      	bne.n	8003a4e <memset+0xa>
 8003a4c:	4770      	bx	lr
 8003a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a52:	e7f9      	b.n	8003a48 <memset+0x4>

08003a54 <_init>:
 8003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a56:	bf00      	nop
 8003a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5a:	bc08      	pop	{r3}
 8003a5c:	469e      	mov	lr, r3
 8003a5e:	4770      	bx	lr

08003a60 <_fini>:
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	bf00      	nop
 8003a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a66:	bc08      	pop	{r3}
 8003a68:	469e      	mov	lr, r3
 8003a6a:	4770      	bx	lr
