{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 16:15:35 2017 " "Info: Processing started: Thu Sep 21 16:15:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0001_625 " "Warning: Node \"seg:inst9\|seg_reg2.0001_625\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0010_618 " "Warning: Node \"seg:inst9\|seg_reg2.0010_618\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0000_631 " "Warning: Node \"seg:inst9\|seg_reg2.0000_631\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0011_611 " "Warning: Node \"seg:inst9\|seg_reg2.0011_611\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0001_729 " "Warning: Node \"seg:inst9\|seg_reg4.0001_729\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0010_722 " "Warning: Node \"seg:inst9\|seg_reg4.0010_722\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0000_735 " "Warning: Node \"seg:inst9\|seg_reg4.0000_735\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0011_715 " "Warning: Node \"seg:inst9\|seg_reg4.0011_715\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[3\] " "Warning: Node \"seg:inst9\|seg_reg\[3\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[1\] " "Warning: Node \"seg:inst9\|seg_reg\[1\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[0\] " "Warning: Node \"seg:inst9\|seg_reg\[0\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[2\] " "Warning: Node \"seg:inst9\|seg_reg\[2\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[1\] " "Warning: Node \"seg:inst9\|seg_reg3\[1\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[2\] " "Warning: Node \"seg:inst9\|seg_reg3\[2\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[3\] " "Warning: Node \"seg:inst9\|seg_reg3\[3\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[0\] " "Warning: Node \"seg:inst9\|seg_reg3\[0\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "seg:inst9\|Decoder0~0 " "Info: Detected gated clock \"seg:inst9\|Decoder0~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|Decoder1~0 " "Info: Detected gated clock \"seg:inst9\|Decoder1~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~3 " "Info: Detected gated clock \"seg:inst9\|WideOr6~3\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~1 " "Info: Detected gated clock \"seg:inst9\|WideOr6~1\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|seg_reg3\[0\]~11 " "Info: Detected gated clock \"seg:inst9\|seg_reg3\[0\]~11\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|seg_reg3\[0\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~2 " "Info: Detected gated clock \"seg:inst9\|WideOr22~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~0 " "Info: Detected gated clock \"seg:inst9\|WideOr22~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~1 " "Info: Detected gated clock \"seg:inst9\|WideOr22~1\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|seg_reg\[0\]~17 " "Info: Detected gated clock \"seg:inst9\|seg_reg\[0\]~17\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|seg_reg\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~2 " "Info: Detected gated clock \"seg:inst9\|WideOr6~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~0 " "Info: Detected gated clock \"seg:inst9\|WideOr6~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|LessThan0~2 " "Info: Detected gated clock \"seg:inst9\|LessThan0~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 21 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~4 " "Info: Detected gated clock \"seg:inst9\|WideOr6~4\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~3 " "Info: Detected gated clock \"seg:inst9\|WideOr22~3\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|LessThan1~2 " "Info: Detected gated clock \"seg:inst9\|LessThan1~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 149 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|LessThan1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~4 " "Info: Detected gated clock \"seg:inst9\|WideOr22~4\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[5\] " "Info: Detected ripple clock \"traffic:inst\|count\[5\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[6\] " "Info: Detected ripple clock \"traffic:inst\|count\[6\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[7\] " "Info: Detected ripple clock \"traffic:inst\|count\[7\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[2\] " "Info: Detected ripple clock \"traffic:inst\|count\[2\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[3\] " "Info: Detected ripple clock \"traffic:inst\|count\[3\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "traffic:inst\|Equal1~0 " "Info: Detected gated clock \"traffic:inst\|Equal1~0\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 134 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[4\] " "Info: Detected ripple clock \"traffic:inst\|count\[4\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[7\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[7\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[2\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[2\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[3\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[3\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[4\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[4\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[0\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[0\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[1\] " "Info: Detected ripple clock \"traffic:inst\|count\[1\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[0\] " "Info: Detected ripple clock \"traffic:inst\|count\[0\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[1\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[1\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[5\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[5\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divide:inst1\|clk_divide " "Info: Detected ripple clock \"divide:inst1\|clk_divide\" as buffer" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide:inst1\|clk_divide" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[6\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[6\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register seg:inst9\|seg_reg\[3\] register seg:inst9\|seg\[6\] 40.66 MHz 24.594 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.66 MHz between source register \"seg:inst9\|seg_reg\[3\]\" and destination register \"seg:inst9\|seg\[6\]\" (period= 24.594 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.464 ns + Longest register register " "Info: + Longest register to register delay is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg_reg\[3\] 1 REG LC_X31_Y7_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y7_N3; Fanout = 7; REG Node = 'seg:inst9\|seg_reg\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg_reg[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.590 ns) 1.733 ns seg:inst9\|WideOr32~0 2 COMB LC_X31_Y7_N6 1 " "Info: 2: + IC(1.143 ns) + CELL(0.590 ns) = 1.733 ns; Loc. = LC_X31_Y7_N6; Fanout = 1; COMB Node = 'seg:inst9\|WideOr32~0'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { seg:inst9|seg_reg[3] seg:inst9|WideOr32~0 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.309 ns) 2.464 ns seg:inst9\|seg\[6\] 3 REG LC_X31_Y7_N9 1 " "Info: 3: + IC(0.422 ns) + CELL(0.309 ns) = 2.464 ns; Loc. = LC_X31_Y7_N9; Fanout = 1; REG Node = 'seg:inst9\|seg\[6\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { seg:inst9|WideOr32~0 seg:inst9|seg[6] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 36.49 % ) " "Info: Total cell delay = 0.899 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 63.51 % ) " "Info: Total interconnect delay = 1.565 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { seg:inst9|seg_reg[3] seg:inst9|WideOr32~0 seg:inst9|seg[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { seg:inst9|seg_reg[3] {} seg:inst9|WideOr32~0 {} seg:inst9|seg[6] {} } { 0.000ns 1.143ns 0.422ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.796 ns - Smallest " "Info: - Smallest clock skew is -9.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.357 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns seg:inst9\|seg\[6\] 3 REG LC_X31_Y7_N9 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X31_Y7_N9; Fanout = 1; REG Node = 'seg:inst9\|seg\[6\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { divide:inst1|clk_divide seg:inst9|seg[6] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk divide:inst1|clk_divide seg:inst9|seg[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg[6] {} } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.153 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.935 ns) 7.632 ns traffic:inst\|count\[3\] 3 REG LC_X25_Y15_N2 13 " "Info: 3: + IC(3.548 ns) + CELL(0.935 ns) = 7.632 ns; Loc. = LC_X25_Y15_N2; Fanout = 13; REG Node = 'traffic:inst\|count\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { divide:inst1|clk_divide traffic:inst|count[3] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.590 ns) 9.582 ns seg:inst9\|LessThan1~2 4 COMB LC_X25_Y13_N8 7 " "Info: 4: + IC(1.360 ns) + CELL(0.590 ns) = 9.582 ns; Loc. = LC_X25_Y13_N8; Fanout = 7; COMB Node = 'seg:inst9\|LessThan1~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { traffic:inst|count[3] seg:inst9|LessThan1~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.590 ns) 11.381 ns seg:inst9\|WideOr22~2 5 COMB LC_X27_Y13_N3 1 " "Info: 5: + IC(1.209 ns) + CELL(0.590 ns) = 11.381 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; COMB Node = 'seg:inst9\|WideOr22~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 11.914 ns seg:inst9\|WideOr22~3 6 COMB LC_X27_Y13_N0 3 " "Info: 6: + IC(0.419 ns) + CELL(0.114 ns) = 11.914 ns; Loc. = LC_X27_Y13_N0; Fanout = 3; COMB Node = 'seg:inst9\|WideOr22~3'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.210 ns seg:inst9\|seg_reg\[0\]~17 7 COMB LC_X27_Y13_N1 4 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 12.210 ns; Loc. = LC_X27_Y13_N1; Fanout = 4; COMB Node = 'seg:inst9\|seg_reg\[0\]~17'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { seg:inst9|WideOr22~3 seg:inst9|seg_reg[0]~17 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.651 ns) + CELL(0.292 ns) 17.153 ns seg:inst9\|seg_reg\[3\] 8 REG LC_X31_Y7_N3 7 " "Info: 8: + IC(4.651 ns) + CELL(0.292 ns) = 17.153 ns; Loc. = LC_X31_Y7_N3; Fanout = 7; REG Node = 'seg:inst9\|seg_reg\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { seg:inst9|seg_reg[0]~17 seg:inst9|seg_reg[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.039 ns ( 29.38 % ) " "Info: Total cell delay = 5.039 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.114 ns ( 70.62 % ) " "Info: Total interconnect delay = 12.114 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.153 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|seg_reg[0]~17 seg:inst9|seg_reg[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.153 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|seg_reg[0]~17 {} seg:inst9|seg_reg[3] {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.182ns 4.651ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk divide:inst1|clk_divide seg:inst9|seg[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg[6] {} } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.153 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|seg_reg[0]~17 seg:inst9|seg_reg[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.153 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|seg_reg[0]~17 {} seg:inst9|seg_reg[3] {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.182ns 4.651ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { seg:inst9|seg_reg[3] seg:inst9|WideOr32~0 seg:inst9|seg[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { seg:inst9|seg_reg[3] {} seg:inst9|WideOr32~0 {} seg:inst9|seg[6] {} } { 0.000ns 1.143ns 0.422ns } { 0.000ns 0.590ns 0.309ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk divide:inst1|clk_divide seg:inst9|seg[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg[6] {} } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.153 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|seg_reg[0]~17 seg:inst9|seg_reg[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.153 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|seg_reg[0]~17 {} seg:inst9|seg_reg[3] {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.182ns 4.651ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 104 " "Warning: Circuit may not operate. Detected 104 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "traffic:inst\|count\[0\] seg:inst9\|seg_reg2.0011_611 clk 7.17 ns " "Info: Found hold time violation between source  pin or register \"traffic:inst\|count\[0\]\" and destination pin or register \"seg:inst9\|seg_reg2.0011_611\" for clock \"clk\" (Hold time is 7.17 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.602 ns + Largest " "Info: + Largest clock skew is 10.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.989 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.935 ns) 7.632 ns traffic:inst\|count\[3\] 3 REG LC_X25_Y15_N2 13 " "Info: 3: + IC(3.548 ns) + CELL(0.935 ns) = 7.632 ns; Loc. = LC_X25_Y15_N2; Fanout = 13; REG Node = 'traffic:inst\|count\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { divide:inst1|clk_divide traffic:inst|count[3] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.590 ns) 9.582 ns seg:inst9\|LessThan1~2 4 COMB LC_X25_Y13_N8 7 " "Info: 4: + IC(1.360 ns) + CELL(0.590 ns) = 9.582 ns; Loc. = LC_X25_Y13_N8; Fanout = 7; COMB Node = 'seg:inst9\|LessThan1~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { traffic:inst|count[3] seg:inst9|LessThan1~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.590 ns) 11.381 ns seg:inst9\|WideOr22~2 5 COMB LC_X27_Y13_N3 1 " "Info: 5: + IC(1.209 ns) + CELL(0.590 ns) = 11.381 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; COMB Node = 'seg:inst9\|WideOr22~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 11.914 ns seg:inst9\|WideOr22~3 6 COMB LC_X27_Y13_N0 3 " "Info: 6: + IC(0.419 ns) + CELL(0.114 ns) = 11.914 ns; Loc. = LC_X27_Y13_N0; Fanout = 3; COMB Node = 'seg:inst9\|WideOr22~3'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.442 ns) 13.042 ns seg:inst9\|WideOr22~4 7 COMB LC_X28_Y13_N8 3 " "Info: 7: + IC(0.686 ns) + CELL(0.442 ns) = 13.042 ns; Loc. = LC_X28_Y13_N8; Fanout = 3; COMB Node = 'seg:inst9\|WideOr22~4'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { seg:inst9|WideOr22~3 seg:inst9|WideOr22~4 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.655 ns) + CELL(0.292 ns) 17.989 ns seg:inst9\|seg_reg2.0011_611 8 REG LC_X25_Y17_N8 1 " "Info: 8: + IC(4.655 ns) + CELL(0.292 ns) = 17.989 ns; Loc. = LC_X25_Y17_N8; Fanout = 1; REG Node = 'seg:inst9\|seg_reg2.0011_611'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { seg:inst9|WideOr22~4 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.367 ns ( 29.83 % ) " "Info: Total cell delay = 5.367 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.622 ns ( 70.17 % ) " "Info: Total interconnect delay = 12.622 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.989 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|WideOr22~4 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.989 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|WideOr22~4 {} seg:inst9|seg_reg2.0011_611 {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.686ns 4.655ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.387 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.711 ns) 7.387 ns traffic:inst\|count\[0\] 3 REG LC_X27_Y11_N6 9 " "Info: 3: + IC(3.527 ns) + CELL(0.711 ns) = 7.387 ns; Loc. = LC_X27_Y11_N6; Fanout = 9; REG Node = 'traffic:inst\|count\[0\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.17 % ) " "Info: Total cell delay = 3.115 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.272 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.272 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.989 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|WideOr22~4 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.989 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|WideOr22~4 {} seg:inst9|seg_reg2.0011_611 {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.686ns 4.655ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.442ns 0.292ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.208 ns - Shortest register register " "Info: - Shortest register to register delay is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:inst\|count\[0\] 1 REG LC_X27_Y11_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y11_N6; Fanout = 9; REG Node = 'traffic:inst\|count\[0\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:inst|count[0] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.590 ns) 1.145 ns seg:inst9\|Decoder1~1 2 COMB LC_X27_Y11_N9 1 " "Info: 2: + IC(0.555 ns) + CELL(0.590 ns) = 1.145 ns; Loc. = LC_X27_Y11_N9; Fanout = 1; COMB Node = 'seg:inst9\|Decoder1~1'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { traffic:inst|count[0] seg:inst9|Decoder1~1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.114 ns) 3.208 ns seg:inst9\|seg_reg2.0011_611 3 REG LC_X25_Y17_N8 1 " "Info: 3: + IC(1.949 ns) + CELL(0.114 ns) = 3.208 ns; Loc. = LC_X25_Y17_N8; Fanout = 1; REG Node = 'seg:inst9\|seg_reg2.0011_611'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { seg:inst9|Decoder1~1 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 21.95 % ) " "Info: Total cell delay = 0.704 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.504 ns ( 78.05 % ) " "Info: Total interconnect delay = 2.504 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { traffic:inst|count[0] seg:inst9|Decoder1~1 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { traffic:inst|count[0] {} seg:inst9|Decoder1~1 {} seg:inst9|seg_reg2.0011_611 {} } { 0.000ns 0.555ns 1.949ns } { 0.000ns 0.590ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.989 ns" { clk divide:inst1|clk_divide traffic:inst|count[3] seg:inst9|LessThan1~2 seg:inst9|WideOr22~2 seg:inst9|WideOr22~3 seg:inst9|WideOr22~4 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.989 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[3] {} seg:inst9|LessThan1~2 {} seg:inst9|WideOr22~2 {} seg:inst9|WideOr22~3 {} seg:inst9|WideOr22~4 {} seg:inst9|seg_reg2.0011_611 {} } { 0.000ns 0.000ns 0.745ns 3.548ns 1.360ns 1.209ns 0.419ns 0.686ns 4.655ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.114ns 0.442ns 0.292ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { traffic:inst|count[0] seg:inst9|Decoder1~1 seg:inst9|seg_reg2.0011_611 } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { traffic:inst|count[0] {} seg:inst9|Decoder1~1 {} seg:inst9|seg_reg2.0011_611 {} } { 0.000ns 0.555ns 1.949ns } { 0.000ns 0.590ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "traffic:inst\|count\[0\] cs clk 7.597 ns register " "Info: tsu for register \"traffic:inst\|count\[0\]\" (data pin = \"cs\", clock pin = \"clk\") is 7.597 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.947 ns + Longest pin register " "Info: + Longest pin to register delay is 14.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cs 1 PIN PIN_23 22 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 22; PIN Node = 'cs'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 200 200 368 216 "cs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.140 ns) + CELL(0.590 ns) 11.199 ns traffic:inst\|Selector1~0 2 COMB LC_X24_Y13_N0 3 " "Info: 2: + IC(9.140 ns) + CELL(0.590 ns) = 11.199 ns; Loc. = LC_X24_Y13_N0; Fanout = 3; COMB Node = 'traffic:inst\|Selector1~0'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "9.730 ns" { cs traffic:inst|Selector1~0 } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.114 ns) 12.463 ns traffic:inst\|Selector20~1 3 COMB LC_X24_Y13_N4 1 " "Info: 3: + IC(1.150 ns) + CELL(0.114 ns) = 12.463 ns; Loc. = LC_X24_Y13_N4; Fanout = 1; COMB Node = 'traffic:inst\|Selector20~1'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { traffic:inst|Selector1~0 traffic:inst|Selector20~1 } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.478 ns) 14.947 ns traffic:inst\|count\[0\] 4 REG LC_X27_Y11_N6 9 " "Info: 4: + IC(2.006 ns) + CELL(0.478 ns) = 14.947 ns; Loc. = LC_X27_Y11_N6; Fanout = 9; REG Node = 'traffic:inst\|count\[0\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { traffic:inst|Selector20~1 traffic:inst|count[0] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.651 ns ( 17.74 % ) " "Info: Total cell delay = 2.651 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.296 ns ( 82.26 % ) " "Info: Total interconnect delay = 12.296 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "14.947 ns" { cs traffic:inst|Selector1~0 traffic:inst|Selector20~1 traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "14.947 ns" { cs {} cs~out0 {} traffic:inst|Selector1~0 {} traffic:inst|Selector20~1 {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 9.140ns 1.150ns 2.006ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.387 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.711 ns) 7.387 ns traffic:inst\|count\[0\] 3 REG LC_X27_Y11_N6 9 " "Info: 3: + IC(3.527 ns) + CELL(0.711 ns) = 7.387 ns; Loc. = LC_X27_Y11_N6; Fanout = 9; REG Node = 'traffic:inst\|count\[0\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.17 % ) " "Info: Total cell delay = 3.115 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.272 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.272 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "14.947 ns" { cs traffic:inst|Selector1~0 traffic:inst|Selector20~1 traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "14.947 ns" { cs {} cs~out0 {} traffic:inst|Selector1~0 {} traffic:inst|Selector20~1 {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 9.140ns 1.150ns 2.006ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.478ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk divide:inst1|clk_divide traffic:inst|count[0] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count[0] {} } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg3\[1\] seg:inst9\|seg3\[1\] 14.342 ns register " "Info: tco from clock \"clk\" to destination pin \"seg3\[1\]\" through register \"seg:inst9\|seg3\[1\]\" is 14.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.413 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.553 ns) + CELL(0.711 ns) 7.413 ns seg:inst9\|seg3\[1\] 3 REG LC_X34_Y14_N9 1 " "Info: 3: + IC(3.553 ns) + CELL(0.711 ns) = 7.413 ns; Loc. = LC_X34_Y14_N9; Fanout = 1; REG Node = 'seg:inst9\|seg3\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { divide:inst1|clk_divide seg:inst9|seg3[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.02 % ) " "Info: Total cell delay = 3.115 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.298 ns ( 57.98 % ) " "Info: Total interconnect delay = 4.298 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.413 ns" { clk divide:inst1|clk_divide seg:inst9|seg3[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.413 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg3[1] {} } { 0.000ns 0.000ns 0.745ns 3.553ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.705 ns + Longest register pin " "Info: + Longest register to pin delay is 6.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg3\[1\] 1 REG LC_X34_Y14_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y14_N9; Fanout = 1; REG Node = 'seg:inst9\|seg3\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg3[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(2.124 ns) 6.705 ns seg3\[1\] 2 PIN PIN_15 0 " "Info: 2: + IC(4.581 ns) + CELL(2.124 ns) = 6.705 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'seg3\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { seg:inst9|seg3[1] seg3[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 31.68 % ) " "Info: Total cell delay = 2.124 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.581 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.581 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { seg:inst9|seg3[1] seg3[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { seg:inst9|seg3[1] {} seg3[1] {} } { 0.000ns 4.581ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.413 ns" { clk divide:inst1|clk_divide seg:inst9|seg3[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.413 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg3[1] {} } { 0.000ns 0.000ns 0.745ns 3.553ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { seg:inst9|seg3[1] seg3[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { seg:inst9|seg3[1] {} seg3[1] {} } { 0.000ns 4.581ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:inst\|mr rst_n clk 3.734 ns register " "Info: th for register \"traffic:inst\|mr\" (data pin = \"rst_n\", clock pin = \"clk\") is 3.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.399 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns divide:inst1\|clk_divide 2 REG LC_X8_Y10_N6 55 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.539 ns) + CELL(0.711 ns) 7.399 ns traffic:inst\|mr 3 REG LC_X11_Y13_N8 3 " "Info: 3: + IC(3.539 ns) + CELL(0.711 ns) = 7.399 ns; Loc. = LC_X11_Y13_N8; Fanout = 3; REG Node = 'traffic:inst\|mr'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.10 % ) " "Info: Total cell delay = 3.115 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 57.90 % ) " "Info: Total interconnect delay = 4.284 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { clk divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|mr {} } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.680 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rst_n 1 PIN PIN_28 60 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 60; PIN Node = 'rst_n'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 184 -112 56 200 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.867 ns) 3.680 ns traffic:inst\|mr 2 REG LC_X11_Y13_N8 3 " "Info: 2: + IC(1.344 ns) + CELL(0.867 ns) = 3.680 ns; Loc. = LC_X11_Y13_N8; Fanout = 3; REG Node = 'traffic:inst\|mr'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { rst_n traffic:inst|mr } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 63.48 % ) " "Info: Total cell delay = 2.336 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 36.52 % ) " "Info: Total interconnect delay = 1.344 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { rst_n traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { rst_n {} rst_n~out0 {} traffic:inst|mr {} } { 0.000ns 0.000ns 1.344ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { clk divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|mr {} } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { rst_n traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { rst_n {} rst_n~out0 {} traffic:inst|mr {} } { 0.000ns 0.000ns 1.344ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 16:15:35 2017 " "Info: Processing ended: Thu Sep 21 16:15:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
