Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: input_process.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : input_process.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : input_process
Output Format                      : NGC
Target Device                      : xc2s50-5-pq208

---- Source Options
Top Module Name                    : input_process
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : input_process.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinx/bin/Tempos/Input_process.vhd in Library work.
Entity <Input_process> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <input_process> (Architecture <Behavioral>).
WARNING:Xst:819 - C:/Xilinx/bin/Tempos/Input_process.vhd line 49: The following signals are missing in the process sensitivity list:
   voltage, tempval.
INFO:Xst:1304 - Contents of register <tempwr> in unit <input_process> never changes during circuit operation. The register is replaced by logic.
Entity <input_process> analyzed. Unit <input_process> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <input_process>.
    Related source file is C:/Xilinx/bin/Tempos/Input_process.vhd.
WARNING:Xst:1780 - Signal <invint> is never used or assigned.
WARNING:Xst:737 - Found 8-bit latch for signal <tempval>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <tempwr>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <input_process> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                          : 1
 8-bit latch                       : 1
# Multiplexers                     : 1
 8-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <input_process> ...
Loading device for application Xst from file 'v50.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block input_process, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : input_process.ngr
Top Level Output File Name         : input_process
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 19

Macro Statistics :
# Multiplexers                     : 1
#      2-to-1 multiplexer          : 1

Cell Usage :
# BELS                             : 10
#      GND                         : 1
#      LUT1                        : 1
#      LUT3                        : 8
# FlipFlops/Latches                : 8
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 8
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50pq208-5 

 Number of Slices:                       5  out of    768     0%  
 Number of Slice Flip Flops:             8  out of   1536     0%  
 Number of 4 input LUTs:                 9  out of   1536     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
intr                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.017ns
   Maximum output required time after clock: 9.931ns
   Maximum combinational path delay: 10.262ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'intr'
Offset:              3.017ns (Levels of Logic = 1)
  Source:            voltage<2> (PAD)
  Destination:       tempval_5 (LATCH)
  Destination Clock: intr rising

  Data Path: voltage<2> to tempval_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.924   1.340  voltage_2_IBUF (voltage_2_IBUF)
     LD:D                      0.753          tempval_5
    ----------------------------------------
    Total                      3.017ns (1.677ns logic, 1.340ns route)
                                       (55.6% logic, 44.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'intr'
Offset:              9.931ns (Levels of Logic = 2)
  Source:            tempval_7 (LATCH)
  Destination:       data<0> (PAD)
  Source Clock:      intr rising

  Data Path: tempval_7 to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   1.421   1.150  tempval_7 (tempval_7)
     LUT3:I1->O            1   0.653   1.150  Mmux_data_Result<7>1 (data_0_OBUF)
     OBUF:I->O                 5.557          data_0_OBUF (data<0>)
    ----------------------------------------
    Total                      9.931ns (7.631ns logic, 2.300ns route)
                                       (76.8% logic, 23.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               10.262ns (Levels of Logic = 3)
  Source:            intr (PAD)
  Destination:       data<0> (PAD)

  Data Path: intr to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            9   0.782   2.120  intr_BUFGP (intr_BUFGP)
     LUT3:I0->O            1   0.653   1.150  Mmux_data_Result<0>1 (data_7_OBUF)
     OBUF:I->O                 5.557          data_7_OBUF (data<7>)
    ----------------------------------------
    Total                     10.262ns (6.992ns logic, 3.270ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
CPU : 2.41 / 3.27 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56552 kilobytes


