#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a1b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a1ce0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23981d0 .functor NOT 1, L_0x23d1ef0, C4<0>, C4<0>, C4<0>;
L_0x23d1c50 .functor XOR 1, L_0x23d1b10, L_0x23d1bb0, C4<0>, C4<0>;
L_0x23d1de0 .functor XOR 1, L_0x23d1c50, L_0x23d1d10, C4<0>, C4<0>;
v0x23cf020_0 .net *"_ivl_10", 0 0, L_0x23d1d10;  1 drivers
v0x23cf120_0 .net *"_ivl_12", 0 0, L_0x23d1de0;  1 drivers
v0x23cf200_0 .net *"_ivl_2", 0 0, L_0x23d1a70;  1 drivers
v0x23cf2c0_0 .net *"_ivl_4", 0 0, L_0x23d1b10;  1 drivers
v0x23cf3a0_0 .net *"_ivl_6", 0 0, L_0x23d1bb0;  1 drivers
v0x23cf4d0_0 .net *"_ivl_8", 0 0, L_0x23d1c50;  1 drivers
v0x23cf5b0_0 .net "a", 0 0, v0x23cd530_0;  1 drivers
v0x23cf650_0 .net "b", 0 0, v0x23cd5d0_0;  1 drivers
v0x23cf6f0_0 .net "c", 0 0, v0x23cd670_0;  1 drivers
v0x23cf790_0 .var "clk", 0 0;
v0x23cf830_0 .net "d", 0 0, v0x23cd7e0_0;  1 drivers
v0x23cf8d0_0 .net "out_dut", 0 0, L_0x23d1740;  1 drivers
v0x23cf970_0 .net "out_ref", 0 0, L_0x23d0940;  1 drivers
v0x23cfa10_0 .var/2u "stats1", 159 0;
v0x23cfab0_0 .var/2u "strobe", 0 0;
v0x23cfb50_0 .net "tb_match", 0 0, L_0x23d1ef0;  1 drivers
v0x23cfc10_0 .net "tb_mismatch", 0 0, L_0x23981d0;  1 drivers
v0x23cfde0_0 .net "wavedrom_enable", 0 0, v0x23cd8d0_0;  1 drivers
v0x23cfe80_0 .net "wavedrom_title", 511 0, v0x23cd970_0;  1 drivers
L_0x23d1a70 .concat [ 1 0 0 0], L_0x23d0940;
L_0x23d1b10 .concat [ 1 0 0 0], L_0x23d0940;
L_0x23d1bb0 .concat [ 1 0 0 0], L_0x23d1740;
L_0x23d1d10 .concat [ 1 0 0 0], L_0x23d0940;
L_0x23d1ef0 .cmp/eeq 1, L_0x23d1a70, L_0x23d1de0;
S_0x23a1e70 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23a1ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23a25f0 .functor NOT 1, v0x23cd670_0, C4<0>, C4<0>, C4<0>;
L_0x2398a90 .functor NOT 1, v0x23cd5d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d0090 .functor AND 1, L_0x23a25f0, L_0x2398a90, C4<1>, C4<1>;
L_0x23d0130 .functor NOT 1, v0x23cd7e0_0, C4<0>, C4<0>, C4<0>;
L_0x23d0260 .functor NOT 1, v0x23cd530_0, C4<0>, C4<0>, C4<0>;
L_0x23d0360 .functor AND 1, L_0x23d0130, L_0x23d0260, C4<1>, C4<1>;
L_0x23d0440 .functor OR 1, L_0x23d0090, L_0x23d0360, C4<0>, C4<0>;
L_0x23d0500 .functor AND 1, v0x23cd530_0, v0x23cd670_0, C4<1>, C4<1>;
L_0x23d05c0 .functor AND 1, L_0x23d0500, v0x23cd7e0_0, C4<1>, C4<1>;
L_0x23d0680 .functor OR 1, L_0x23d0440, L_0x23d05c0, C4<0>, C4<0>;
L_0x23d07f0 .functor AND 1, v0x23cd5d0_0, v0x23cd670_0, C4<1>, C4<1>;
L_0x23d0860 .functor AND 1, L_0x23d07f0, v0x23cd7e0_0, C4<1>, C4<1>;
L_0x23d0940 .functor OR 1, L_0x23d0680, L_0x23d0860, C4<0>, C4<0>;
v0x2398440_0 .net *"_ivl_0", 0 0, L_0x23a25f0;  1 drivers
v0x23984e0_0 .net *"_ivl_10", 0 0, L_0x23d0360;  1 drivers
v0x23cbd20_0 .net *"_ivl_12", 0 0, L_0x23d0440;  1 drivers
v0x23cbde0_0 .net *"_ivl_14", 0 0, L_0x23d0500;  1 drivers
v0x23cbec0_0 .net *"_ivl_16", 0 0, L_0x23d05c0;  1 drivers
v0x23cbff0_0 .net *"_ivl_18", 0 0, L_0x23d0680;  1 drivers
v0x23cc0d0_0 .net *"_ivl_2", 0 0, L_0x2398a90;  1 drivers
v0x23cc1b0_0 .net *"_ivl_20", 0 0, L_0x23d07f0;  1 drivers
v0x23cc290_0 .net *"_ivl_22", 0 0, L_0x23d0860;  1 drivers
v0x23cc370_0 .net *"_ivl_4", 0 0, L_0x23d0090;  1 drivers
v0x23cc450_0 .net *"_ivl_6", 0 0, L_0x23d0130;  1 drivers
v0x23cc530_0 .net *"_ivl_8", 0 0, L_0x23d0260;  1 drivers
v0x23cc610_0 .net "a", 0 0, v0x23cd530_0;  alias, 1 drivers
v0x23cc6d0_0 .net "b", 0 0, v0x23cd5d0_0;  alias, 1 drivers
v0x23cc790_0 .net "c", 0 0, v0x23cd670_0;  alias, 1 drivers
v0x23cc850_0 .net "d", 0 0, v0x23cd7e0_0;  alias, 1 drivers
v0x23cc910_0 .net "out", 0 0, L_0x23d0940;  alias, 1 drivers
S_0x23cca70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23a1ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23cd530_0 .var "a", 0 0;
v0x23cd5d0_0 .var "b", 0 0;
v0x23cd670_0 .var "c", 0 0;
v0x23cd740_0 .net "clk", 0 0, v0x23cf790_0;  1 drivers
v0x23cd7e0_0 .var "d", 0 0;
v0x23cd8d0_0 .var "wavedrom_enable", 0 0;
v0x23cd970_0 .var "wavedrom_title", 511 0;
S_0x23ccd10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23cca70;
 .timescale -12 -12;
v0x23ccf70_0 .var/2s "count", 31 0;
E_0x239ca70/0 .event negedge, v0x23cd740_0;
E_0x239ca70/1 .event posedge, v0x23cd740_0;
E_0x239ca70 .event/or E_0x239ca70/0, E_0x239ca70/1;
E_0x239cca0 .event negedge, v0x23cd740_0;
E_0x23869f0 .event posedge, v0x23cd740_0;
S_0x23cd070 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23cca70;
 .timescale -12 -12;
v0x23cd270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23cd350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23cca70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23cdad0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23a1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23d0aa0 .functor AND 1, L_0x23d0b10, L_0x23d0bd0, v0x23cd670_0, L_0x23d0c90;
L_0x23d0b10 .functor NOT 1, v0x23cd530_0, C4<0>, C4<0>, C4<0>;
L_0x23d0bd0 .functor NOT 1, v0x23cd5d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d0c90 .functor NOT 1, v0x23cd7e0_0, C4<0>, C4<0>, C4<0>;
L_0x23d0d80 .functor AND 1, L_0x23d1010, L_0x23d1110, v0x23cd670_0, v0x23cd7e0_0;
L_0x23d1010 .functor NOT 1, v0x23cd530_0, C4<0>, C4<0>, C4<0>;
L_0x23d1110 .functor NOT 1, v0x23cd5d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d11d0 .functor AND 1, v0x23cd530_0, v0x23cd5d0_0, v0x23cd670_0, v0x23cd7e0_0;
L_0x23d14b0 .functor AND 1, v0x23cd530_0, v0x23cd5d0_0, L_0x23d15b0, L_0x23d16d0;
L_0x23d15b0 .functor NOT 1, v0x23cd670_0, C4<0>, C4<0>, C4<0>;
L_0x23d16d0 .functor NOT 1, v0x23cd7e0_0, C4<0>, C4<0>, C4<0>;
L_0x23d1740 .functor OR 1, L_0x23d0aa0, L_0x23d0d80, L_0x23d1960, L_0x23d14b0;
L_0x23d1960 .functor NOT 1, L_0x23d11d0, C4<0>, C4<0>, C4<0>;
v0x23cddc0_0 .net *"_ivl_0", 0 0, L_0x23d0b10;  1 drivers
v0x23cdea0_0 .net *"_ivl_10", 0 0, L_0x23d15b0;  1 drivers
v0x23cdf80_0 .net *"_ivl_12", 0 0, L_0x23d16d0;  1 drivers
v0x23ce070_0 .net *"_ivl_14", 0 0, L_0x23d1960;  1 drivers
v0x23ce150_0 .net *"_ivl_2", 0 0, L_0x23d0bd0;  1 drivers
v0x23ce280_0 .net *"_ivl_4", 0 0, L_0x23d0c90;  1 drivers
v0x23ce360_0 .net *"_ivl_6", 0 0, L_0x23d1010;  1 drivers
v0x23ce440_0 .net *"_ivl_8", 0 0, L_0x23d1110;  1 drivers
v0x23ce520_0 .net "a", 0 0, v0x23cd530_0;  alias, 1 drivers
v0x23ce5c0_0 .net "b", 0 0, v0x23cd5d0_0;  alias, 1 drivers
v0x23ce6b0_0 .net "c", 0 0, v0x23cd670_0;  alias, 1 drivers
v0x23ce7a0_0 .net "d", 0 0, v0x23cd7e0_0;  alias, 1 drivers
v0x23ce890_0 .net "out", 0 0, L_0x23d1740;  alias, 1 drivers
v0x23ce950_0 .net "w1", 0 0, L_0x23d0aa0;  1 drivers
v0x23cea10_0 .net "w2", 0 0, L_0x23d0d80;  1 drivers
v0x23cead0_0 .net "w3", 0 0, L_0x23d11d0;  1 drivers
v0x23ceb90_0 .net "w4", 0 0, L_0x23d14b0;  1 drivers
S_0x23cee00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23a1ce0;
 .timescale -12 -12;
E_0x239c810 .event anyedge, v0x23cfab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23cfab0_0;
    %nor/r;
    %assign/vec4 v0x23cfab0_0, 0;
    %wait E_0x239c810;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23cca70;
T_3 ;
    %fork t_1, S_0x23ccd10;
    %jmp t_0;
    .scope S_0x23ccd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23ccf70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd5d0_0, 0;
    %assign/vec4 v0x23cd530_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23869f0;
    %load/vec4 v0x23ccf70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23ccf70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd5d0_0, 0;
    %assign/vec4 v0x23cd530_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x239cca0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23cd350;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239ca70;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd670_0, 0;
    %assign/vec4 v0x23cd7e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23cca70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23a1ce0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23cf790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23cfab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23a1ce0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23cf790_0;
    %inv;
    %store/vec4 v0x23cf790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23a1ce0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23cd740_0, v0x23cfc10_0, v0x23cf5b0_0, v0x23cf650_0, v0x23cf6f0_0, v0x23cf830_0, v0x23cf970_0, v0x23cf8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23a1ce0;
T_7 ;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23a1ce0;
T_8 ;
    %wait E_0x239ca70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23cfa10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23cfa10_0, 4, 32;
    %load/vec4 v0x23cfb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23cfa10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23cfa10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23cfa10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23cf970_0;
    %load/vec4 v0x23cf970_0;
    %load/vec4 v0x23cf8d0_0;
    %xor;
    %load/vec4 v0x23cf970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23cfa10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23cfa10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23cfa10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter0/response4/top_module.sv";
