20:42:03 DEBUG : Logs will be stored at 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/IDE.log'.
20:42:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\temp_xsdb_launch_script.tcl
20:42:05 INFO  : Registering command handlers for Vitis TCF services
20:42:06 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

20:42:06 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

20:42:06 ERROR : (XSDB Server)'\gnuwin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

20:42:06 INFO  : Platform repository initialization has completed.
20:42:07 INFO  : XSCT server has started successfully.
20:42:08 INFO  : plnx-install-location is set to ''
20:42:08 INFO  : Successfully done setting XSCT server connection channel  
20:42:08 INFO  : Successfully done query RDI_DATADIR 
20:42:08 INFO  : Successfully done setting workspace for the tool. 
20:43:37 INFO  : Result from executing command 'getProjects': 7k325t_platform
20:43:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:45:59 INFO  : Result from executing command 'getProjects': 7k325t_platform
20:45:59 INFO  : Result from executing command 'getPlatforms': 7k325t_platform|C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/7k325t_platform.xpfm;xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:48:34 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
20:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:49:21 INFO  : 'jtag frequency' command is executed.
20:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
20:49:22 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
20:49:22 INFO  : Context for processor 'microblaze_0' is selected.
20:49:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
20:49:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:49:22 INFO  : Context for processor 'microblaze_0' is selected.
20:49:22 INFO  : System reset is completed.
20:49:25 INFO  : 'after 3000' command is executed.
20:49:25 INFO  : Context for processor 'microblaze_0' is selected.
20:49:25 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
20:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

20:49:26 INFO  : Context for processor 'microblaze_0' is selected.
20:49:26 INFO  : 'con' command is executed.
20:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:49:26 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
20:51:01 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/download.bit' is generated.
20:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
20:51:02 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/download.bit"
21:01:53 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:02:02 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:02:21 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:02:26 INFO  : Disconnected from the channel tcfchan#2.
21:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:02:27 INFO  : 'jtag frequency' command is executed.
21:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:02:28 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
21:02:29 INFO  : Context for processor 'microblaze_0' is selected.
21:02:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
21:02:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:02:29 INFO  : Context for processor 'microblaze_0' is selected.
21:02:29 INFO  : System reset is completed.
21:02:32 INFO  : 'after 3000' command is executed.
21:02:32 INFO  : Context for processor 'microblaze_0' is selected.
21:02:32 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
21:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

21:02:32 INFO  : Context for processor 'microblaze_0' is selected.
21:02:32 INFO  : 'con' command is executed.
21:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:02:32 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
21:04:21 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:04:27 INFO  : Disconnected from the channel tcfchan#3.
21:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:28 INFO  : 'jtag frequency' command is executed.
21:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:04:29 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
21:04:29 INFO  : Context for processor 'microblaze_0' is selected.
21:04:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
21:04:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:04:29 INFO  : Context for processor 'microblaze_0' is selected.
21:04:29 INFO  : System reset is completed.
21:04:32 INFO  : 'after 3000' command is executed.
21:04:32 INFO  : Context for processor 'microblaze_0' is selected.
21:04:32 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
21:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

21:04:32 INFO  : Context for processor 'microblaze_0' is selected.
21:04:32 INFO  : 'con' command is executed.
21:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:04:32 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
21:21:39 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:21:42 INFO  : Disconnected from the channel tcfchan#4.
21:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:22:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:22:07 INFO  : 'jtag frequency' command is executed.
21:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:22:08 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
21:22:08 INFO  : Context for processor 'microblaze_0' is selected.
21:22:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
21:22:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:22:08 INFO  : Context for processor 'microblaze_0' is selected.
21:22:08 INFO  : System reset is completed.
21:22:11 INFO  : 'after 3000' command is executed.
21:22:11 INFO  : Context for processor 'microblaze_0' is selected.
21:22:11 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
21:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

21:22:11 INFO  : Context for processor 'microblaze_0' is selected.
21:22:11 INFO  : 'con' command is executed.
21:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:22:11 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
21:41:53 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
21:41:59 INFO  : Disconnected from the channel tcfchan#5.
21:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:42:00 INFO  : 'jtag frequency' command is executed.
21:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:42:01 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
21:42:01 INFO  : Context for processor 'microblaze_0' is selected.
21:42:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
21:42:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:01 INFO  : Context for processor 'microblaze_0' is selected.
21:42:01 INFO  : System reset is completed.
21:42:04 INFO  : 'after 3000' command is executed.
21:42:04 INFO  : Context for processor 'microblaze_0' is selected.
21:42:04 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
21:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

21:42:04 INFO  : Context for processor 'microblaze_0' is selected.
21:42:04 INFO  : 'con' command is executed.
21:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:04 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
22:00:58 INFO  : Checking for BSP changes to sync application flags for project 'app'...
22:04:16 INFO  : Checking for BSP changes to sync application flags for project 'app'...
22:04:30 INFO  : Checking for BSP changes to sync application flags for project 'app'...
22:07:26 INFO  : Disconnected from the channel tcfchan#6.
22:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:07:27 INFO  : 'jtag frequency' command is executed.
22:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
22:07:28 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
22:07:29 INFO  : Context for processor 'microblaze_0' is selected.
22:07:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
22:07:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:07:29 INFO  : Context for processor 'microblaze_0' is selected.
22:07:29 INFO  : System reset is completed.
22:07:32 INFO  : 'after 3000' command is executed.
22:07:32 INFO  : Context for processor 'microblaze_0' is selected.
22:07:32 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
22:07:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

22:07:32 INFO  : Context for processor 'microblaze_0' is selected.
22:07:32 INFO  : 'con' command is executed.
22:07:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:07:32 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
22:09:58 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
22:11:25 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/download.bit' is generated.
10:40:23 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
10:40:55 INFO  : Checking for BSP changes to sync application flags for project 'golden_iprog'...
10:41:21 INFO  : Disconnected from the channel tcfchan#7.
10:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:41:23 INFO  : 'jtag frequency' command is executed.
10:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
10:41:24 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit"
10:41:24 INFO  : Context for processor 'microblaze_0' is selected.
10:41:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa'.
10:41:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:41:24 INFO  : Context for processor 'microblaze_0' is selected.
10:41:24 INFO  : System reset is completed.
10:41:27 INFO  : 'after 3000' command is executed.
10:41:27 INFO  : Context for processor 'microblaze_0' is selected.
10:41:27 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf' is downloaded to processor 'microblaze_0'.
10:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/7k325t_platform/export/7k325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/Debug/golden_iprog.elf
----------------End of Script----------------

10:41:27 INFO  : Context for processor 'microblaze_0' is selected.
10:41:27 INFO  : 'con' command is executed.
10:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:41:27 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example3\vitis_ide_v1\golden_iprog_system\_ide\scripts\debugger_golden_iprog-default.tcl'
10:42:18 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide_v1/golden_iprog/_ide/bitstream/download.bit' is generated.
12:36:48 INFO  : Disconnected from the channel tcfchan#8.
