\hypertarget{struct_m_p_u___type}{\section{M\-P\-U\-\_\-\-Type Struct Reference}
\label{struct_m_p_u___type}\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}}
}


Structure type to access the Memory Protection Unit (M\-P\-U).  




{\ttfamily \#include $<$core\-\_\-cm0plus.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a6ae8a8c3a4909ae41447168d793608f7}{T\-Y\-P\-E}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_aab33593671948b93b1c0908d78779328}{C\-T\-R\-L}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_afd8de96a5d574c3953e2106e782f9833}{R\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a3f2e2448a77aadacd9f394f6c4c708d9}{R\-B\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_adc65d266d15ce9ba57b3d127e8267f03}{R\-A\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a4dbcffa0a71c31e521b645b34b40e639}{R\-B\-A\-R\-\_\-\-A1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a94222f9a8637b5329016e18f08af7185}{R\-A\-S\-R\-\_\-\-A1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a8703a00626dba046b841c0db6c78c395}{R\-B\-A\-R\-\_\-\-A2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a0aac7727a6225c6aa00627c36d51d014}{R\-A\-S\-R\-\_\-\-A2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_a9fda17c37b85ef317c7c8688ff8c5804}{R\-B\-A\-R\-\_\-\-A3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_m_p_u___type_aced0b908173b9a4bae4f59452f0cdb0d}{R\-A\-S\-R\-\_\-\-A3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Memory Protection Unit (M\-P\-U). 

Definition at line 466 of file core\-\_\-cm0plus.\-h.



\subsection{Field Documentation}
\hypertarget{struct_m_p_u___type_aab33593671948b93b1c0908d78779328}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!C\-T\-R\-L@{C\-T\-R\-L}}
\index{C\-T\-R\-L@{C\-T\-R\-L}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-C\-T\-R\-L}}\label{struct_m_p_u___type_aab33593671948b93b1c0908d78779328}
Offset\-: 0x004 (R/\-W) M\-P\-U Control Register

Offset\-: 0x04 M\-P\-U Control Register 

Definition at line 469 of file core\-\_\-cm0plus.\-h.

\hypertarget{struct_m_p_u___type_adc65d266d15ce9ba57b3d127e8267f03}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-A\-S\-R@{R\-A\-S\-R}}
\index{R\-A\-S\-R@{R\-A\-S\-R}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-A\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-A\-S\-R}}\label{struct_m_p_u___type_adc65d266d15ce9ba57b3d127e8267f03}
Offset\-: 0x010 (R/\-W) M\-P\-U Region Attribute and Size Register

Offset\-: 0x10 M\-P\-U Region Attribute and Size Register 

Definition at line 472 of file core\-\_\-cm0plus.\-h.

\hypertarget{struct_m_p_u___type_a94222f9a8637b5329016e18f08af7185}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-A\-S\-R\-\_\-\-A1@{R\-A\-S\-R\-\_\-\-A1}}
\index{R\-A\-S\-R\-\_\-\-A1@{R\-A\-S\-R\-\_\-\-A1}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-A\-S\-R\-\_\-\-A1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-A\-S\-R\-\_\-\-A1}}\label{struct_m_p_u___type_a94222f9a8637b5329016e18f08af7185}
Offset\-: 0x018 (R/\-W) M\-P\-U Alias 1 Region Attribute and Size Register

Offset\-: 0x18 M\-P\-U Alias 1 Region Attribute and Size Register 

Definition at line 1033 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_a0aac7727a6225c6aa00627c36d51d014}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-A\-S\-R\-\_\-\-A2@{R\-A\-S\-R\-\_\-\-A2}}
\index{R\-A\-S\-R\-\_\-\-A2@{R\-A\-S\-R\-\_\-\-A2}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-A\-S\-R\-\_\-\-A2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-A\-S\-R\-\_\-\-A2}}\label{struct_m_p_u___type_a0aac7727a6225c6aa00627c36d51d014}
Offset\-: 0x020 (R/\-W) M\-P\-U Alias 2 Region Attribute and Size Register

Offset\-: 0x20 M\-P\-U Alias 2 Region Attribute and Size Register 

Definition at line 1035 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_aced0b908173b9a4bae4f59452f0cdb0d}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-A\-S\-R\-\_\-\-A3@{R\-A\-S\-R\-\_\-\-A3}}
\index{R\-A\-S\-R\-\_\-\-A3@{R\-A\-S\-R\-\_\-\-A3}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-A\-S\-R\-\_\-\-A3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-A\-S\-R\-\_\-\-A3}}\label{struct_m_p_u___type_aced0b908173b9a4bae4f59452f0cdb0d}
Offset\-: 0x028 (R/\-W) M\-P\-U Alias 3 Region Attribute and Size Register

Offset\-: 0x28 M\-P\-U Alias 3 Region Attribute and Size Register 

Definition at line 1037 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_a3f2e2448a77aadacd9f394f6c4c708d9}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-B\-A\-R@{R\-B\-A\-R}}
\index{R\-B\-A\-R@{R\-B\-A\-R}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-B\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-B\-A\-R}}\label{struct_m_p_u___type_a3f2e2448a77aadacd9f394f6c4c708d9}
Offset\-: 0x00\-C (R/\-W) M\-P\-U Region Base Address Register

Offset\-: 0x0\-C M\-P\-U Region Base Address Register 

Definition at line 471 of file core\-\_\-cm0plus.\-h.

\hypertarget{struct_m_p_u___type_a4dbcffa0a71c31e521b645b34b40e639}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-B\-A\-R\-\_\-\-A1@{R\-B\-A\-R\-\_\-\-A1}}
\index{R\-B\-A\-R\-\_\-\-A1@{R\-B\-A\-R\-\_\-\-A1}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-B\-A\-R\-\_\-\-A1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-B\-A\-R\-\_\-\-A1}}\label{struct_m_p_u___type_a4dbcffa0a71c31e521b645b34b40e639}
Offset\-: 0x014 (R/\-W) M\-P\-U Alias 1 Region Base Address Register

Offset\-: 0x14 M\-P\-U Alias 1 Region Base Address Register 

Definition at line 1032 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_a8703a00626dba046b841c0db6c78c395}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-B\-A\-R\-\_\-\-A2@{R\-B\-A\-R\-\_\-\-A2}}
\index{R\-B\-A\-R\-\_\-\-A2@{R\-B\-A\-R\-\_\-\-A2}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-B\-A\-R\-\_\-\-A2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-B\-A\-R\-\_\-\-A2}}\label{struct_m_p_u___type_a8703a00626dba046b841c0db6c78c395}
Offset\-: 0x01\-C (R/\-W) M\-P\-U Alias 2 Region Base Address Register

Offset\-: 0x1\-C M\-P\-U Alias 2 Region Base Address Register 

Definition at line 1034 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_a9fda17c37b85ef317c7c8688ff8c5804}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-B\-A\-R\-\_\-\-A3@{R\-B\-A\-R\-\_\-\-A3}}
\index{R\-B\-A\-R\-\_\-\-A3@{R\-B\-A\-R\-\_\-\-A3}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-B\-A\-R\-\_\-\-A3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-B\-A\-R\-\_\-\-A3}}\label{struct_m_p_u___type_a9fda17c37b85ef317c7c8688ff8c5804}
Offset\-: 0x024 (R/\-W) M\-P\-U Alias 3 Region Base Address Register

Offset\-: 0x24 M\-P\-U Alias 3 Region Base Address Register 

Definition at line 1036 of file core\-\_\-cm3.\-h.

\hypertarget{struct_m_p_u___type_afd8de96a5d574c3953e2106e782f9833}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!R\-N\-R@{R\-N\-R}}
\index{R\-N\-R@{R\-N\-R}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{R\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-R\-N\-R}}\label{struct_m_p_u___type_afd8de96a5d574c3953e2106e782f9833}
Offset\-: 0x008 (R/\-W) M\-P\-U Region R\-N\-Rber Register

Offset\-: 0x08 M\-P\-U Region R\-N\-Rber Register 

Definition at line 470 of file core\-\_\-cm0plus.\-h.

\hypertarget{struct_m_p_u___type_a6ae8a8c3a4909ae41447168d793608f7}{\index{M\-P\-U\-\_\-\-Type@{M\-P\-U\-\_\-\-Type}!T\-Y\-P\-E@{T\-Y\-P\-E}}
\index{T\-Y\-P\-E@{T\-Y\-P\-E}!MPU_Type@{M\-P\-U\-\_\-\-Type}}
\subsubsection[{T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I {\bf uint32\-\_\-t} M\-P\-U\-\_\-\-Type\-::\-T\-Y\-P\-E}}\label{struct_m_p_u___type_a6ae8a8c3a4909ae41447168d793608f7}
Offset\-: 0x000 (R/ ) M\-P\-U Type Register

Offset\-: 0x00 M\-P\-U Type Register 

Definition at line 468 of file core\-\_\-cm0plus.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/\hyperlink{core__cm0plus_8h}{core\-\_\-cm0plus.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/\hyperlink{_common_2_libraries_2_c_m_s_i_s3_2_include_2core__cm3_8h}{core\-\_\-cm3.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/\hyperlink{core__sc000_8h}{core\-\_\-sc000.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{_s_t_m32_f10x_2_libraries_2_c_m_s_i_s_2_core_2_c_m3_2core__cm3_8h}{core\-\_\-cm3.\-h}\end{DoxyCompactItemize}
