\hypertarget{group__ALT__GPIO__API__CONFIG}{}\section{General-\/\+Purpose IO Configuration Functions}
\label{group__ALT__GPIO__API__CONFIG}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga59a09621c4d2fa01dc9d8cc287c11e9a}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga757cd8797c8bb2ed86d75d961ce9041b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae4215fdba724cf1aa2ddefdcadabe622}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67a88b60b11c04f02163831d396f5d113e6}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67ad0e3bcc78f61ace75e7726c1bb6e7067}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465af9089643fe47a249dd0f6a0238a38d1b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+E\+V\+E\+L\+\_\+\+T\+R\+I\+G\+\_\+\+I\+NT}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465a3fde691fa9fe922b5f850e4bb0455849}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+E\+D\+G\+E\+\_\+\+T\+R\+I\+G\+\_\+\+I\+NT}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633af05ba0e12a3c4da0e3dd1435fb38da47}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633a0e22eed4ec632a4ce7085bf727c68855}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a764fad268fd316a841e43756d3aa9032}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+N\+O\+D\+E\+B\+O\+U\+N\+CE}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a9db9dc40716d5532123e40939eb5416c}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+CE}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46afc867498ec4a9a01c25cb7015c050a3d}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+N\+O\+S\+Y\+NC}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46a0b48e78910d2de72d018e1270c2fe92b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+NC}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefad9e0b4aa4d8f882dfbf4fc29398df097}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+Z\+E\+RO}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefa83964d27393a5f8c0a18ef2dd12b7a2d}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+O\+NE}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a4a5df10185c2295ccb9fdfa2d140d2e7}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a300cfd99e4eb5b329f6724c738f610c0}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TB}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70af84c117dd9d6f1af06c5b28ab9c5004e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TC}}, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70ae5b3b07610adbe4f0e5e0c7064037bbb}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+U\+N\+K\+N\+O\+WN}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adc07559f2aaa23ed90f951156a6f6430}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T0}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W0, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aed59303bcbaf6710d064666fb59b7442}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T1}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W1, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab8120fd9ccc622d3e867abd9690fa92b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T2}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W2, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a7bf6f19a4aaae33296e2a512aadfbd80}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T3}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W3, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a1a9b6be373af3551cfc16ec9f3c0a470}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T4}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W4, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a73b3c94a49290e6ce272d25dc70413f1}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T5}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W5, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a21092843db864f0e2e80eca72eddea95}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T6}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W6, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ad7d9c570812726ea2adf409b4edccfa8}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T7}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W7, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a832c14fa4e7bd9d4f8bde3f0d2640e6e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T8}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W8, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a881b8d1675be3bc965bf7482e2f8163a}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T9}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W9, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0c999b39af7d3e15d5518180934c6234}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T10}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W10, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a8023507d9b9fca630218f7ca32871f3a}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T11}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W11, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ade8996715950b5633ab90d64f4ae4f76}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T12}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W12, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aece8081a04b374a79f83fa53dc85f353}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T13}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W13, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aa2c2dd38563b01f9c6beb9fbcb7a72d9}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T14}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W14, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8c675e47bd615d3bd32b768b913b39e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T15}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W15, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab4dfda8a6c3bdbde8ffbd87464a6ab9e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T16}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W16, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae6bd3058bbb6556cddffb2266628cbca}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T17}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W17, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a507313e9351867e4740d287c5fedb520}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T18}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W18, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8fd7d1ff9e2f3ade3ec989303138cce}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T19}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W19, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af8f142c4621be9ac8cbd398f2a99f531}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T20}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W20, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0935ae4038fdac83dcde14d59a51ebcd}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T21}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W21, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af46f5cc034dca89230e0d35c9d5cc59d}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T22}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W22, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a13c988ca96c1876a241eb7d716e5f107}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T23}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W23, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a6df86ecdd4967bf24ca91b60cf8ab8c0}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T24}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W24, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a851147a3dea4c092e5a0f27aa008dcdb}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T25}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W25, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0cf293cf1e55ccf00b9641e3f344ec96}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T26}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W26, 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adfc6671453a9e54c425e84e8badbf504}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T27}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W27, 
\newline
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae72b9e553a8a131c6f6f373bb648cafa}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T28}} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W28, 
{\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T29} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W29, 
{\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T30} = A\+L\+T\+\_\+\+T\+W\+O\+\_\+\+T\+O\+\_\+\+P\+O\+W30, 
{\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T31} = (int32\+\_\+t) (1UL$<$$<$31), 
\newline
{\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+N\+U\+M\+\_\+\+M\+AX} = (28), 
{\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+\_\+\+M\+AX} = (1 $<$$<$ A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+N\+U\+M\+\_\+\+M\+AX), 
{\bfseries A\+L\+T\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+S\+I\+G\+N\+A\+LS} = (32)
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga73f3803528b84ab1993572562614b3ed}{alt\+\_\+gpio\+\_\+init}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gab11a905441c80c990100c33b4dac01a5}{alt\+\_\+gpio\+\_\+uninit}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae7ff5fe93b46ea71b6983b1cc15177f8}{alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga9e13616f27e42a4befa4faf31fcba910}{alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga17555010b17db660fe66b97f8ab7d097}{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+write}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t val)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaedba1cb550b10857f2d69adea7f5e181}{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+read}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga7464ad71bf31ecc59943be3df4f58c1f}{alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga371b473428c4fe83d72d71d3fac76d6a}{alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga65d15bcd67c5c4388fbeff6e015a5296}{alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaa829b835ee178d689b7259483947f979}{alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaad9e73235f34f2e08f07f8cca9d10afb}{alt\+\_\+gpio\+\_\+port\+\_\+config}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}} dir, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}} type, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}} pol, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}} debounc, uint32\+\_\+t data)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This functional group contains functions to control, configure and manage the general-\/purpose \mbox{\hyperlink{structIO}{IO}} signals as individual signals or as groups of signals. This group of functions can operate on multiple bits within the same G\+P\+IO port and accepts a bit mask to specify which bits an operation will operate on. Other bits within the same G\+P\+IO port are not changed.

This example shows how multiple drivers or applications can use this feature to easily prevent conflict while accessing the same G\+P\+IO port\+: \begin{DoxyVerb}#define DRIVER_0_GPIO_MSK   0x0010FF03;
#define DRIVER_1_GPIO_MSK   0x002000F8;
#define DRIVER_2_GPIO_MSK   0x03C00004;
#define DRIVER_3_GPIO_MSK   0x000F0000;

   alt_gpio_port_data_write(ALT_GPIO_PORTA, DRIVER_0_GPIO_MSK, init_val0);
   alt_gpio_port_data_write(ALT_GPIO_PORTA, DRIVER_1_GPIO_MSK, init_val1);
   alt_gpio_port_data_write(ALT_GPIO_PORTA, DRIVER_2_GPIO_MSK, init_val2);
   alt_gpio_port_data_write(ALT_GPIO_PORTA, DRIVER_3_GPIO_MSK, init_val3);
   alt_gpio_port_int_type_set(ALT_GPIO_PORTA, DRIVER_1_GPIO_MSK, config_val1);
\end{DoxyVerb}
 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga757cd8797c8bb2ed86d75d961ce9041b}\label{group__ALT__GPIO__API__CONFIG_ga757cd8797c8bb2ed86d75d961ce9041b}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DATA\_t@{ALT\_GPIO\_PIN\_DATA\_t}}
\index{ALT\_GPIO\_PIN\_DATA\_t@{ALT\_GPIO\_PIN\_DATA\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DATA\_t}{ALT\_GPIO\_PIN\_DATA\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga757cd8797c8bb2ed86d75d961ce9041b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+t}}}

This type definition enumerates the possible data states of the G\+P\+IO bits. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}\label{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DEBOUNCE\_t@{ALT\_GPIO\_PIN\_DEBOUNCE\_t}}
\index{ALT\_GPIO\_PIN\_DEBOUNCE\_t@{ALT\_GPIO\_PIN\_DEBOUNCE\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DEBOUNCE\_t}{ALT\_GPIO\_PIN\_DEBOUNCE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}}}

This type definition enumerates whether or not the debounce metastability flip-\/flops are inserted or not. These are used to debounce signals presented to the G\+P\+IO inputs. A signal must be steady for two periods of the gpio\+\_\+db\+\_\+clk clock before it is considered valid. The frequency of the gpio\+\_\+db\+\_\+clk clock may be set using the Clock Manager A\+PI. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}\label{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DIR\_t@{ALT\_GPIO\_PIN\_DIR\_t}}
\index{ALT\_GPIO\_PIN\_DIR\_t@{ALT\_GPIO\_PIN\_DIR\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DIR\_t}{ALT\_GPIO\_PIN\_DIR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}}}

This type definition enumerates the data direction (input or output) of the G\+P\+IO signals. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}\label{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_POL\_t@{ALT\_GPIO\_PIN\_POL\_t}}
\index{ALT\_GPIO\_PIN\_POL\_t@{ALT\_GPIO\_PIN\_POL\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_POL\_t}{ALT\_GPIO\_PIN\_POL\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}}}

This type definition enumerates the polarity of the interrupt sources (falling-\/edge or rising-\/edge for edge-\/triggered interrupts, active-\/low or active-\/high for level-\/triggered interrupts) of the G\+P\+IO signals. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga59a09621c4d2fa01dc9d8cc287c11e9a}\label{group__ALT__GPIO__API__CONFIG_ga59a09621c4d2fa01dc9d8cc287c11e9a}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_SYNC\_t@{ALT\_GPIO\_PIN\_SYNC\_t}}
\index{ALT\_GPIO\_PIN\_SYNC\_t@{ALT\_GPIO\_PIN\_SYNC\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_SYNC\_t}{ALT\_GPIO\_PIN\_SYNC\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga59a09621c4d2fa01dc9d8cc287c11e9a}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+t}}}

This type definition enumerates whether or not level-\/sensitive interrupts are synchronized to the internal pclk\+\_\+intr clock. It has no effect for G\+P\+IO signals that are selected as outputs, or if the interrupt is not enabled, or if the interrupt is set to be edge-\/triggered. This is a port-\/wide option. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}\label{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_TYPE\_t@{ALT\_GPIO\_PIN\_TYPE\_t}}
\index{ALT\_GPIO\_PIN\_TYPE\_t@{ALT\_GPIO\_PIN\_TYPE\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_TYPE\_t}{ALT\_GPIO\_PIN\_TYPE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}}}

This type definition enumerates the type of interrupt source (level-\/triggered or edge-\/triggered) of the G\+P\+IO signals. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}\label{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORT\_t@{ALT\_GPIO\_PORT\_t}}
\index{ALT\_GPIO\_PORT\_t@{ALT\_GPIO\_PORT\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PORT\_t}{ALT\_GPIO\_PORT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}

This type definition enumerates the G\+P\+IO ports that the G\+P\+IO manager handles. \mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gae4215fdba724cf1aa2ddefdcadabe622}\label{group__ALT__GPIO__API__CONFIG_gae4215fdba724cf1aa2ddefdcadabe622}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORTBIT\_t@{ALT\_GPIO\_PORTBIT\_t}}
\index{ALT\_GPIO\_PORTBIT\_t@{ALT\_GPIO\_PORTBIT\_t}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PORTBIT\_t}{ALT\_GPIO\_PORTBIT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+e}}  \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae4215fdba724cf1aa2ddefdcadabe622}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+t}}}

This type definition enumerates the individual bits within the G\+P\+IO ports used by the G\+P\+IO manager. The bit-\/ordering must match the hardware bit-\/ordering. Since the ordering and packing of bitfields is not standardized in C/\+C++, the following are defined as masks. ~\newline
For example, to set bits 3 and 4 of G\+P\+IO port B outputs (assuming the bits had previously been set to outputs), the user could use the syntax\+: \begin{DoxyParagraph}{}
{\bfseries{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+write}}({\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TB}}, {\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T3}} {\bfseries{}}$\vert$ {\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T4}}); 
\end{DoxyParagraph}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}\label{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DATA\_e@{ALT\_GPIO\_PIN\_DATA\_e}}
\index{ALT\_GPIO\_PIN\_DATA\_e@{ALT\_GPIO\_PIN\_DATA\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DATA\_e}{ALT\_GPIO\_PIN\_DATA\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac392f6d8108c038acc4ab0b1533c2eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+e}}}

This type definition enumerates the possible data states of the G\+P\+IO bits. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_DATAZERO@{ALT\_GPIO\_PIN\_DATAZERO}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DATAZERO@{ALT\_GPIO\_PIN\_DATAZERO}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefad9e0b4aa4d8f882dfbf4fc29398df097}\label{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefad9e0b4aa4d8f882dfbf4fc29398df097}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+Z\+E\+RO&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_DATAONE@{ALT\_GPIO\_PIN\_DATAONE}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DATAONE@{ALT\_GPIO\_PIN\_DATAONE}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefa83964d27393a5f8c0a18ef2dd12b7a2d}\label{group__ALT__GPIO__API__CONFIG_ggac392f6d8108c038acc4ab0b1533c2eefa83964d27393a5f8c0a18ef2dd12b7a2d}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+O\+NE&\subsection*{}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}\label{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DEBOUNCE\_e@{ALT\_GPIO\_PIN\_DEBOUNCE\_e}}
\index{ALT\_GPIO\_PIN\_DEBOUNCE\_e@{ALT\_GPIO\_PIN\_DEBOUNCE\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DEBOUNCE\_e}{ALT\_GPIO\_PIN\_DEBOUNCE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0c161a7f66ca55815c2e41bb914ded83}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+e}}}

This type definition enumerates whether or not the debounce metastability flip-\/flops are inserted or not. These are used to debounce signals presented to the G\+P\+IO inputs. A signal must be steady for two periods of the gpio\+\_\+db\+\_\+clk clock before it is considered valid. The frequency of the gpio\+\_\+db\+\_\+clk clock may be set using the Clock Manager A\+PI. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_NODEBOUNCE@{ALT\_GPIO\_PIN\_NODEBOUNCE}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_NODEBOUNCE@{ALT\_GPIO\_PIN\_NODEBOUNCE}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a764fad268fd316a841e43756d3aa9032}\label{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a764fad268fd316a841e43756d3aa9032}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+N\+O\+D\+E\+B\+O\+U\+N\+CE&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_DEBOUNCE@{ALT\_GPIO\_PIN\_DEBOUNCE}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DEBOUNCE@{ALT\_GPIO\_PIN\_DEBOUNCE}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a9db9dc40716d5532123e40939eb5416c}\label{group__ALT__GPIO__API__CONFIG_gga0c161a7f66ca55815c2e41bb914ded83a9db9dc40716d5532123e40939eb5416c}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+CE&\subsection*{}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}\label{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_DIR\_e@{ALT\_GPIO\_PIN\_DIR\_e}}
\index{ALT\_GPIO\_PIN\_DIR\_e@{ALT\_GPIO\_PIN\_DIR\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_DIR\_e}{ALT\_GPIO\_PIN\_DIR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga788d8a869480b2f3743c8ba1c382df67}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+e}}}

This type definition enumerates the data direction (input or output) of the G\+P\+IO signals. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_INPUT@{ALT\_GPIO\_PIN\_INPUT}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_INPUT@{ALT\_GPIO\_PIN\_INPUT}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67a88b60b11c04f02163831d396f5d113e6}\label{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67a88b60b11c04f02163831d396f5d113e6}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_OUTPUT@{ALT\_GPIO\_PIN\_OUTPUT}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_OUTPUT@{ALT\_GPIO\_PIN\_OUTPUT}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67ad0e3bcc78f61ace75e7726c1bb6e7067}\label{group__ALT__GPIO__API__CONFIG_gga788d8a869480b2f3743c8ba1c382df67ad0e3bcc78f61ace75e7726c1bb6e7067}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT&\subsection*{}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}\label{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_POL\_e@{ALT\_GPIO\_PIN\_POL\_e}}
\index{ALT\_GPIO\_PIN\_POL\_e@{ALT\_GPIO\_PIN\_POL\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_POL\_e}{ALT\_GPIO\_PIN\_POL\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga0b9b54154f761155bf331b3f0e794633}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+e}}}

This type definition enumerates the polarity of the interrupt sources (falling-\/edge or rising-\/edge for edge-\/triggered interrupts, active-\/low or active-\/high for level-\/triggered interrupts) of the G\+P\+IO signals. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_ACTIVE\_LOW@{ALT\_GPIO\_PIN\_ACTIVE\_LOW}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_ACTIVE\_LOW@{ALT\_GPIO\_PIN\_ACTIVE\_LOW}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633af05ba0e12a3c4da0e3dd1435fb38da47}\label{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633af05ba0e12a3c4da0e3dd1435fb38da47}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW&Indicates active-\/low for level-\/triggered interrupts and falling-\/edge for edge-\/triggered interrupts \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_ACTIVE\_HIGH@{ALT\_GPIO\_PIN\_ACTIVE\_HIGH}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_ACTIVE\_HIGH@{ALT\_GPIO\_PIN\_ACTIVE\_HIGH}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633a0e22eed4ec632a4ce7085bf727c68855}\label{group__ALT__GPIO__API__CONFIG_gga0b9b54154f761155bf331b3f0e794633a0e22eed4ec632a4ce7085bf727c68855}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH&Indicates active-\/high for level-\/triggered interrupts and rising-\/edge for edge-\/triggered interrupt \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}\label{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_SYNC\_e@{ALT\_GPIO\_PIN\_SYNC\_e}}
\index{ALT\_GPIO\_PIN\_SYNC\_e@{ALT\_GPIO\_PIN\_SYNC\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_SYNC\_e}{ALT\_GPIO\_PIN\_SYNC\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga77dc8aa651f28ec168db805e9053fe46}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+N\+C\+\_\+e}}}

This type definition enumerates whether or not level-\/sensitive interrupts are synchronized to the internal pclk\+\_\+intr clock. It has no effect for G\+P\+IO signals that are selected as outputs, or if the interrupt is not enabled, or if the interrupt is set to be edge-\/triggered. This is a port-\/wide option. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_NOSYNC@{ALT\_GPIO\_PIN\_NOSYNC}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_NOSYNC@{ALT\_GPIO\_PIN\_NOSYNC}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46afc867498ec4a9a01c25cb7015c050a3d}\label{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46afc867498ec4a9a01c25cb7015c050a3d}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+N\+O\+S\+Y\+NC&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_SYNC@{ALT\_GPIO\_PIN\_SYNC}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_SYNC@{ALT\_GPIO\_PIN\_SYNC}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46a0b48e78910d2de72d018e1270c2fe92b}\label{group__ALT__GPIO__API__CONFIG_gga77dc8aa651f28ec168db805e9053fe46a0b48e78910d2de72d018e1270c2fe92b}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+Y\+NC&\subsection*{}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}\label{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_TYPE\_e@{ALT\_GPIO\_PIN\_TYPE\_e}}
\index{ALT\_GPIO\_PIN\_TYPE\_e@{ALT\_GPIO\_PIN\_TYPE\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PIN\_TYPE\_e}{ALT\_GPIO\_PIN\_TYPE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae750a74a5eafd2f86cf1c11749471465}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+e}}}

This type definition enumerates the type of interrupt source (level-\/triggered or edge-\/triggered) of the G\+P\+IO signals. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_LEVEL\_TRIG\_INT@{ALT\_GPIO\_PIN\_LEVEL\_TRIG\_INT}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_LEVEL\_TRIG\_INT@{ALT\_GPIO\_PIN\_LEVEL\_TRIG\_INT}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465af9089643fe47a249dd0f6a0238a38d1b}\label{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465af9089643fe47a249dd0f6a0238a38d1b}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+E\+V\+E\+L\+\_\+\+T\+R\+I\+G\+\_\+\+I\+NT&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PIN\_EDGE\_TRIG\_INT@{ALT\_GPIO\_PIN\_EDGE\_TRIG\_INT}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PIN\_EDGE\_TRIG\_INT@{ALT\_GPIO\_PIN\_EDGE\_TRIG\_INT}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465a3fde691fa9fe922b5f850e4bb0455849}\label{group__ALT__GPIO__API__CONFIG_ggae750a74a5eafd2f86cf1c11749471465a3fde691fa9fe922b5f850e4bb0455849}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+E\+D\+G\+E\+\_\+\+T\+R\+I\+G\+\_\+\+I\+NT&\subsection*{}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}\label{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORT\_e@{ALT\_GPIO\_PORT\_e}}
\index{ALT\_GPIO\_PORT\_e@{ALT\_GPIO\_PORT\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PORT\_e}{ALT\_GPIO\_PORT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga15f94aa64366eb5fc5ed705322542d70}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+e}}}

This type definition enumerates the G\+P\+IO ports that the G\+P\+IO manager handles. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PORTA@{ALT\_GPIO\_PORTA}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORTA@{ALT\_GPIO\_PORTA}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a4a5df10185c2295ccb9fdfa2d140d2e7}\label{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a4a5df10185c2295ccb9fdfa2d140d2e7}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TA&{\bfseries{Port}} {\bfseries{A}} -\/ 29-\/bit G\+P\+IO port A. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PORTB@{ALT\_GPIO\_PORTB}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORTB@{ALT\_GPIO\_PORTB}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a300cfd99e4eb5b329f6724c738f610c0}\label{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70a300cfd99e4eb5b329f6724c738f610c0}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TB&{\bfseries{Port}} {\bfseries{B}} -\/ 29-\/bit G\+P\+IO port B. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PORTC@{ALT\_GPIO\_PORTC}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORTC@{ALT\_GPIO\_PORTC}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70af84c117dd9d6f1af06c5b28ab9c5004e}\label{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70af84c117dd9d6f1af06c5b28ab9c5004e}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TC&{\bfseries{Port}} {\bfseries{C}} -\/ 29-\/bit G\+P\+IO port C. ~\newline
 13 bits are used for G\+P\+IO signals, 14 bits are used for G\+P\+I-\/only signals that are shared with the D\+DR interface, 2 bits are not used. Some signals may not be connected on some versions. See the relevant pin mux data. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_PORT\_UNKNOWN@{ALT\_GPIO\_PORT\_UNKNOWN}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORT\_UNKNOWN@{ALT\_GPIO\_PORT\_UNKNOWN}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70ae5b3b07610adbe4f0e5e0c7064037bbb}\label{group__ALT__GPIO__API__CONFIG_gga15f94aa64366eb5fc5ed705322542d70ae5b3b07610adbe4f0e5e0c7064037bbb}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+U\+N\+K\+N\+O\+WN&{\bfseries{Unknown}} {\bfseries{Port}} -\/ Used to indicate an error. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}\label{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_PORTBIT\_e@{ALT\_GPIO\_PORTBIT\_e}}
\index{ALT\_GPIO\_PORTBIT\_e@{ALT\_GPIO\_PORTBIT\_e}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{ALT\_GPIO\_PORTBIT\_e}{ALT\_GPIO\_PORTBIT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga655ce0b7b808aa71b821439fd82b9796}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+e}}}

This type definition enumerates the individual bits within the G\+P\+IO ports used by the G\+P\+IO manager. The bit-\/ordering must match the hardware bit-\/ordering. Since the ordering and packing of bitfields is not standardized in C/\+C++, the following are defined as masks. ~\newline
For example, to set bits 3 and 4 of G\+P\+IO port B outputs (assuming the bits had previously been set to outputs), the user could use the syntax\+: \begin{DoxyParagraph}{}
{\bfseries{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+write}}({\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+TB}}, {\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T3}} {\bfseries{}}$\vert$ {\bfseries{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T4}}); 
\end{DoxyParagraph}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT0@{ALT\_GPIO\_BIT0}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT0@{ALT\_GPIO\_BIT0}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adc07559f2aaa23ed90f951156a6f6430}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adc07559f2aaa23ed90f951156a6f6430}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT1@{ALT\_GPIO\_BIT1}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT1@{ALT\_GPIO\_BIT1}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aed59303bcbaf6710d064666fb59b7442}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aed59303bcbaf6710d064666fb59b7442}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT2@{ALT\_GPIO\_BIT2}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT2@{ALT\_GPIO\_BIT2}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab8120fd9ccc622d3e867abd9690fa92b}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab8120fd9ccc622d3e867abd9690fa92b}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT3@{ALT\_GPIO\_BIT3}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT3@{ALT\_GPIO\_BIT3}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a7bf6f19a4aaae33296e2a512aadfbd80}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a7bf6f19a4aaae33296e2a512aadfbd80}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT4@{ALT\_GPIO\_BIT4}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT4@{ALT\_GPIO\_BIT4}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a1a9b6be373af3551cfc16ec9f3c0a470}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a1a9b6be373af3551cfc16ec9f3c0a470}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT5@{ALT\_GPIO\_BIT5}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT5@{ALT\_GPIO\_BIT5}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a73b3c94a49290e6ce272d25dc70413f1}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a73b3c94a49290e6ce272d25dc70413f1}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT6@{ALT\_GPIO\_BIT6}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT6@{ALT\_GPIO\_BIT6}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a21092843db864f0e2e80eca72eddea95}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a21092843db864f0e2e80eca72eddea95}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T6&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT7@{ALT\_GPIO\_BIT7}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT7@{ALT\_GPIO\_BIT7}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ad7d9c570812726ea2adf409b4edccfa8}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ad7d9c570812726ea2adf409b4edccfa8}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T7&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT8@{ALT\_GPIO\_BIT8}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT8@{ALT\_GPIO\_BIT8}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a832c14fa4e7bd9d4f8bde3f0d2640e6e}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a832c14fa4e7bd9d4f8bde3f0d2640e6e}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T8&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT9@{ALT\_GPIO\_BIT9}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT9@{ALT\_GPIO\_BIT9}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a881b8d1675be3bc965bf7482e2f8163a}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a881b8d1675be3bc965bf7482e2f8163a}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T9&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT10@{ALT\_GPIO\_BIT10}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT10@{ALT\_GPIO\_BIT10}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0c999b39af7d3e15d5518180934c6234}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0c999b39af7d3e15d5518180934c6234}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T10&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT11@{ALT\_GPIO\_BIT11}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT11@{ALT\_GPIO\_BIT11}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a8023507d9b9fca630218f7ca32871f3a}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a8023507d9b9fca630218f7ca32871f3a}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T11&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT12@{ALT\_GPIO\_BIT12}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT12@{ALT\_GPIO\_BIT12}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ade8996715950b5633ab90d64f4ae4f76}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ade8996715950b5633ab90d64f4ae4f76}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T12&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT13@{ALT\_GPIO\_BIT13}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT13@{ALT\_GPIO\_BIT13}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aece8081a04b374a79f83fa53dc85f353}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aece8081a04b374a79f83fa53dc85f353}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T13&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT14@{ALT\_GPIO\_BIT14}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT14@{ALT\_GPIO\_BIT14}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aa2c2dd38563b01f9c6beb9fbcb7a72d9}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796aa2c2dd38563b01f9c6beb9fbcb7a72d9}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T14&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT15@{ALT\_GPIO\_BIT15}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT15@{ALT\_GPIO\_BIT15}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8c675e47bd615d3bd32b768b913b39e}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8c675e47bd615d3bd32b768b913b39e}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T15&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT16@{ALT\_GPIO\_BIT16}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT16@{ALT\_GPIO\_BIT16}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab4dfda8a6c3bdbde8ffbd87464a6ab9e}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ab4dfda8a6c3bdbde8ffbd87464a6ab9e}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T16&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT17@{ALT\_GPIO\_BIT17}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT17@{ALT\_GPIO\_BIT17}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae6bd3058bbb6556cddffb2266628cbca}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae6bd3058bbb6556cddffb2266628cbca}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T17&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT18@{ALT\_GPIO\_BIT18}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT18@{ALT\_GPIO\_BIT18}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a507313e9351867e4740d287c5fedb520}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a507313e9351867e4740d287c5fedb520}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T18&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT19@{ALT\_GPIO\_BIT19}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT19@{ALT\_GPIO\_BIT19}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8fd7d1ff9e2f3ade3ec989303138cce}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae8fd7d1ff9e2f3ade3ec989303138cce}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T19&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT20@{ALT\_GPIO\_BIT20}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT20@{ALT\_GPIO\_BIT20}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af8f142c4621be9ac8cbd398f2a99f531}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af8f142c4621be9ac8cbd398f2a99f531}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T20&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT21@{ALT\_GPIO\_BIT21}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT21@{ALT\_GPIO\_BIT21}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0935ae4038fdac83dcde14d59a51ebcd}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0935ae4038fdac83dcde14d59a51ebcd}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T21&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT22@{ALT\_GPIO\_BIT22}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT22@{ALT\_GPIO\_BIT22}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af46f5cc034dca89230e0d35c9d5cc59d}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796af46f5cc034dca89230e0d35c9d5cc59d}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T22&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT23@{ALT\_GPIO\_BIT23}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT23@{ALT\_GPIO\_BIT23}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a13c988ca96c1876a241eb7d716e5f107}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a13c988ca96c1876a241eb7d716e5f107}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T23&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT24@{ALT\_GPIO\_BIT24}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT24@{ALT\_GPIO\_BIT24}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a6df86ecdd4967bf24ca91b60cf8ab8c0}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a6df86ecdd4967bf24ca91b60cf8ab8c0}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T24&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT25@{ALT\_GPIO\_BIT25}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT25@{ALT\_GPIO\_BIT25}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a851147a3dea4c092e5a0f27aa008dcdb}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a851147a3dea4c092e5a0f27aa008dcdb}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T25&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT26@{ALT\_GPIO\_BIT26}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT26@{ALT\_GPIO\_BIT26}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0cf293cf1e55ccf00b9641e3f344ec96}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796a0cf293cf1e55ccf00b9641e3f344ec96}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T26&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT27@{ALT\_GPIO\_BIT27}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT27@{ALT\_GPIO\_BIT27}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adfc6671453a9e54c425e84e8badbf504}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796adfc6671453a9e54c425e84e8badbf504}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T27&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_GPIO\_BIT28@{ALT\_GPIO\_BIT28}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!ALT\_GPIO\_BIT28@{ALT\_GPIO\_BIT28}}}\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae72b9e553a8a131c6f6f373bb648cafa}\label{group__ALT__GPIO__API__CONFIG_gga655ce0b7b808aa71b821439fd82b9796ae72b9e553a8a131c6f6f373bb648cafa}} 
A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T28&\subsection*{}\\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga73f3803528b84ab1993572562614b3ed}\label{group__ALT__GPIO__API__CONFIG_ga73f3803528b84ab1993572562614b3ed}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_init@{alt\_gpio\_init}}
\index{alt\_gpio\_init@{alt\_gpio\_init}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_init()}{alt\_gpio\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Initialize the G\+P\+IO modules before use


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gaad9e73235f34f2e08f07f8cca9d10afb}\label{group__ALT__GPIO__API__CONFIG_gaad9e73235f34f2e08f07f8cca9d10afb}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_config@{alt\_gpio\_port\_config}}
\index{alt\_gpio\_port\_config@{alt\_gpio\_port\_config}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_config()}{alt\_gpio\_port\_config()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask,  }\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}}}]{dir,  }\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}}}]{type,  }\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}}}]{pol,  }\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}}}]{debounc,  }\item[{uint32\+\_\+t}]{data }\end{DoxyParamCaption})}

Configures a group of G\+P\+IO signals with identical setup parameters. Allows for configuring all parameters of a given port at one time.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits to apply this operation to. Other bits (mask set to zero) are not changed. \\
\hline
{\em dir} & Data direction. \\
\hline
{\em type} & Edge-\/triggered or level-\/triggered interrupts. \\
\hline
{\em pol} & Active-\/high or active-\/low polarity. \\
\hline
{\em debounc} & Debounce signals or not. \\
\hline
{\em data} & Set the data output to this value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid input argument. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gaedba1cb550b10857f2d69adea7f5e181}\label{group__ALT__GPIO__API__CONFIG_gaedba1cb550b10857f2d69adea7f5e181}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_data\_read@{alt\_gpio\_port\_data\_read}}
\index{alt\_gpio\_port\_data\_read@{alt\_gpio\_port\_data\_read}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_data\_read()}{alt\_gpio\_port\_data\_read()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Returns the value of the data inputs of the specified G\+P\+IO module. This is the current logic value of the pin, whether set to be an input or an output. ~\newline
 If a given signal is set to be an output, this input value can be read to determine if the pin is grounded, pulled high, or is floating.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (where mask bits equal one) to return. Other bits (where mask bits equal zero) are returned as zero. Specify mask = A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK (0x1\+F\+F\+F\+F\+F\+FF) to return all data bits of the port.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em uint32\+\_\+t} & The current value of the G\+P\+IO module input signals. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga17555010b17db660fe66b97f8ab7d097}\label{group__ALT__GPIO__API__CONFIG_ga17555010b17db660fe66b97f8ab7d097}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_data\_write@{alt\_gpio\_port\_data\_write}}
\index{alt\_gpio\_port\_data\_write@{alt\_gpio\_port\_data\_write}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_data\_write()}{alt\_gpio\_port\_data\_write()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask,  }\item[{uint32\+\_\+t}]{val }\end{DoxyParamCaption})}

Sets the G\+P\+IO data outputs of the specified G\+P\+IO module to a logic one or zero. Outputs are only set if the data direction for those bits is also set to configure them as outputs.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (mask bits equal one) to apply this operation to. Other bits (mask bits equal zero) are not changed. \\
\hline
{\em val} & The 32-\/bit word to write to the G\+P\+IO outputs. Only the 29 L\+S\+Bs are used. Setting the three M\+S\+Bs causes an error.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Bad input argument. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga9e13616f27e42a4befa4faf31fcba910}\label{group__ALT__GPIO__API__CONFIG_ga9e13616f27e42a4befa4faf31fcba910}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_datadir\_get@{alt\_gpio\_port\_datadir\_get}}
\index{alt\_gpio\_port\_datadir\_get@{alt\_gpio\_port\_datadir\_get}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_datadir\_get()}{alt\_gpio\_port\_datadir\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Returns the data direction configuration of selected bits of the specified G\+P\+IO module.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (where mask bits equal one) to read and return. Other bits (where mask bits equal zero) are returned as zero. Specify mask = A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK (0x1\+F\+F\+F\+F\+F\+FF) to return all data direction bits of the port.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em uint32\+\_\+t} & ~\newline
 Individual bits are\+: ~\newline
 {\bfseries{0}} -\/ The signal is configured as an input. ~\newline
 {\bfseries{1}} -\/ The signal is configured as an output. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gae7ff5fe93b46ea71b6983b1cc15177f8}\label{group__ALT__GPIO__API__CONFIG_gae7ff5fe93b46ea71b6983b1cc15177f8}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_datadir\_set@{alt\_gpio\_port\_datadir\_set}}
\index{alt\_gpio\_port\_datadir\_set@{alt\_gpio\_port\_datadir\_set}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_datadir\_set()}{alt\_gpio\_port\_datadir\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask,  }\item[{uint32\+\_\+t}]{config }\end{DoxyParamCaption})}

Sets the specified G\+P\+IO data bits to use the data direction(s) specified.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (where mask bits equal one) to apply this operation to. Other bits (where mask bits equal zero) are not changed. Specify mask = A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK (0x1\+F\+F\+F\+F\+F\+FF) to configure all data direction bits of the port. \\
\hline
{\em config} & The data-\/directions of the bits to be set in this operation. Individual bits are\+: ~\newline
 {\bfseries{0}} -\/ Use as an input (default). ~\newline
 {\bfseries{1}} -\/ Use as an output.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Bad input argument. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga371b473428c4fe83d72d71d3fac76d6a}\label{group__ALT__GPIO__API__CONFIG_ga371b473428c4fe83d72d71d3fac76d6a}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_debounce\_get@{alt\_gpio\_port\_debounce\_get}}
\index{alt\_gpio\_port\_debounce\_get@{alt\_gpio\_port\_debounce\_get}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_debounce\_get()}{alt\_gpio\_port\_debounce\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Returns the debounce configuration for the input signals of the specified G\+P\+IO register. If debounce is selected, metastability flip-\/flops are inserted to debounce signals presented to the G\+P\+IO inputs.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (where mask bits equal one) to return. Other bits (where mask bits equal zero) are returned as zero. Specify mask = A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK (0x1\+F\+F\+F\+F\+F\+FF) to return all debounce configuration bits of the port.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em uint32\+\_\+t} & The current debounce configuration.\+Individual bits are\+: ~\newline
 {\bfseries{0}} -\/ Debounce is not selected for this signal. ~\newline
 {\bfseries{1}} -\/ Debounce is selected for this signal. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga7464ad71bf31ecc59943be3df4f58c1f}\label{group__ALT__GPIO__API__CONFIG_ga7464ad71bf31ecc59943be3df4f58c1f}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_debounce\_set@{alt\_gpio\_port\_debounce\_set}}
\index{alt\_gpio\_port\_debounce\_set@{alt\_gpio\_port\_debounce\_set}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_debounce\_set()}{alt\_gpio\_port\_debounce\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{mask,  }\item[{uint32\+\_\+t}]{config }\end{DoxyParamCaption})}

Sets the debounce configuration for input signals of the specified G\+P\+IO module. If debounce is selected, metastability flip-\/flops are inserted to debounce signals presented to the G\+P\+IO inputs. A signal must be steady for two periods of the gpio\+\_\+db\+\_\+clk clock before it is considered valid. The frequency of the gpio\+\_\+db\+\_\+clk clock may be set using the Clock Manager A\+PI.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em mask} & The group of bits (where mask bits equal one) to apply this operation to. Other bits (where mask bits equal zero) are not changed. Specify mask = A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK (0x1\+F\+F\+F\+F\+F\+FF) to configure the debounce setting for all bits of the port. \\
\hline
{\em config} & The debounce configuration to set. Individual bits are\+: ~\newline
 {\bfseries{0}} -\/ Debounce is not selected for this signal (default). ~\newline
 {\bfseries{1}} -\/ Debounce is selected for this signal.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid input data. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gaa829b835ee178d689b7259483947f979}\label{group__ALT__GPIO__API__CONFIG_gaa829b835ee178d689b7259483947f979}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_sync\_get@{alt\_gpio\_port\_sync\_get}}
\index{alt\_gpio\_port\_sync\_get@{alt\_gpio\_port\_sync\_get}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_sync\_get()}{alt\_gpio\_port\_sync\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid }\end{DoxyParamCaption})}

Returns the synchronization configuration for the signals of the specified G\+P\+IO register. This allows for synchronizing level-\/sensitive interrupts to the internal clock signal. This is a port-\/wide option that controls all level-\/sensitive interrupt signals of that G\+P\+IO port.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE} & Synchronization to clock is enabled for level-\/sensitive interrupts. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE} & Synchronization to clock is disabled for level-\/sensitive interrupts. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid input argument. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_ga65d15bcd67c5c4388fbeff6e015a5296}\label{group__ALT__GPIO__API__CONFIG_ga65d15bcd67c5c4388fbeff6e015a5296}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_port\_sync\_set@{alt\_gpio\_port\_sync\_set}}
\index{alt\_gpio\_port\_sync\_set@{alt\_gpio\_port\_sync\_set}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_port\_sync\_set()}{alt\_gpio\_port\_sync\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}}}]{gpio\+\_\+pid,  }\item[{uint32\+\_\+t}]{config }\end{DoxyParamCaption})}

Sets the synchronization configuration for the signals of the specified G\+P\+IO register. This allows for synchronizing level-\/sensitive interrupts to an internal clock signal. This is a port-\/wide option that controls all level-\/sensitive interrupt signals of that G\+P\+IO port.


\begin{DoxyParams}{Parameters}
{\em gpio\+\_\+pid} & The G\+P\+IO port identifier. \\
\hline
{\em config} & ~\newline
 {\bfseries{Any}} {\bfseries{non-\/zero}} {\bfseries{value}} -\/ Synchronize to internal clock signal. ~\newline
 {\bfseries{Zero}} -\/ Do not synchronize to internal clock signal.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid input data. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__GPIO__API__CONFIG_gab11a905441c80c990100c33b4dac01a5}\label{group__ALT__GPIO__API__CONFIG_gab11a905441c80c990100c33b4dac01a5}} 
\index{General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}!alt\_gpio\_uninit@{alt\_gpio\_uninit}}
\index{alt\_gpio\_uninit@{alt\_gpio\_uninit}!General-\/Purpose IO Configuration Functions@{General-\/Purpose IO Configuration Functions}}
\subsubsection{\texorpdfstring{alt\_gpio\_uninit()}{alt\_gpio\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+gpio\+\_\+uninit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Uninitialize the G\+P\+IO modules \& return to reset state


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
