09:49:18 **** Build of configuration Debug for project conv_gpio_app_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 57641 C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/conv_gpio.xpfm standalone_domain C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/conv_gpio.xpfm --sys_config conv_gpio --bif C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app_system/Debug/system.bif --bitstream C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2022.1/bin/bootgen  -image C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

09:49:27 Build Finished (took 8s.803ms)

