var group___f_g_p_i_o___peripheral =
[
    [ "FGPIO - Register accessor macros", "group___f_g_p_i_o___register___accessor___macros.html", null ],
    [ "FGPIO Register Masks", "group___f_g_p_i_o___register___masks.html", null ],
    [ "FGPIO_MemMap", "struct_f_g_p_i_o___mem_map.html", [
      [ "PCOR", "struct_f_g_p_i_o___mem_map.html#a3b37c7b24e8edd80c1cbc5282a4a8a3c", null ],
      [ "PDDR", "struct_f_g_p_i_o___mem_map.html#add5e56027e27e8a0076bf1c38fdcaed5", null ],
      [ "PDIR", "struct_f_g_p_i_o___mem_map.html#af869762f9d42637f8fc09354e8947834", null ],
      [ "PDOR", "struct_f_g_p_i_o___mem_map.html#ab549d3ecd17467804bc780c97f83e034", null ],
      [ "PSOR", "struct_f_g_p_i_o___mem_map.html#a7179b85bd4a68dc196cb91b6433dd674", null ],
      [ "PTOR", "struct_f_g_p_i_o___mem_map.html#aa07e31d4362b7c29a10592d24511198c", null ]
    ] ],
    [ "FGPIO_BASE_PTRS", "group___f_g_p_i_o___peripheral.html#ga58956e4d0a0ffec3e1dd70e77a5160b4", null ],
    [ "FGPIOA_BASE_PTR", "group___f_g_p_i_o___peripheral.html#gab3a191da68ebf432fd4f94966600d287", null ],
    [ "FGPIOB_BASE_PTR", "group___f_g_p_i_o___peripheral.html#gab93f90411688e9bf030a19bda18ba512", null ],
    [ "FGPIOC_BASE_PTR", "group___f_g_p_i_o___peripheral.html#ga6e8da1b292ae2db0692bbb91a63eb0cc", null ],
    [ "FGPIOD_BASE_PTR", "group___f_g_p_i_o___peripheral.html#ga9c6c1b7ee627c12dd837efcb09e23d15", null ],
    [ "FGPIOE_BASE_PTR", "group___f_g_p_i_o___peripheral.html#ga07d1ba914f3ded63431edec77d4544ee", null ],
    [ "FGPIO_MemMapPtr", "group___f_g_p_i_o___peripheral.html#gaeed3beeb5e5c99ae5b0e404b21466e55", null ]
];