\ test_en.ft encoder test routines
#require tst.ft

\res MCU: ch32v2x
\res export RCC RC_APB2PCENR GPIOB GP_INDR GP_OUTDR GP_CFGLR T_CCER
\res export TIM4 T_SMCFGR RC_APB1PRSTR T_CTLR1 T_CHCTLR1 T_CH1CVR T_CNT
\res export T_SWEVGR T_PSC RC_APB1PCENR T_CH2CVR

: pb.en ( -- )
  1 3 lshift RCC RC_APB2PCENR + bis!
;

: pb67.in ( -- ) \ pb6,7: in, pull-up
  $ff 24 lshift GPIOB GP_CFGLR + bic!
  $88 24 lshift GPIOB GP_CFGLR + bis!
  $3 6 lshift GPIOB GP_OUTDR + bis!
;

: enc.cfg ( -- )
  1 2 lshift RCC RC_APB1PCENR + bis! \ enable tim4
  1 2 lshift RCC RC_APB1PRSTR + bis! \ reset tim4
  1 2 lshift RCC RC_APB1PRSTR + bic!
  1 TIM4 T_CTLR1 + bic! \ disable counter
  7 TIM4 T_SMCFGR + bic! \ set encoder mode
  3 TIM4 T_SMCFGR + bis!
  $f 12 lshift TIM4 T_CHCTLR1 + bis! \ filter input 2
  $f 4 lshift TIM4 T_CHCTLR1 + bis! \ filter input 1
  2 8 lshift TIM4 T_CHCTLR1 + bis! \ TI2 -> input capture 2
  1 TIM4 T_CHCTLR1 + bis! \ TI1 -> input capture 1
  1 0 lshift TIM4 T_CCER + bis! \ enable capture 1
  1 4 lshift TIM4 T_CCER + bis! \ enable capture 2
  1 TIM4 T_CTLR1 + bis! \ enable counter
  4 1- TIM4 T_PSC + !
  1 TIM4 T_SWEVGR + bis! \ issue an update event to init counter
;

0 variable prev
: cnt ( -- )
TIM4 T_CNT + h@ .
\ TIM4 T_CH1CVR + h@ .
\ TIM4 T_CH2CVR + h@ .
;

: mon ( -- ) \ show encoder state
  pb.en pb67.in enc.cfg
  st.en
  begin
    cnt 500 dly
  key? until
;

  \ 1 PB6 and PB7 should be in pull-up/pull-down input mode
pb.en pb67.in
%1000 24 lshift %1000 28 lshift or
dup GPIOB GP_CFGLR + @ and =
  \ 2 TIM4 should be enabled in RCC
enc.cfg
1 2 lshift RCC RC_APB1PCENR + bit@
  \ 3 TIM3 should be in encoder mode
$7 TIM4 T_SMCFGR + @ and
dup 1 >= swap 3 <= and

testresult
