Netlists:
e1: (r11, reg)	(I0, f2io_16)
e2: (r12, reg)	(i1, f2io_1)
e3: (r17, reg)	(r2, reg)
e8: (m4, data_out_0)	(r3, reg)	(p8, data0)
e12: (r21, reg)	(m4, flush)
e13: (r18, reg)	(m4, data_in_0)
e14: (r22, reg)	(m5, flush)
e15: (r3, reg)	(p6, data0)
e16: (p6, res)	(p10, data0)
e18: (p7, res)	(p10, data1)
e20: (r2, reg)	(p9, data0)
e21: (p8, res)	(p9, data2)
e23: (p9, res)	(p10, data2)
e25: (p10, res)	(r11, reg)
e29: (m5, stencil_valid)	(r12, reg)
e35: (I13, io2f_16)	(r14, reg)
e37: (r14, reg)	(r15, reg)
e38: (r15, reg)	(r16, reg)
e39: (r16, reg)	(r17, reg)	(r18, reg)
e41: (i19, io2f_1)	(r20, reg)
e42: (r20, reg)	(r21, reg)	(r22, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
r2: hw_input_global_wrapper_stencil$d_reg__U1$reg0
r3: hw_input_global_wrapper_stencil$d_reg__U2$reg0
m4: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
m5: op_hcompute_hw_output_stencil_port_controller_garnet
p6: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461
p7: op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131
p8: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461
p9: op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110
p10: op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364
r11: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r12: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1
I13: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r14: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r15: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r16: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
r17: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5
r18: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
i19: io1in_reset
r20: io1in_reset$reg7
r21: io1in_reset$reg8
r22: io1in_reset$reg9

Netlist Bus:
e1: 16
e2: 1
e3: 16
e8: 16
e12: 1
e13: 16
e14: 1
e15: 16
e16: 16
e18: 16
e20: 16
e21: 16
e23: 16
e25: 16
e29: 1
e35: 16
e37: 16
e38: 16
e39: 16
e41: 1
e42: 1
