{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767980661094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767980661102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 09 12:44:20 2026 " "Processing started: Fri Jan 09 12:44:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767980661102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980661102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA-256 -c SHA-256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA-256 -c SHA-256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980661102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767980662240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767980662240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "src/Clock_100_PLL.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980671987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980671987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/board_miner.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/board_miner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_miner " "Found entity 1: board_miner" {  } { { "src/board_miner.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/board_miner.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980671987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980671987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bitcoin_miner.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bitcoin_miner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcoin_miner " "Found entity 1: bitcoin_miner" {  } { { "src/bitcoin_miner.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/bitcoin_miner.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980671987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980671987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(331)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(402)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980671997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1038) " "Verilog HDL warning at picorv32.v(1038): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1038 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672000 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1119) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1119)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1250) " "Verilog HDL warning at picorv32.v(1250): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1267) " "Verilog HDL warning at picorv32.v(1267): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1311) " "Verilog HDL warning at picorv32.v(1311): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1314) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1314)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1349) " "Verilog HDL warning at picorv32.v(1349): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1404) " "Verilog HDL warning at picorv32.v(1404): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1405) " "Verilog HDL warning at picorv32.v(1405): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1417) " "Verilog HDL warning at picorv32.v(1417): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1418) " "Verilog HDL warning at picorv32.v(1418): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1436) " "Verilog HDL warning at picorv32.v(1436): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1437) " "Verilog HDL warning at picorv32.v(1437): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1440) " "Verilog HDL warning at picorv32.v(1440): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1455) " "Verilog HDL warning at picorv32.v(1455): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1497) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1497)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1497 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1580) " "Verilog HDL warning at picorv32.v(1580): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1583) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1583)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1735) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1735)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1735 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1766) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1766)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1974) " "Verilog HDL warning at picorv32.v(1974): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1402) " "Verilog HDL information at picorv32.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2467) " "Verilog HDL warning at picorv32.v(2467): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767980672002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 2815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_miner_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_miner_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_miner_interface " "Found entity 1: risc_miner_interface" {  } { { "src/risc_miner_interface.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HASH1 hash1 sha_double.sv(18) " "Verilog HDL Declaration information at sha_double.sv(18): object \"HASH1\" differs only in case from object \"hash1\" in the same scope" {  } { { "src/sha_double.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha_double.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767980672007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sha_double.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sha_double.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_double " "Found entity 1: sha256_double" {  } { { "src/sha_double.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha_double.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "src/sha256.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha256.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980672018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980672018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_miner_interface " "Elaborating entity \"risc_miner_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767980672121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 4095 risc_miner_interface.sv(118) " "Verilog HDL warning at risc_miner_interface.sv(118): number of words (9) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/risc_miner_interface.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 118 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767980672240 "|risc_miner_interface"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram risc_miner_interface.sv(117) " "Verilog HDL warning at risc_miner_interface.sv(117): initial value for variable ram should be constant" {  } { { "src/risc_miner_interface.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 117 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1767980672240 "|risc_miner_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL Clock_100_PLL:pll " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"Clock_100_PLL:pll\"" {  } { { "src/risc_miner_interface.sv" "pll" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_100_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_100_PLL:pll\|altpll:altpll_component\"" {  } { { "src/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_100_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_100_PLL:pll\|altpll:altpll_component\"" {  } { { "src/Clock_100_PLL.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_100_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"Clock_100_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980699325 ""}  } { { "src/Clock_100_PLL.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767980699325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/db/clock_100_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980699402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980699402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll Clock_100_PLL:pll\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"Clock_100_PLL:pll\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:cpu " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:cpu\"" {  } { { "src/risc_miner_interface.sv" "cpu" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs1val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs2val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(699) " "Verilog HDL or VHDL warning at picorv32.v(699): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(769) " "Verilog HDL or VHDL warning at picorv32.v(769): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1184) " "Verilog HDL or VHDL warning at picorv32.v(1184): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1250) " "Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1252) " "Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1252 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1252) " "Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1252 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1269) " "Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1269 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1269) " "Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1269 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1315) " "Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1315 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1315) " "Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1349) " "Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1404) " "Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1498) " "Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1498 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1628) " "Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1628 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1628) " "Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1628 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1731) " "Verilog HDL assignment warning at picorv32.v(1731): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1761) " "Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1837) " "Verilog HDL warning at picorv32.v(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1837 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1837) " "Verilog HDL Case Statement warning at picorv32.v(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1837 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1842) " "Verilog HDL assignment warning at picorv32.v(1842): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1845) " "Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1845 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1845) " "Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1845 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1850) " "Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1860) " "Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1860 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1860) " "Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1860 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1885) " "Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1885 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1885) " "Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1885 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699420 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1902) " "Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1902 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1767980699427 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1902) " "Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 1902 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1767980699427 "|risc_miner_interface|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.v(111) " "Output port \"pcpi_insn\" at picorv32.v(111) has no driver" {  } { { "src/picorv32.v" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/picorv32.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767980699427 "|risc_miner_interface|picorv32:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcoin_miner bitcoin_miner:miner " "Elaborating entity \"bitcoin_miner\" for hierarchy \"bitcoin_miner:miner\"" {  } { { "src/risc_miner_interface.sv" "miner" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/risc_miner_interface.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256 bitcoin_miner:miner\|sha256:hasher " "Elaborating entity \"sha256\" for hierarchy \"bitcoin_miner:miner\|sha256:hasher\"" {  } { { "src/bitcoin_miner.sv" "hasher" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/bitcoin_miner.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980699443 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "K.data_a 0 sha256.sv(27) " "Net \"K.data_a\" at sha256.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "src/sha256.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha256.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767980699469 "|board_miner|bitcoin_miner:miner|sha256:hasher"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "K.waddr_a 0 sha256.sv(27) " "Net \"K.waddr_a\" at sha256.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "src/sha256.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha256.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767980699469 "|board_miner|bitcoin_miner:miner|sha256:hasher"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "K.we_a 0 sha256.sv(27) " "Net \"K.we_a\" at sha256.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "src/sha256.sv" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha256.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767980699469 "|board_miner|bitcoin_miner:miner|sha256:hasher"}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1767980724962 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:cpu\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32:cpu\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767980733076 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:cpu\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32:cpu\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767980733078 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bitcoin_miner:miner\|sha256:hasher\|K " "RAM logic \"bitcoin_miner:miner\|sha256:hasher\|K\" is uninferred due to inappropriate RAM size" {  } { { "src/sha256.sv" "K" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/src/sha256.sv" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767980733078 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767980733078 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:cpu\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:cpu\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:cpu\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:cpu\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767980808566 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767980808566 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767980808566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32:cpu\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32:cpu\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980808818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32:cpu\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32:cpu\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767980808824 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767980808824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "C:/Users/Kai/Documents/GitHub/SHA-256/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767980808892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980808892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767980811701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767980918862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kai/Documents/GitHub/SHA-256/SHA-256.map.smsg " "Generated suppressed messages file C:/Users/Kai/Documents/GitHub/SHA-256/SHA-256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980926097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767980936564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767980936564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197767 " "Implemented 197767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767980955106 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767980955106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197690 " "Implemented 197690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767980955106 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767980955106 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1767980955106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767980955106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5962 " "Peak virtual memory: 5962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767980955491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 09 12:49:15 2026 " "Processing ended: Fri Jan 09 12:49:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767980955491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:55 " "Elapsed time: 00:04:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767980955491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:51 " "Total CPU time (on all processors): 00:07:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767980955491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767980955491 ""}
