L 1 "Source\TestHarnessService0.c"
N/****************************************************************************
N Module
N   TestHarnessService0.c
N
N Revision
N   1.0.1
N
N Description
N   This is the first service for the Test Harness under the 
N   Gen2 Events and Services Framework.
N
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 11/02/13 17:21 jec      added exercise of the event deferral/recall module
N 08/05/13 20:33 jec      converted to test harness service
N 01/16/12 09:58 jec      began conversion from TemplateFSM.c
N****************************************************************************/
N/*----------------------------- Include Files -----------------------------*/
N/* include header files for the framework and this service
N*/
N#include "ES_Configure.h"
L 1 ".\Headers\ES_Configure.h" 1
N/****************************************************************************
N Module
N     ES_Configure.h
N Description
N     This file contains macro definitions that are edited by the user to
N     adapt the Events and Services framework to a particular application.
N Notes
N     
N History
N When           Who     What/Why
N -------------- ---     --------
N 10/21/13 20:54 jec      lots of added entries to bring the number of timers
N                         and services up to 16 each
N 08/06/13 14:10 jec      removed PostKeyFunc stuff since we are moving that
N                         functionality out of the framework and putting it
N                         explicitly into the event checking functions
N 01/15/12 10:03 jec      started coding
N*****************************************************************************/
N
N#ifndef CONFIGURE_H
N#define CONFIGURE_H
N
N/****************************************************************************/
N// The maximum number of services sets an upper bound on the number of 
N// services that the framework will handle. Reasonable values are 8 and 16
N// corresponding to an 8-bit(uint8_t) and 16-bit(uint16_t) Ready variable size
N#define MAX_NUM_SERVICES 16
N
N/****************************************************************************/
N// This macro determines that nuber of services that are *actually* used in
N// a particular application. It will vary in value from 1 to MAX_NUM_SERVICES
N#define NUM_SERVICES 1
N
N/****************************************************************************/
N// These are the definitions for Service 0, the lowest priority service.
N// Every Events and Services application must have a Service 0. Further 
N// services are added in numeric sequence (1,2,3,...) with increasing 
N// priorities
N// the header file with the public function prototypes
N#define SERV_0_HEADER "TestHarnessService0.h"
N// the name of the Init function
N#define SERV_0_INIT InitTestHarnessService0
N// the name of the run function
N#define SERV_0_RUN RunTestHarnessService0
N// How big should this services Queue be?
N#define SERV_0_QUEUE_SIZE 5
N
N/****************************************************************************/
N// The following sections are used to define the parameters for each of the
N// services. You only need to fill out as many as the number of services 
N// defined by NUM_SERVICES
N/****************************************************************************/
N// These are the definitions for Service 1
N#if NUM_SERVICES > 1
X#if 1 > 1
S// the header file with the public function prototypes
S#define SERV_1_HEADER "TestHarnessService1.h"
S// the name of the Init function
S#define SERV_1_INIT InitTestHarnessService1
S// the name of the run function
S#define SERV_1_RUN RunTestHarnessService1
S// How big should this services Queue be?
S#define SERV_1_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 2
N#if NUM_SERVICES > 2
X#if 1 > 2
S// the header file with the public function prototypes
S#define SERV_2_HEADER "TestHarnessService2.h"
S// the name of the Init function
S#define SERV_2_INIT InitTestHarnessService2
S// the name of the run function
S#define SERV_2_RUN RunTestHarnessService2
S// How big should this services Queue be?
S#define SERV_2_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 3
N#if NUM_SERVICES > 3
X#if 1 > 3
S// the header file with the public function prototypes
S#define SERV_3_HEADER "TestHarnessService3.h"
S// the name of the Init function
S#define SERV_3_INIT InitTestHarnessService3
S// the name of the run function
S#define SERV_3_RUN RunTestHarnessService3
S// How big should this services Queue be?
S#define SERV_3_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 4
N#if NUM_SERVICES > 4
X#if 1 > 4
S// the header file with the public function prototypes
S#define SERV_4_HEADER "TestHarnessService4.h"
S// the name of the Init function
S#define SERV_4_INIT InitTestHarnessService4
S// the name of the run function
S#define SERV_4_RUN RunTestHarnessService4
S// How big should this services Queue be?
S#define SERV_4_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 5
N#if NUM_SERVICES > 5
X#if 1 > 5
S// the header file with the public function prototypes
S#define SERV_5_HEADER "TestHarnessService5.h"
S// the name of the Init function
S#define SERV_5_INIT InitTestHarnessService5
S// the name of the run function
S#define SERV_5_RUN RunTestHarnessService5
S// How big should this services Queue be?
S#define SERV_5_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 6
N#if NUM_SERVICES > 6
X#if 1 > 6
S// the header file with the public function prototypes
S#define SERV_6_HEADER "TestHarnessService6.h"
S// the name of the Init function
S#define SERV_6_INIT InitTestHarnessService6
S// the name of the run function
S#define SERV_6_RUN RunTestHarnessService6
S// How big should this services Queue be?
S#define SERV_6_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 7
N#if NUM_SERVICES > 7
X#if 1 > 7
S// the header file with the public function prototypes
S#define SERV_7_HEADER "TestHarnessService7.h"
S// the name of the Init function
S#define SERV_7_INIT InitTestHarnessService7
S// the name of the run function
S#define SERV_7_RUN RunTestHarnessService7
S// How big should this services Queue be?
S#define SERV_7_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 8
N#if NUM_SERVICES > 8
X#if 1 > 8
S// the header file with the public function prototypes
S#define SERV_8_HEADER "TestHarnessService8.h"
S// the name of the Init function
S#define SERV_8_INIT InitTestHarnessService8
S// the name of the run function
S#define SERV_8_RUN RunTestHarnessService8
S// How big should this services Queue be?
S#define SERV_8_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 9
N#if NUM_SERVICES > 9
X#if 1 > 9
S// the header file with the public function prototypes
S#define SERV_9_HEADER "TestHarnessService9.h"
S// the name of the Init function
S#define SERV_9_INIT InitTestHarnessService9
S// the name of the run function
S#define SERV_9_RUN RunTestHarnessService9
S// How big should this services Queue be?
S#define SERV_9_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 10
N#if NUM_SERVICES > 10
X#if 1 > 10
S// the header file with the public function prototypes
S#define SERV_10_HEADER "TestHarnessService10.h"
S// the name of the Init function
S#define SERV_10_INIT InitTestHarnessService10
S// the name of the run function
S#define SERV_10_RUN RunTestHarnessService10
S// How big should this services Queue be?
S#define SERV_10_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 11
N#if NUM_SERVICES > 11
X#if 1 > 11
S// the header file with the public function prototypes
S#define SERV_11_HEADER "TestHarnessService11.h"
S// the name of the Init function
S#define SERV_11_INIT InitTestHarnessService11
S// the name of the run function
S#define SERV_11_RUN RunTestHarnessService11
S// How big should this services Queue be?
S#define SERV_11_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 12
N#if NUM_SERVICES > 12
X#if 1 > 12
S// the header file with the public function prototypes
S#define SERV_12_HEADER "TestHarnessService12.h"
S// the name of the Init function
S#define SERV_12_INIT InitTestHarnessService12
S// the name of the run function
S#define SERV_12_RUN RunTestHarnessService12
S// How big should this services Queue be?
S#define SERV_12_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 13
N#if NUM_SERVICES > 13
X#if 1 > 13
S// the header file with the public function prototypes
S#define SERV_13_HEADER "TestHarnessService13.h"
S// the name of the Init function
S#define SERV_13_INIT InitTestHarnessService13
S// the name of the run function
S#define SERV_13_RUN RunTestHarnessService13
S// How big should this services Queue be?
S#define SERV_13_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 14
N#if NUM_SERVICES > 14
X#if 1 > 14
S// the header file with the public function prototypes
S#define SERV_14_HEADER "TestHarnessService14.h"
S// the name of the Init function
S#define SERV_14_INIT InitTestHarnessService14
S// the name of the run function
S#define SERV_14_RUN RunTestHarnessService14
S// How big should this services Queue be?
S#define SERV_14_QUEUE_SIZE 3
N#endif
N
N/****************************************************************************/
N// These are the definitions for Service 15
N#if NUM_SERVICES > 15
X#if 1 > 15
S// the header file with the public function prototypes
S#define SERV_15_HEADER "TestHarnessService15.h"
S// the name of the Init function
S#define SERV_15_INIT InitTestHarnessService15
S// the name of the run function
S#define SERV_15_RUN RunTestHarnessService15
S// How big should this services Queue be?
S#define SERV_15_QUEUE_SIZE 3
N#endif
N
N
N/****************************************************************************/
N// Name/define the events of interest
N// Universal events occupy the lowest entries, followed by user-defined events
Ntypedef enum {  ES_NO_EVENT = 0,
N                ES_ERROR,  /* used to indicate an error from the service */
N                ES_INIT,   /* used to transition from initial pseudo-state */
N                ES_TIMEOUT, /* signals that the timer has expired */
N                /* User-defined events start here */
N                ES_NEW_KEY, /* signals a new key received from terminal */
N                ES_LOCK,
N                ES_UNLOCK} ES_EventTyp_t ;
N
N/****************************************************************************/
N// These are the definitions for the Distribution lists. Each definition
N// should be a comma separated list of post functions to indicate which
N// services are on that distribution list.
N#define NUM_DIST_LISTS 1
N#if NUM_DIST_LISTS > 0 
X#if 1 > 0 
N#define DIST_LIST0 PostTestHarnessService0, PostTestHarnessService0
N#endif
N#if NUM_DIST_LISTS > 1 
X#if 1 > 1 
S#define DIST_LIST1 PostTestHarnessService1, PostTestHarnessService1
N#endif
N#if NUM_DIST_LISTS > 2 
X#if 1 > 2 
S#define DIST_LIST2 PostTemplateFSM
N#endif
N#if NUM_DIST_LISTS > 3 
X#if 1 > 3 
S#define DIST_LIST3 PostTemplateFSM
N#endif
N#if NUM_DIST_LISTS > 4 
X#if 1 > 4 
S#define DIST_LIST4 PostTemplateFSM
N#endif
N#if NUM_DIST_LISTS > 5 
X#if 1 > 5 
S#define DIST_LIST5 PostTemplateFSM
N#endif
N#if NUM_DIST_LISTS > 6 
X#if 1 > 6 
S#define DIST_LIST6 PostTemplateFSM
N#endif
N#if NUM_DIST_LISTS > 7 
X#if 1 > 7 
S#define DIST_LIST7 PostTemplateFSM
N#endif
N
N/****************************************************************************/
N// This are the name of the Event checking funcion header file. 
N#define EVENT_CHECK_HEADER "EventCheckers.h"
N
N/****************************************************************************/
N// This is the list of event checking functions 
N#define EVENT_CHECK_LIST Check4Keystroke
N
N/****************************************************************************/
N// These are the definitions for the post functions to be executed when the
N// corresponding timer expires. All 16 must be defined. If you are not using
N// a timer, then you should use TIMER_UNUSED
N// Unlike services, any combination of timers may be used and there is no
N// priority in servicing them
N#define TIMER_UNUSED ((pPostFunc)0)
N#define TIMER0_RESP_FUNC TIMER_UNUSED
N#define TIMER1_RESP_FUNC TIMER_UNUSED
N#define TIMER2_RESP_FUNC TIMER_UNUSED
N#define TIMER3_RESP_FUNC TIMER_UNUSED
N#define TIMER4_RESP_FUNC TIMER_UNUSED
N#define TIMER5_RESP_FUNC TIMER_UNUSED
N#define TIMER6_RESP_FUNC TIMER_UNUSED
N#define TIMER7_RESP_FUNC TIMER_UNUSED
N#define TIMER8_RESP_FUNC TIMER_UNUSED
N#define TIMER9_RESP_FUNC TIMER_UNUSED
N#define TIMER10_RESP_FUNC TIMER_UNUSED
N#define TIMER11_RESP_FUNC TIMER_UNUSED
N#define TIMER12_RESP_FUNC TIMER_UNUSED
N#define TIMER13_RESP_FUNC TIMER_UNUSED
N#define TIMER14_RESP_FUNC TIMER_UNUSED
N#define TIMER15_RESP_FUNC PostTestHarnessService0
N
N/****************************************************************************/
N// Give the timer numbers symbolc names to make it easier to move them
N// to different timers if the need arises. Keep these definitions close to the
N// definitions for the response functions to make it easier to check that
N// the timer number matches where the timer event will be routed
N// These symbolic names should be changed to be relevant to your application 
N
N#define SERVICE0_TIMER 15
N
N#endif /* CONFIGURE_H */
L 25 "Source\TestHarnessService0.c" 2
N#include "ES_Framework.h"
L 1 ".\Headers\ES_Framework.h" 1
N/****************************************************************************
N Module
N     EF_Framework.h
N Description
N     header file for use with the top level functions of the EF Event Framework
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 11/02/13 17:06 jec      added ES_PostToServiceLIFO prototype
N 08/05/13 15:00 jec      added #include for ES_Port.h to get portability stuff
N 10/17/06 07:41 jec      started coding
N*****************************************************************************/
N
N#ifndef ES_Framework_H
N#define ES_Framework_H
N
N#include "ES_Types.h"
L 1 ".\Headers\ES_Types.h" 1
N/****************************************************************************
N Module
N     ES_Types.h
N Description
N     header file to provide generally used types for the Events  & Services 
N     Framework. Most of these come from stdint.h, and stdbool.h on compilers
N     that support C99
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/05/13 14:24 jec      converted to take advantage of C99 compilers if avail
N                         and if not to define the subset that we use.
N 10/17/11 07:49 jec      new header to match the rest of the framework
N 08/09/11 09:30 jec      started coding
N*****************************************************************************/
N#ifndef ES_TYPES_H
N#define ES_TYPES_H
N
N/* Standard ANSI  99 C types for exact integer sizes*/
N#ifdef COMPILER_IS_C99
S#include <stdint.h>
N#else  /* use the open source version included with ES framework */
N#include "stdint.h"
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999 */
N/* All rights reserved */
N
N/*
N * RCS $Revision: 180721 $
N * Checkin $Date: 2013-06-24 09:41:57 +0100 (Mon, 24 Jun 2013) $
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5040049
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N * '__int64' is used instead of 'long long' so that this header
N * can be used in --strict mode.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed       __int64 intmax_t;
Ntypedef unsigned       __int64 uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __ESCAPE__(~0x7fffffffffffffffll) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#define INTPTR_MIN (~0x7fffffff)
N
N    /* maximum value of pointer-holding signed integer type */
N#define INTPTR_MAX   2147483647
N
N    /* maximum value of pointer-holding unsigned integer type */
N#define UINTPTR_MAX  4294967295u
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#define PTRDIFF_MIN (~0x7fffffff)
N#define PTRDIFF_MAX   2147483647
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#define SIZE_MAX 4294967295u
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __ESCAPE__(x ## ll)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __ESCAPE__(x ## ull)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif 
N  #endif /* __cplusplus */
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
N
N
N
L 26 ".\Headers\ES_Types.h" 2
N#endif
N
N
N/* Standard ANSI  99 C types for booleans, true & false*/
N/* must come after stdint.h because the emulation uses uint8_t */
N#ifdef COMPILER_IS_C99
S#include <stdbool.h>
N#else   // provide C99 compliant definitions
N#include "stdbool.h"
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdbool.h" 1
N/* stdbool.h: ISO/IEC 9899:1999 (C99), section 7.16 */
N
N/* Copyright (C) ARM Ltd., 2002
N * All rights reserved
N * RCS $Revision: 177844 $
N * Checkin $Date: 2012-11-21 11:51:12 +0000 (Wed, 21 Nov 2012) $
N * Revising $Author: drodgman $
N */
N
N#ifndef __bool_true_false_are_defined
N#define __bool_true_false_are_defined 1
N#define __ARMCLIB_VERSION 5040049
N
N  #ifndef __cplusplus /* In C++, 'bool', 'true' and 'false' and keywords */
N    #define bool _Bool
N    #define true 1
N    #define false 0
N  #else
S    #ifdef __GNUC__
S      /* GNU C++ supports direct inclusion of stdbool.h to provide C99
S         compatibility by defining _Bool */
S      #define _Bool bool
S    #endif
N  #endif
N
N#endif /* __bool_true_false_are_defined */
N
L 35 ".\Headers\ES_Types.h" 2
N#endif
N
N
N#endif /* ES_TYPES_H */
L 20 ".\Headers\ES_Framework.h" 2
N#include "ES_General.h"
L 1 ".\Headers\ES_General.h" 1
N#ifndef ES_General_H
N#define ES_General_H
N
N#define ARRAY_SIZE(x)  (sizeof(x)/sizeof(x[0]))
N
N#define BITS_PER_BYTE 8
N#define BITS_PER_NYBBLE 4
N
N#endif//ES_General_H
L 21 ".\Headers\ES_Framework.h" 2
N#include "ES_CheckEvents.h"
L 1 ".\Headers\ES_CheckEvents.h" 1
N/****************************************************************************
N Module
N     EF_CheckEvents.h
N Description
N     header file for use with the data structures to define the event checking
N     functions and the function to loop through the array calling the checkers
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/05/13 15:19 jec      modifications to suit new portable type definitions
N 01/15/12 12:00 jec      new header for local types
N 10/16/11 17:17 jec      started coding
N*****************************************************************************/
N
N#ifndef ES_CheckEvents_H
N#define ES_CheckEvents_H
N
N#include "ES_Types.h"
N
Ntypedef bool CheckFunc( void );
Xtypedef _Bool CheckFunc( void );
N
Ntypedef CheckFunc (*pCheckFunc);
N
Nbool ES_CheckUserEvents( void );
X_Bool ES_CheckUserEvents( void );
N
N
N#endif  // ES_CheckEvents_H
L 22 ".\Headers\ES_Framework.h" 2
N#include "ES_PostList.h"
L 1 ".\Headers\ES_PostList.h" 1
N/****************************************************************************
N Module
N     EF_PostList.h
N Description
N     header file for use with the module to post events to lists of state
N     machines
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/05/13 15:19 jec      modifications to suit new portable type definitions
N 01/15/12 11:57 jec      modified includes to match Events & Services
N 10/16/11 12:28 jec      started coding
N*****************************************************************************/
N#ifndef ES_PostList_H
N#define ES_PostList_H
N
N#include "ES_Types.h"
N#include "ES_Events.h"
L 1 ".\Headers\ES_Events.h" 1
N/****************************************************************************
N Module
N     ES_Events.h
N Description
N     header file with definitions for the event structure 
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/05/13 15:19 jec      modifications to suit new portable type definitions
N 01/15/12 11:46 jec      moved event enum to config file, changed prefixes to ES
N 10/23/11 22:01 jec      customized for Remote Lock problem
N 10/17/11 08:47 jec      changed event prefixes to EF_ to match new framework
N 08/09/06 14:30 jec      started coding
N*****************************************************************************/
N
N#ifndef ES_Events_H
N#define ES_Events_H
N
N#include "ES_Types.h"
N
Ntypedef struct ES_Event_t {
N    ES_EventTyp_t EventType;    // what kind of event?
N    uint16_t   EventParam;      // parameter value for use w/ this event
N}ES_Event;
N
N
N#endif /* ES_Events_H */
L 21 ".\Headers\ES_PostList.h" 2
N
Ntypedef bool PostFunc_t( ES_Event );
Xtypedef _Bool PostFunc_t( ES_Event );
N
Ntypedef PostFunc_t (*pPostFunc);
N
Nbool ES_PostList00( ES_Event);
X_Bool ES_PostList00( ES_Event);
Nbool ES_PostList01( ES_Event);
X_Bool ES_PostList01( ES_Event);
Nbool ES_PostList02( ES_Event);
X_Bool ES_PostList02( ES_Event);
Nbool ES_PostList03( ES_Event);
X_Bool ES_PostList03( ES_Event);
Nbool ES_PostList04( ES_Event);
X_Bool ES_PostList04( ES_Event);
Nbool ES_PostList05( ES_Event);
X_Bool ES_PostList05( ES_Event);
Nbool ES_PostList06( ES_Event);
X_Bool ES_PostList06( ES_Event);
Nbool ES_PostList07( ES_Event);
X_Bool ES_PostList07( ES_Event);
N
N#endif // ES_PostList_H
L 23 ".\Headers\ES_Framework.h" 2
N#include "ES_Events.h"
N#include "ES_Timers.h"
L 1 ".\Headers\ES_Timers.h" 1
N/****************************************************************************
N Module
N         ES_Timers.h
N
N Revision
N         1.0.1
N
N Description
N         Header File for the ME218 Timer Module
N
N Notes
N
N
N History
N When           Who	What/Why
N -------------- ---	--------
N 08/13/13 12:03 jec  added prototype for ES_Timer_Tick_Resp as part of 
N                     moving all of the hardware specific code to ES_Port.c
N 01/15/12 16:43 jec  converted for Gen2 of the Events & Services Framework
N 10/21/11 18:33 jec  Begin conversion for use with the new Event Framework
N 09/01/05 12:29 jec  Converted rates and return values to enumerated constants
N 06/15/04 09:58 jec  converted all prefixes to EF_Timer
N 05/27/04 15:04 jec  revised TMR_RATE macros for the S12
N 11/24/00 13:17 jec  revised TMR_RATE macros for the HC12
N 02/20/99 14:11 jec  added #defines for TMR_ERR, TMR_ACTIVE, TMR_EXPIRED
N 02/24/97 14:28 jec  Began Coding
N****************************************************************************/
N
N#ifndef ES_Timers_H
N#define ES_Timers_H
N
N#include "ES_Port.h"
L 1 ".\Headers\ES_Port.h" 1
N/****************************************************************************
N Module
N     ES_Port.h
N Description
N     header file to collect all of the hardware/platform dependent info for
N     a particular port of the ES framework
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/13/13 12:12 jec      moved the timer rate constants from ES_Timers.h here
N 08/05/13 14:24 jec      new version replacing port.h and adding define to
N                         capture the C99 compliant behavior of the compiler
N 03/13/13		joa		 Updated files to use with Cortex M4 processor core.
N 	 	 	 	 	 	 Specifically, this was tested on a TI TM4C123G mcu.
N*****************************************************************************/
N#ifndef ES_PORT_H
N#define ES_PORT_H
N
N// pull in the hardware header files that we need
N//#include <hidef.h>         /* common defines and macros for code warrior */
N//#include <mc9s12c32.h>     /* derivative information for C32*/
N//#include <S12C32bits.h>    /* bit definitions  for C32*/
N
N#include <stdio.h>
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision: 179217 $
N * Checkin $Date: 2013-03-12 14:03:19 +0000 (Tue, 12 Mar 2013) $
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5040049
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  typedef unsigned int size_t;   /* see <stddef.h> */
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  typedef struct __va_list __va_list;
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199901L)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199901L)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199901L)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 27 ".\Headers\ES_Port.h" 2
N#include <stdint.h>
N#include "termio.h"
L 1 ".\Headers\termio.h" 1
N/*
N * termio.h
N *
N *  Created on: Feb 25, 2014
N *      Author: John Alabi
N */
N
N#ifndef TERMIO_H_
N#define TERMIO_H_
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N#include <stdio.h>
N#include <stdint.h>
N#include <stdlib.h>
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdlib.h" 1
N/* stdlib.h: ANSI draft (X3J11 May 88) library header, section 4.10 */
N/* Copyright (C) Codemist Ltd., 1988-1993.                          */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.            */
N/*
N * RCS $Revision: 180254 $
N * Checkin $Date: 2013-06-03 17:00:28 +0100 (Mon, 03 Jun 2013) $
N * Revising $Author: agrant $
N */
N 
N/*
N * stdlib.h declares four types, several general purpose functions,
N * and defines several macros.
N */
N
N#ifndef __stdlib_h
N#define __stdlib_h
N#define __ARMCLIB_VERSION 5040049
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N#define _ARMABI __declspec(__nothrow)
N#define _ARMABI_PURE __declspec(__nothrow) __attribute__((const))
N#define _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn)
N#define _ARMABI_THROW
N
N  #ifndef __STDLIB_DECLS
N  #define __STDLIB_DECLS
N
N  /*
N   * Some of these declarations are new in C99.  To access them in C++
N   * you can use -D__USE_C99_STDLIB (or -D__USE_C99ALL).
N   */
N  #ifndef __USE_C99_STDLIB
N    #if defined(__USE_C99_ALL) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X    #if 0L || (1L && 199901L <= 199901L)
N      #define __USE_C99_STDLIB 1
N    #endif
N  #endif
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS ::std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__)
X#if 0L || !0L
N /* unconditional in C++ and non-strict C for consistency of debug info */
N  typedef unsigned int size_t;
N#elif !defined(__size_t)
S  #define __size_t 1
S  typedef unsigned int size_t;   /* see <stddef.h> */
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N#ifndef __cplusplus  /* wchar_t is a builtin type for C++ */
N  #if !defined(__STRICT_ANSI__)
X  #if !0L
N   /* unconditional in non-strict C for consistency of debug info */
N   #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X   #if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S    typedef unsigned int wchar_t; /* see <stddef.h> */
N   #else
N    typedef unsigned short wchar_t; /* see <stddef.h> */
N   #endif
N  #elif !defined(__wchar_t)
S    #define __wchar_t 1
S   #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
S    typedef unsigned int wchar_t; /* see <stddef.h> */
S   #else
S    typedef unsigned short wchar_t; /* see <stddef.h> */
S   #endif
N  #endif
N#endif
N
Ntypedef struct div_t { int quot, rem; } div_t;
N   /* type of the value returned by the div function. */
Ntypedef struct ldiv_t { long int quot, rem; } ldiv_t;
N   /* type of the value returned by the ldiv function. */
N#if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
X#if !0L || 1
Ntypedef struct lldiv_t { __int64 quot, rem; } lldiv_t;
N   /* type of the value returned by the lldiv function. */
N#endif
N
N#ifdef __EXIT_FAILURE
S#  define EXIT_FAILURE __EXIT_FAILURE
S   /*
S    * an integral expression which may be used as an argument to the exit
S    * function to return unsuccessful termination status to the host
S    * environment.
S    */
N#else
N#  define EXIT_FAILURE 1  /* unixoid */
N#endif
N#define EXIT_SUCCESS 0
N   /*
N    * an integral expression which may be used as an argument to the exit
N    * function to return successful termination status to the host
N    * environment.
N    */
N
N   /*
N    * Defining __USE_ANSI_EXAMPLE_RAND at compile time switches to
N    * the example implementation of rand() and srand() provided in
N    * the ANSI C standard. This implementation is very poor, but is
N    * provided for completeness.
N    */
N#ifdef __USE_ANSI_EXAMPLE_RAND
S#define srand _ANSI_srand
S#define rand _ANSI_rand
S#define RAND_MAX 0x7fff
N#else
N#define RAND_MAX 0x7fffffff
N#endif
N   /*
N    * RAND_MAX: an integral constant expression, the value of which
N    * is the maximum value returned by the rand function.
N    */
Nextern _ARMABI int __aeabi_MB_CUR_MAX(void);
Xextern __declspec(__nothrow) int __aeabi_MB_CUR_MAX(void);
N#define MB_CUR_MAX ( __aeabi_MB_CUR_MAX() )
N   /*
N    * a positive integer expression whose value is the maximum number of bytes
N    * in a multibyte character for the extended character set specified by the
N    * current locale (category LC_CTYPE), and whose value is never greater
N    * than MB_LEN_MAX.
N    */
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain a compliant version of the strtod
N    * family of functions.
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Nextern _ARMABI double atof(const char * /*nptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) double atof(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to double
N    * representation.
N    * Returns: the converted value.
N    */
Nextern _ARMABI int atoi(const char * /*nptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int atoi(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to int
N    * representation.
N    * Returns: the converted value.
N    */
Nextern _ARMABI long int atol(const char * /*nptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int atol(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to long int
N    * representation.
N    * Returns: the converted value.
N    */
N#if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
X#if !0L || 1
Nextern _ARMABI __int64 atoll(const char * /*nptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) __int64 atoll(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to
N    * long long int representation.
N    * Returns: the converted value.
N    */
N#endif
N
Nextern _ARMABI double strtod(const char * __restrict /*nptr*/, char ** __restrict /*endptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) double strtod(const char * __restrict  , char ** __restrict  ) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to double
N    * representation. First it decomposes the input string into three parts:
N    * an initial, possibly empty, sequence of white-space characters (as
N    * specified by the isspace function), a subject sequence resembling a
N    * floating point constant; and a final string of one or more unrecognised
N    * characters, including the terminating null character of the input string.
N    * Then it attempts to convert the subject sequence to a floating point
N    * number, and returns the result. A pointer to the final string is stored
N    * in the object pointed to by endptr, provided that endptr is not a null
N    * pointer.
N    * Returns: the converted value if any. If no conversion could be performed,
N    *          zero is returned. If the correct value is outside the range of
N    *          representable values, plus or minus HUGE_VAL is returned
N    *          (according to the sign of the value), and the value of the macro
N    *          ERANGE is stored in errno. If the correct value would cause
N    *          underflow, zero is returned and the value of the macro ERANGE is
N    *          stored in errno.
N    */
N#if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
X#if !0L || 1
Nextern _ARMABI float strtof(const char * __restrict /*nptr*/, char ** __restrict /*endptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) float strtof(const char * __restrict  , char ** __restrict  ) __attribute__((__nonnull__(1)));
Nextern _ARMABI long double strtold(const char * __restrict /*nptr*/, char ** __restrict /*endptr*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long double strtold(const char * __restrict  , char ** __restrict  ) __attribute__((__nonnull__(1)));
N   /*
N    * same as strtod, but return float and long double respectively.
N    */
N#endif
Nextern _ARMABI long int strtol(const char * __restrict /*nptr*/,
Xextern __declspec(__nothrow) long int strtol(const char * __restrict  ,
N                        char ** __restrict /*endptr*/, int /*base*/) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to long int
N    * representation. First it decomposes the input string into three parts:
N    * an initial, possibly empty, sequence of white-space characters (as
N    * specified by the isspace function), a subject sequence resembling an
N    * integer represented in some radix determined by the value of base, and a
N    * final string of one or more unrecognised characters, including the
N    * terminating null character of the input string. Then it attempts to
N    * convert the subject sequence to an integer, and returns the result.
N    * If the value of base is 0, the expected form of the subject sequence is
N    * that of an integer constant (described in ANSI Draft, section 3.1.3.2),
N    * optionally preceded by a '+' or '-' sign, but not including an integer
N    * suffix. If the value of base is between 2 and 36, the expected form of
N    * the subject sequence is a sequence of letters and digits representing an
N    * integer with the radix specified by base, optionally preceded by a plus
N    * or minus sign, but not including an integer suffix. The letters from a
N    * (or A) through z (or Z) are ascribed the values 10 to 35; only letters
N    * whose ascribed values are less than that of the base are permitted. If
N    * the value of base is 16, the characters 0x or 0X may optionally precede
N    * the sequence of letters and digits following the sign if present.
N    * A pointer to the final string is stored in the object
N    * pointed to by endptr, provided that endptr is not a null pointer.
N    * Returns: the converted value if any. If no conversion could be performed,
N    *          zero is returned and nptr is stored in *endptr.
N    *          If the correct value is outside the range of
N    *          representable values, LONG_MAX or LONG_MIN is returned
N    *          (according to the sign of the value), and the value of the
N    *          macro ERANGE is stored in errno.
N    */
Nextern _ARMABI unsigned long int strtoul(const char * __restrict /*nptr*/,
Xextern __declspec(__nothrow) unsigned long int strtoul(const char * __restrict  ,
N                                       char ** __restrict /*endptr*/, int /*base*/) __attribute__((__nonnull__(1)));
N   /*
N    * converts the initial part of the string pointed to by nptr to unsigned
N    * long int representation. First it decomposes the input string into three
N    * parts: an initial, possibly empty, sequence of white-space characters (as
N    * determined by the isspace function), a subject sequence resembling an
N    * unsigned integer represented in some radix determined by the value of
N    * base, and a final string of one or more unrecognised characters,
N    * including the terminating null character of the input string. Then it
N    * attempts to convert the subject sequence to an unsigned integer, and
N    * returns the result. If the value of base is zero, the expected form of
N    * the subject sequence is that of an integer constant (described in ANSI
N    * Draft, section 3.1.3.2), optionally preceded by a '+' or '-' sign, but
N    * not including an integer suffix. If the value of base is between 2 and
N    * 36, the expected form of the subject sequence is a sequence of letters
N    * and digits representing an integer with the radix specified by base,
N    * optionally preceded by a '+' or '-' sign, but not including an integer
N    * suffix. The letters from a (or A) through z (or Z) stand for the values
N    * 10 to 35; only letters whose ascribed values are less than that of the
N    * base are permitted. If the value of base is 16, the characters 0x or 0X
N    * may optionally precede the sequence of letters and digits following the
N    * sign, if present. A pointer to the final string is stored in the object
N    * pointed to by endptr, provided that endptr is not a null pointer.
N    * Returns: the converted value if any. If no conversion could be performed,
N    *          zero is returned and nptr is stored in *endptr.
N    *          If the correct value is outside the range of
N    *          representable values, ULONG_MAX is returned, and the value of
N    *          the macro ERANGE is stored in errno.
N    */
N
N/* C90 reserves all names beginning with 'str' */
Nextern _ARMABI __int64 strtoll(const char * __restrict /*nptr*/,
Xextern __declspec(__nothrow) __int64 strtoll(const char * __restrict  ,
N                               char ** __restrict /*endptr*/, int /*base*/) __attribute__((__nonnull__(1)));
N   /*
N    * as strtol but returns a long long int value.  If the correct value is
N    * outside the range of representable values,  LLONG_MAX or LLONG_MIN is
N    * returned (according to the sign of the value), and the value of the
N    * macro ERANGE is stored in errno.
N    */
Nextern _ARMABI unsigned __int64 strtoull(const char * __restrict /*nptr*/,
Xextern __declspec(__nothrow) unsigned __int64 strtoull(const char * __restrict  ,
N                                         char ** __restrict /*endptr*/, int /*base*/) __attribute__((__nonnull__(1)));
N   /*
N    * as strtoul but returns an unsigned long long int value.  If the correct
N    * value is outside the range of representable values, ULLONG_MAX is returned,
N    * and the value of the macro ERANGE is stored in errno.
N    */
N
Nextern _ARMABI int rand(void);
Xextern __declspec(__nothrow) int rand(void);
N   /*
N    * Computes a sequence of pseudo-random integers in the range 0 to RAND_MAX.
N    * Uses an additive generator (Mitchell & Moore) of the form:
N    *   Xn = (X[n-24] + X[n-55]) MOD 2^31
N    * This is described in section 3.2.2 of Knuth, vol 2. It's period is
N    * in excess of 2^55 and its randomness properties, though unproven, are
N    * conjectured to be good. Empirical testing since 1958 has shown no flaws.
N    * Returns: a pseudo-random integer.
N    */
Nextern _ARMABI void srand(unsigned int /*seed*/);
Xextern __declspec(__nothrow) void srand(unsigned int  );
N   /*
N    * uses its argument as a seed for a new sequence of pseudo-random numbers
N    * to be returned by subsequent calls to rand. If srand is then called with
N    * the same seed value, the sequence of pseudo-random numbers is repeated.
N    * If rand is called before any calls to srand have been made, the same
N    * sequence is generated as when srand is first called with a seed value
N    * of 1.
N    */
N
Nstruct _rand_state { int __x[57]; };
Nextern _ARMABI int _rand_r(struct _rand_state *);
Xextern __declspec(__nothrow) int _rand_r(struct _rand_state *);
Nextern _ARMABI void _srand_r(struct _rand_state *, unsigned int);
Xextern __declspec(__nothrow) void _srand_r(struct _rand_state *, unsigned int);
Nstruct _ANSI_rand_state { int __x[1]; };
Nextern _ARMABI int _ANSI_rand_r(struct _ANSI_rand_state *);
Xextern __declspec(__nothrow) int _ANSI_rand_r(struct _ANSI_rand_state *);
Nextern _ARMABI void _ANSI_srand_r(struct _ANSI_rand_state *, unsigned int);
Xextern __declspec(__nothrow) void _ANSI_srand_r(struct _ANSI_rand_state *, unsigned int);
N   /*
N    * Re-entrant variants of both flavours of rand, which operate on
N    * an explicitly supplied state buffer.
N    */
N
Nextern _ARMABI void *calloc(size_t /*nmemb*/, size_t /*size*/);
Xextern __declspec(__nothrow) void *calloc(size_t  , size_t  );
N   /*
N    * allocates space for an array of nmemb objects, each of whose size is
N    * 'size'. The space is initialised to all bits zero.
N    * Returns: either a null pointer or a pointer to the allocated space.
N    */
Nextern _ARMABI void free(void * /*ptr*/);
Xextern __declspec(__nothrow) void free(void *  );
N   /*
N    * causes the space pointed to by ptr to be deallocated (i.e., made
N    * available for further allocation). If ptr is a null pointer, no action
N    * occurs. Otherwise, if ptr does not match a pointer earlier returned by
N    * calloc, malloc or realloc or if the space has been deallocated by a call
N    * to free or realloc, the behaviour is undefined.
N    */
Nextern _ARMABI void *malloc(size_t /*size*/);
Xextern __declspec(__nothrow) void *malloc(size_t  );
N   /*
N    * allocates space for an object whose size is specified by 'size' and whose
N    * value is indeterminate.
N    * Returns: either a null pointer or a pointer to the allocated space.
N    */
Nextern _ARMABI void *realloc(void * /*ptr*/, size_t /*size*/);
Xextern __declspec(__nothrow) void *realloc(void *  , size_t  );
N   /*
N    * changes the size of the object pointed to by ptr to the size specified by
N    * size. The contents of the object shall be unchanged up to the lesser of
N    * the new and old sizes. If the new size is larger, the value of the newly
N    * allocated portion of the object is indeterminate. If ptr is a null
N    * pointer, the realloc function behaves like a call to malloc for the
N    * specified size. Otherwise, if ptr does not match a pointer earlier
N    * returned by calloc, malloc or realloc, or if the space has been
N    * deallocated by a call to free or realloc, the behaviour is undefined.
N    * If the space cannot be allocated, the object pointed to by ptr is
N    * unchanged. If size is zero and ptr is not a null pointer, the object it
N    * points to is freed.
N    * Returns: either a null pointer or a pointer to the possibly moved
N    *          allocated space.
N    */
N#if !defined(__STRICT_ANSI__)
X#if !0L
Nextern _ARMABI int posix_memalign(void ** /*ret*/, size_t /*alignment*/, size_t /*size*/);
Xextern __declspec(__nothrow) int posix_memalign(void **  , size_t  , size_t  );
N   /*
N    * allocates space for an object of size 'size', aligned to a
N    * multiple of 'alignment' (which must be a power of two and at
N    * least 4).
N    *
N    * On success, a pointer to the allocated object is stored in
N    * *ret, and zero is returned. On failure, the return value is
N    * either ENOMEM (allocation failed because no suitable piece of
N    * memory was available) or EINVAL (the 'alignment' parameter was
N    * invalid).
N    */
N#endif
Ntypedef int (*__heapprt)(void *, char const *, ...);
Nextern _ARMABI void __heapstats(int (* /*dprint*/)(void * /*param*/,
Xextern __declspec(__nothrow) void __heapstats(int (*  )(void *  ,
N                                           char const * /*format*/, ...),
N                        void * /*param*/) __attribute__((__nonnull__(1)));
N   /*
N    * reports current heap statistics (eg. number of free blocks in
N    * the free-list). Output is as implementation-defined free-form
N    * text, provided via the dprint function. `param' gives an
N    * extra data word to pass to dprint. You can call
N    * __heapstats(fprintf,stdout) by casting fprintf to the above
N    * function type; the typedef `__heapprt' is provided for this
N    * purpose.
N    *
N    * `dprint' will not be called while the heap is being examined,
N    * so it can allocate memory itself without trouble.
N    */
Nextern _ARMABI int __heapvalid(int (* /*dprint*/)(void * /*param*/,
Xextern __declspec(__nothrow) int __heapvalid(int (*  )(void *  ,
N                                           char const * /*format*/, ...),
N                       void * /*param*/, int /*verbose*/) __attribute__((__nonnull__(1)));
N   /*
N    * performs a consistency check on the heap. Errors are reported
N    * through dprint, like __heapstats. If `verbose' is nonzero,
N    * full diagnostic information on the heap state is printed out.
N    *
N    * This routine probably won't work if the heap isn't a
N    * contiguous chunk (for example, if __user_heap_extend has been
N    * overridden).
N    *
N    * `dprint' may be called while the heap is being examined or
N    * even in an invalid state, so it must perform no memory
N    * allocation. In particular, if `dprint' calls (or is) a stdio
N    * function, the stream it outputs to must already have either
N    * been written to or been setvbuf'ed, or else the system will
N    * allocate buffer space for it on the first call to dprint.
N    */
Nextern _ARMABI_NORETURN void abort(void);
Xextern __declspec(__nothrow) __declspec(__noreturn) void abort(void);
N   /*
N    * causes abnormal program termination to occur, unless the signal SIGABRT
N    * is being caught and the signal handler does not return. Whether open
N    * output streams are flushed or open streams are closed or temporary
N    * files removed is implementation-defined.
N    * An implementation-defined form of the status 'unsuccessful termination'
N    * is returned to the host environment by means of a call to
N    * raise(SIGABRT).
N    */
N
Nextern _ARMABI int atexit(void (* /*func*/)(void)) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int atexit(void (*  )(void)) __attribute__((__nonnull__(1)));
N   /*
N    * registers the function pointed to by func, to be called without its
N    * arguments at normal program termination. It is possible to register at
N    * least 32 functions.
N    * Returns: zero if the registration succeeds, nonzero if it fails.
N    */
N#if defined(__EDG__) && !defined(__GNUC__)
X#if 1L && !0L
N#define __LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE
N#endif
N#if defined(__cplusplus) && defined(__LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE) 
X#if 0L && 1L 
S    /* atexit that takes a ptr to a function with C++ linkage 
S     * but not in GNU mode  
S     */
S    typedef void (* __C_exitfuncptr)();
S    extern "C++"
S    inline int atexit(void (* __func)()) {
S      return atexit((__C_exitfuncptr)__func);
S    }
N#endif
N
N
Nextern _ARMABI_NORETURN void exit(int /*status*/);
Xextern __declspec(__nothrow) __declspec(__noreturn) void exit(int  );
N   /*
N    * causes normal program termination to occur. If more than one call to the
N    * exit function is executed by a program, the behaviour is undefined.
N    * First, all functions registered by the atexit function are called, in the
N    * reverse order of their registration.
N    * Next, all open output streams are flushed, all open streams are closed,
N    * and all files created by the tmpfile function are removed.
N    * Finally, control is returned to the host environment. If the value of
N    * status is zero or EXIT_SUCCESS, an implementation-defined form of the
N    * status 'successful termination' is returned. If the value of status is
N    * EXIT_FAILURE, an implementation-defined form of the status
N    * 'unsuccessful termination' is returned. Otherwise the status returned
N    * is implementation-defined.
N    */
N
Nextern _ARMABI_NORETURN void _Exit(int /*status*/);
Xextern __declspec(__nothrow) __declspec(__noreturn) void _Exit(int  );
N   /*
N    * causes normal program termination to occur. No functions registered
N    * by the atexit function are called.
N    * In this implementation, all open output streams are flushed, all
N    * open streams are closed, and all files created by the tmpfile function
N    * are removed.
N    * Control is returned to the host environment. The status returned to
N    * the host environment is determined in the same way as for 'exit'.
N    */     
N
Nextern _ARMABI char *getenv(const char * /*name*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *getenv(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * searches the environment list, provided by the host environment, for a
N    * string that matches the string pointed to by name. The set of environment
N    * names and the method for altering the environment list are
N    * implementation-defined.
N    * Returns: a pointer to a string associated with the matched list member.
N    *          The array pointed to shall not be modified by the program, but
N    *          may be overwritten by a subsequent call to the getenv function.
N    *          If the specified name cannot be found, a null pointer is
N    *          returned.
N    */
N
Nextern _ARMABI int  system(const char * /*string*/);
Xextern __declspec(__nothrow) int  system(const char *  );
N   /*
N    * passes the string pointed to by string to the host environment to be
N    * executed by a command processor in an implementation-defined manner.
N    * A null pointer may be used for string, to inquire whether a command
N    * processor exists.
N    *
N    * Returns: If the argument is a null pointer, the system function returns
N    *          non-zero only if a command processor is available. If the
N    *          argument is not a null pointer, the system function returns an
N    *          implementation-defined value.
N    */
N
Nextern _ARMABI_THROW void *bsearch(const void * /*key*/, const void * /*base*/,
Xextern  void *bsearch(const void *  , const void *  ,
N              size_t /*nmemb*/, size_t /*size*/,
N              int (* /*compar*/)(const void *, const void *)) __attribute__((__nonnull__(1,2,5)));
N   /*
N    * searches an array of nmemb objects, the initial member of which is
N    * pointed to by base, for a member that matches the object pointed to by
N    * key. The size of each member of the array is specified by size.
N    * The contents of the array shall be in ascending sorted order according to
N    * a comparison function pointed to by compar, which is called with two
N    * arguments that point to the key object and to an array member, in that
N    * order. The function shall return an integer less than, equal to, or
N    * greater than zero if the key object is considered, respectively, to be
N    * less than, to match, or to be greater than the array member.
N    * Returns: a pointer to a matching member of the array, or a null pointer
N    *          if no match is found. If two members compare as equal, which
N    *          member is matched is unspecified.
N    */
N#if defined(__cplusplus) && defined(__LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE)
X#if 0L && 1L
S    /* bsearch that takes a ptr to a function with C++ linkage 
S     * but not in GNU mode
S     */
S    typedef int (* __C_compareprocptr)(const void *, const void *);
S    extern "C++"
S    void *bsearch(const void * __key, const void * __base,
S              size_t __nmemb, size_t __size,
S              int (* __compar)(const void *, const void *)) __attribute__((__nonnull__(1,2,5)));
S    extern "C++"
S    inline void *bsearch(const void * __key, const void * __base,
S              size_t __nmemb, size_t __size,
S              int (* __compar)(const void *, const void *)) {
S      return bsearch(__key, __base, __nmemb, __size, (__C_compareprocptr)__compar);
S    }
N#endif
N
N
Nextern _ARMABI_THROW void qsort(void * /*base*/, size_t /*nmemb*/, size_t /*size*/,
Xextern  void qsort(void *  , size_t  , size_t  ,
N           int (* /*compar*/)(const void *, const void *)) __attribute__((__nonnull__(1,4)));
N   /*
N    * sorts an array of nmemb objects, the initial member of which is pointed
N    * to by base. The size of each object is specified by size.
N    * The contents of the array shall be in ascending order according to a
N    * comparison function pointed to by compar, which is called with two
N    * arguments that point to the objects being compared. The function shall
N    * return an integer less than, equal to, or greater than zero if the first
N    * argument is considered to be respectively less than, equal to, or greater
N    * than the second. If two members compare as equal, their order in the
N    * sorted array is unspecified.
N    */
N
N#if defined(__cplusplus) && defined(__LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE)
X#if 0L && 1L
S    /* qsort that takes a ptr to a function with C++ linkage 
S     * but not in GNU mode
S     */    
S    extern "C++"
S    void qsort(void * __base, size_t __nmemb, size_t __size,
S               int (* __compar)(const void *, const void *)) __attribute__((__nonnull__(1,4)));
S    extern "C++"
S    inline void qsort(void * __base, size_t __nmemb, size_t __size,
S                      int (* __compar)(const void *, const void *)) {
S      qsort(__base, __nmemb, __size, (__C_compareprocptr)__compar);
S    }
N#endif
N
Nextern _ARMABI_PURE int abs(int /*j*/);
Xextern __declspec(__nothrow) __attribute__((const)) int abs(int  );
N   /*
N    * computes the absolute value of an integer j. If the result cannot be
N    * represented, the behaviour is undefined.
N    * Returns: the absolute value.
N    */
N
Nextern _ARMABI_PURE div_t div(int /*numer*/, int /*denom*/);
Xextern __declspec(__nothrow) __attribute__((const)) div_t div(int  , int  );
N   /*
N    * computes the quotient and remainder of the division of the numerator
N    * numer by the denominator denom. If the division is inexact, the resulting
N    * quotient is the integer of lesser magnitude that is the nearest to the
N    * algebraic quotient. If the result cannot be represented, the behaviour is
N    * undefined; otherwise, quot * denom + rem shall equal numer.
N    * Returns: a structure of type div_t, comprising both the quotient and the
N    *          remainder. the structure shall contain the following members,
N    *          in either order.
N    *          int quot; int rem;
N    */
Nextern _ARMABI_PURE long int labs(long int /*j*/);
Xextern __declspec(__nothrow) __attribute__((const)) long int labs(long int  );
N   /*
N    * computes the absolute value of an long integer j. If the result cannot be
N    * represented, the behaviour is undefined.
N    * Returns: the absolute value.
N    */
N#ifdef __cplusplus
S   extern "C++" inline _ARMABI_PURE long abs(long int x) { return labs(x); }
N#endif
N
Nextern _ARMABI_PURE ldiv_t ldiv(long int /*numer*/, long int /*denom*/);
Xextern __declspec(__nothrow) __attribute__((const)) ldiv_t ldiv(long int  , long int  );
N   /*
N    * computes the quotient and remainder of the division of the numerator
N    * numer by the denominator denom. If the division is inexact, the sign of
N    * the resulting quotient is that of the algebraic quotient, and the
N    * magnitude of the resulting quotient is the largest integer less than the
N    * magnitude of the algebraic quotient. If the result cannot be represented,
N    * the behaviour is undefined; otherwise, quot * denom + rem shall equal
N    * numer.
N    * Returns: a structure of type ldiv_t, comprising both the quotient and the
N    *          remainder. the structure shall contain the following members,
N    *          in either order.
N    *          long int quot; long int rem;
N    */
N#ifdef __cplusplus
S   extern "C++" inline _ARMABI_PURE ldiv_t div(long int __numer, long int __denom) {
S       return ldiv(__numer, __denom);
S   }
N#endif
N
N#if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
X#if !0L || 1
Nextern _ARMABI_PURE __int64 llabs(__int64 /*j*/);
Xextern __declspec(__nothrow) __attribute__((const)) __int64 llabs(__int64  );
N   /*
N    * computes the absolute value of a __int64 integer j. If the
N    * result cannot be represented, the behaviour is undefined.
N    * Returns: the absolute value.
N    */
N#ifdef __cplusplus
S   extern "C++" inline _ARMABI_PURE __int64 abs(__int64 x) { return llabs(x); }
N#endif
N
Nextern _ARMABI_PURE lldiv_t lldiv(__int64 /*numer*/, __int64 /*denom*/);
Xextern __declspec(__nothrow) __attribute__((const)) lldiv_t lldiv(__int64  , __int64  );
N   /*
N    * computes the quotient and remainder of the division of the numerator
N    * numer by the denominator denom. If the division is inexact, the sign of
N    * the resulting quotient is that of the algebraic quotient, and the
N    * magnitude of the resulting quotient is the largest integer less than the
N    * magnitude of the algebraic quotient. If the result cannot be represented,
N    * the behaviour is undefined; otherwise, quot * denom + rem shall equal
N    * numer.
N    * Returns: a structure of type lldiv_t, comprising both the quotient and the
N    *          remainder. the structure shall contain the following members,
N    *          in either order.
N    *          long long quot; long long rem;
N    */
N#ifdef __cplusplus
S   extern "C++" inline _ARMABI_PURE lldiv_t div(__int64 __numer, __int64 __denom) {
S       return lldiv(__numer, __denom);
S   }
N#endif
N#endif
N
N#if !(__ARM_NO_DEPRECATED_FUNCTIONS)
N/*
N * ARM real-time divide functions for guaranteed performance
N */
Ntypedef struct __sdiv32by16 { int quot, rem; } __sdiv32by16;
Ntypedef struct __udiv32by16 { unsigned int quot, rem; } __udiv32by16;
N   /* used int so that values return in separate regs, although 16-bit */
Ntypedef struct __sdiv64by32 { int rem, quot; } __sdiv64by32;
N
N__value_in_regs extern _ARMABI_PURE __sdiv32by16 __rt_sdiv32by16(
X__value_in_regs extern __declspec(__nothrow) __attribute__((const)) __sdiv32by16 __rt_sdiv32by16(
N     int /*numer*/,
N     short int /*denom*/);
N   /*
N    * Signed divide: (16-bit quot), (16-bit rem) = (32-bit) / (16-bit)
N    */
N__value_in_regs extern _ARMABI_PURE __udiv32by16 __rt_udiv32by16(
X__value_in_regs extern __declspec(__nothrow) __attribute__((const)) __udiv32by16 __rt_udiv32by16(
N     unsigned int /*numer*/,
N     unsigned short /*denom*/);
N   /*
N    * Unsigned divide: (16-bit quot), (16-bit rem) = (32-bit) / (16-bit)
N    */
N__value_in_regs extern _ARMABI_PURE __sdiv64by32 __rt_sdiv64by32(
X__value_in_regs extern __declspec(__nothrow) __attribute__((const)) __sdiv64by32 __rt_sdiv64by32(
N     int /*numer_h*/, unsigned int /*numer_l*/,
N     int /*denom*/);
N   /*
N    * Signed divide: (32-bit quot), (32-bit rem) = (64-bit) / (32-bit)
N    */
N#endif
N
N/*
N * ARM floating-point mask/status function (for both hardfp and softfp)
N */
Nextern _ARMABI unsigned int __fp_status(unsigned int /*mask*/, unsigned int /*flags*/);
Xextern __declspec(__nothrow) unsigned int __fp_status(unsigned int  , unsigned int  );
N   /*
N    * mask and flags are bit-fields which correspond directly to the
N    * floating point status register in the FPE/FPA and fplib.  
N    * __fp_status returns the current value of the status register,
N    * and also sets the writable bits of the word
N    * (the exception control and flag bytes) to:
N    *
N    *     new = (old & ~mask) ^ flags;
N    */
N#define __fpsr_IXE  0x100000
N#define __fpsr_UFE  0x80000
N#define __fpsr_OFE  0x40000
N#define __fpsr_DZE  0x20000
N#define __fpsr_IOE  0x10000
N
N#define __fpsr_IXC  0x10
N#define __fpsr_UFC  0x8
N#define __fpsr_OFC  0x4
N#define __fpsr_DZC  0x2
N#define __fpsr_IOC  0x1
N
N/*
N * Multibyte Character Functions.
N * The behaviour of the multibyte character functions is affected by the
N * LC_CTYPE category of the current locale. For a state-dependent encoding,
N * each function is placed into its initial state by a call for which its
N * character pointer argument, s, is a null pointer. Subsequent calls with s
N * as other than a null pointer cause the internal state of the function to be
N * altered as necessary. A call with s as a null pointer causes these functions
N * to return a nonzero value if encodings have state dependency, and a zero
N * otherwise. After the LC_CTYPE category is changed, the shift state of these
N * functions is indeterminate.
N */
Nextern _ARMABI int mblen(const char * /*s*/, size_t /*n*/);
Xextern __declspec(__nothrow) int mblen(const char *  , size_t  );
N   /*
N    * If s is not a null pointer, the mblen function determines the number of
N    * bytes compromising the multibyte character pointed to by s. Except that
N    * the shift state of the mbtowc function is not affected, it is equivalent
N    * to   mbtowc((wchar_t *)0, s, n);
N    * Returns: If s is a null pointer, the mblen function returns a nonzero or
N    *          zero value, if multibyte character encodings, respectively, do
N    *          or do not have state-dependent encodings. If s is not a null
N    *          pointer, the mblen function either returns a 0 (if s points to a
N    *          null character), or returns the number of bytes that compromise
N    *          the multibyte character (if the next n of fewer bytes form a
N    *          valid multibyte character), or returns -1 (they do not form a
N    *          valid multibyte character).
N    */
Nextern _ARMABI int mbtowc(wchar_t * __restrict /*pwc*/,
Xextern __declspec(__nothrow) int mbtowc(wchar_t * __restrict  ,
N                   const char * __restrict /*s*/, size_t /*n*/);
N   /*
N    * If s is not a null pointer, the mbtowc function determines the number of
N    * bytes that compromise the multibyte character pointed to by s. It then
N    * determines the code for value of type wchar_t that corresponds to that
N    * multibyte character. (The value of the code corresponding to the null
N    * character is zero). If the multibyte character is valid and pwc is not a
N    * null pointer, the mbtowc function stores the code in the object pointed
N    * to by pwc. At most n bytes of the array pointed to by s will be examined.
N    * Returns: If s is a null pointer, the mbtowc function returns a nonzero or
N    *          zero value, if multibyte character encodings, respectively, do
N    *          or do not have state-dependent encodings. If s is not a null
N    *          pointer, the mbtowc function either returns a 0 (if s points to
N    *          a null character), or returns the number of bytes that
N    *          compromise the converted multibyte character (if the next n of
N    *          fewer bytes form a valid multibyte character), or returns -1
N    *          (they do not form a valid multibyte character).
N    */
Nextern _ARMABI int wctomb(char * /*s*/, wchar_t /*wchar*/);
Xextern __declspec(__nothrow) int wctomb(char *  , wchar_t  );
N   /*
N    * determines the number of bytes need to represent the multibyte character
N    * corresponding to the code whose value is wchar (including any change in
N    * shift state). It stores the multibyte character representation in the
N    * array object pointed to by s (if s is not a null pointer). At most
N    * MB_CUR_MAX characters are stored. If the value of wchar is zero, the
N    * wctomb function is left in the initial shift state).
N    * Returns: If s is a null pointer, the wctomb function returns a nonzero or
N    *          zero value, if multibyte character encodings, respectively, do
N    *          or do not have state-dependent encodings. If s is not a null
N    *          pointer, the wctomb function returns a -1 if the value of wchar
N    *          does not correspond to a valid multibyte character, or returns
N    *          the number of bytes that compromise the multibyte character
N    *          corresponding to the value of wchar.
N    */
N
N/*
N * Multibyte String Functions.
N * The behaviour of the multibyte string functions is affected by the LC_CTYPE
N * category of the current locale.
N */
Nextern _ARMABI size_t mbstowcs(wchar_t * __restrict /*pwcs*/,
Xextern __declspec(__nothrow) size_t mbstowcs(wchar_t * __restrict  ,
N                      const char * __restrict /*s*/, size_t /*n*/) __attribute__((__nonnull__(2)));
N   /*
N    * converts a sequence of multibyte character that begins in the initial
N    * shift state from the array pointed to by s into a sequence of
N    * corresponding codes and stores not more than n codes into the array
N    * pointed to by pwcs. No multibyte character that follow a null character
N    * (which is converted into a code with value zero) will be examined or
N    * converted. Each multibyte character is converted as if by a call to
N    * mbtowc function, except that the shift state of the mbtowc function is
N    * not affected. No more than n elements will be modified in the array
N    * pointed to by pwcs. If copying takes place between objects that overlap,
N    * the behaviour is undefined.
N    * Returns: If an invalid multibyte character is encountered, the mbstowcs
N    *          function returns (size_t)-1. Otherwise, the mbstowcs function
N    *          returns the number of array elements modified, not including
N    *          a terminating zero code, if any.
N    */
Nextern _ARMABI size_t wcstombs(char * __restrict /*s*/,
Xextern __declspec(__nothrow) size_t wcstombs(char * __restrict  ,
N                      const wchar_t * __restrict /*pwcs*/, size_t /*n*/) __attribute__((__nonnull__(2)));
N   /*
N    * converts a sequence of codes that correspond to multibyte characters
N    * from the array pointed to by pwcs into a sequence of multibyte
N    * characters that begins in the initial shift state and stores these
N    * multibyte characters into the array pointed to by s, stopping if a
N    * multibyte character would exceed the limit of n total bytes or if a
N    * null character is stored. Each code is converted as if by a call to the
N    * wctomb function, except that the shift state of the wctomb function is
N    * not affected. No more than n elements will be modified in the array
N    * pointed to by s. If copying takes place between objects that overlap,
N    * the behaviour is undefined.
N    * Returns: If a code is encountered that does not correspond to a valid
N    *          multibyte character, the wcstombs function returns (size_t)-1.
N    *          Otherwise, the wcstombs function returns the number of bytes
N    *          modified, not including a terminating null character, if any.
N    */
N
Nextern _ARMABI void __use_realtime_heap(void);
Xextern __declspec(__nothrow) void __use_realtime_heap(void);
Nextern _ARMABI void __use_realtime_division(void);
Xextern __declspec(__nothrow) void __use_realtime_division(void);
Nextern _ARMABI void __use_two_region_memory(void);
Xextern __declspec(__nothrow) void __use_two_region_memory(void);
Nextern _ARMABI void __use_no_heap(void);
Xextern __declspec(__nothrow) void __use_no_heap(void);
Nextern _ARMABI void __use_no_heap_region(void);
Xextern __declspec(__nothrow) void __use_no_heap_region(void);
N
Nextern _ARMABI char const *__C_library_version_string(void);
Xextern __declspec(__nothrow) char const *__C_library_version_string(void);
Nextern _ARMABI int __C_library_version_number(void);
Xextern __declspec(__nothrow) int __C_library_version_number(void);
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDLIB_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #ifdef __cplusplus
S    #ifndef __STDLIB_NO_EXPORTS
S      #if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
S        using ::std::atoll;
S        using ::std::lldiv_t;
S      #endif /* !defined(__STRICT_ANSI__) || __USE_C99_STDLIB */
S      using ::std::div_t;
S      using ::std::ldiv_t;
S      using ::std::atof;
S      using ::std::atoi;
S      using ::std::atol;
S      using ::std::strtod;
S#if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
S      using ::std::strtof;
S      using ::std::strtold;
S#endif
S      using ::std::strtol;
S      using ::std::strtoul;
S      using ::std::strtoll;
S      using ::std::strtoull;
S      using ::std::rand;
S      using ::std::srand;
S      using ::std::_rand_state;
S      using ::std::_rand_r;
S      using ::std::_srand_r;
S      using ::std::_ANSI_rand_state;
S      using ::std::_ANSI_rand_r;
S      using ::std::_ANSI_srand_r;
S      using ::std::calloc;
S      using ::std::free;
S      using ::std::malloc;
S      using ::std::realloc;
S#if !defined(__STRICT_ANSI__)
S      using ::std::posix_memalign;
S#endif
S      using ::std::__heapprt;
S      using ::std::__heapstats;
S      using ::std::__heapvalid;
S      using ::std::abort;
S      using ::std::atexit;
S      using ::std::exit;
S      using ::std::_Exit;
S      using ::std::getenv;
S      using ::std::system;
S      using ::std::bsearch;
S      using ::std::qsort;
S      using ::std::abs;
S      using ::std::div;
S      using ::std::labs;
S      using ::std::ldiv;
S      #if !defined(__STRICT_ANSI__) || __USE_C99_STDLIB
S        using ::std::llabs;
S        using ::std::lldiv;
S      #endif /* !defined(__STRICT_ANSI__) || __USE_C99_STDLIB */
S#if !(__ARM_NO_REALTIME_DIVIDE)
S      using ::std::__sdiv32by16;
S      using ::std::__udiv32by16;
S      using ::std::__sdiv64by32;
S      using ::std::__rt_sdiv32by16;
S      using ::std::__rt_udiv32by16;
S      using ::std::__rt_sdiv64by32;
S#endif
S      using ::std::__fp_status;
S      using ::std::mblen;
S      using ::std::mbtowc;
S      using ::std::wctomb;
S      using ::std::mbstowcs;
S      using ::std::wcstombs;
S      using ::std::__use_realtime_heap;
S      using ::std::__use_realtime_division;
S      using ::std::__use_two_region_memory;
S      using ::std::__use_no_heap;
S      using ::std::__use_no_heap_region;
S      using ::std::__C_library_version_string;
S      using ::std::__C_library_version_number;
S      using ::std::size_t;
S      using ::std::__aeabi_MB_CUR_MAX;
S    #endif /* __STDLIB_NO_EXPORTS */
N  #endif /* __cplusplus */
N
N#endif
N/* end of stdlib.h */
N
L 18 ".\Headers\termio.h" 2
N#include "utils/uartstdio.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\utils/uartstdio.h" 1
N//*****************************************************************************
N//
N// uartstdio.h - Prototypes for the UART console functions.
N//
N// Copyright (c) 2007-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Utility Library.
N//
N//*****************************************************************************
N
N#ifndef __UARTSTDIO_H__
N#define __UARTSTDIO_H__
N
N#include <stdarg.h>
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdarg.h" 1
N/* stdarg.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.8 */
N/* Copyright (C) Codemist Ltd., 1988                            */
N/* Copyright (C) ARM Ltd., 1991-1999. All rights reserved */
N
N/*
N * RCS $Revision: 177844 $
N * Checkin $Date: 2012-11-21 11:51:12 +0000 (Wed, 21 Nov 2012) $
N * Revising $Author: agrant $
N */
N
N#ifndef __stdarg_h
N#define __stdarg_h
N#define __ARMCLIB_VERSION 5040049
N
N  #ifndef __STDARG_DECLS
N  #define __STDARG_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS ::std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N/*
N * stdarg.h declares a type and defines macros for advancing through a
N * list of arguments whose number and types are not known to the called
N * function when it is translated. A function may be called with a variable
N * number of arguments of differing types. Its parameter list contains one or
N * more parameters. The rightmost parameter plays a special role in the access
N * mechanism, and will be called parmN in this description.
N */
N
N/* N.B. <stdio.h> is required to declare vfprintf() without defining      */
N/* va_list.  Clearly the type __va_list there must keep in step.          */
N  typedef struct __va_list { void *__ap; } va_list;
N
N   /*
N    * an array type suitable for holding information needed by the macro va_arg
N    * and the function va_end. The called function shall declare a variable
N    * (referred to as ap) having type va_list. The variable ap may be passed as
N    * an argument to another function.
N    * Note: va_list is an array type so that when an object of that type
N    * is passed as an argument it gets passed by reference.
N    */
N  #define va_start(ap, parmN) __va_start(ap, parmN)
N
N   /*
N    * The va_start macro shall be executed before any access to the unnamed
N    * arguments. The parameter ap points to an object that has type va_list.
N    * The va_start macro initialises ap for subsequent use by va_arg and
N    * va_end. The parameter parmN is the identifier of the rightmost parameter
N    * in the variable parameter list in the function definition (the one just
N    * before the '...'). If the parameter parmN is declared with the register
N    * storage class an error is given.
N    * If parmN is a narrow type (char, short, float) an error is given in
N    * strict ANSI mode, or a warning otherwise.
N    * Returns: no value.
N    */
N  #define va_arg(ap, type) __va_arg(ap, type)
N
N   /*
N    * The va_arg macro expands to an expression that has the type and value of
N    * the next argument in the call. The parameter ap shall be the same as the
N    * va_list ap initialised by va_start. Each invocation of va_arg modifies
N    * ap so that successive arguments are returned in turn. The parameter
N    * 'type' is a type name such that the type of a pointer to an object that
N    * has the specified type can be obtained simply by postfixing a * to
N    * 'type'. If type is a narrow type, an error is given in strict ANSI
N    * mode, or a warning otherwise. If the type is an array or function type,
N    * an error is given.
N    * In non-strict ANSI mode, 'type' is allowed to be any expression.
N    * Returns: The first invocation of the va_arg macro after that of the
N    *          va_start macro returns the value of the argument after that
N    *          specified by parmN. Successive invocations return the values of
N    *          the remaining arguments in succession.
N    *          The result is cast to 'type', even if 'type' is narrow.
N    */
N
N#define __va_copy(dest, src) ((void)((dest) = (src)))
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199901L)
N   /* va_copy is in C99 and non-strict C90 and non-strict C++
N    * __va_copy is always present.
N    */
N  #define va_copy(dest, src) ((void)((dest) = (src)))
N
N   /* The va_copy macro makes the va_list dest be a copy of
N    * the va_list src, as if the va_start macro had been applied
N    * to it followed by the same sequence of uses of the va_arg
N    * macro as had previously been used to reach the present state
N    * of src.
N    */
N#endif
N
N#define va_end(ap) __va_end(ap)
N   /*
N    * The va_end macro facilitates a normal return from the function whose
N    * variable argument list was referenced by the expansion of va_start that
N    * initialised the va_list ap. If the va_end macro is not invoked before
N    * the return, the behaviour is undefined.
N    * Returns: no value.
N    */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N
N    #ifdef __GNUC__
S     /* be cooperative with glibc */
S     typedef __CLIBNS va_list __gnuc_va_list;
S     #define __GNUC_VA_LIST
S     #undef __need___va_list
N    #endif
N
N  #endif /* __STDARG_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDARG_NO_EXPORTS
S      using ::std::va_list;
S    #endif
N  #endif /* __cplusplus */
N
N#endif
N
N/* end of stdarg.h */
N
L 29 "C:\ti\TivaWare_C_Series-2.1.0.12573\utils/uartstdio.h" 2
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// If built for buffered operation, the following labels define the sizes of
N// the transmit and receive buffers respectively.
N//
N//*****************************************************************************
N#ifdef UART_BUFFERED
S#ifndef UART_RX_BUFFER_SIZE
S#define UART_RX_BUFFER_SIZE     128
S#endif
S#ifndef UART_TX_BUFFER_SIZE
S#define UART_TX_BUFFER_SIZE     1024
S#endif
N#endif
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void UARTStdioConfig(uint32_t ui32Port, uint32_t ui32Baud,
N                            uint32_t ui32SrcClock);
Nextern int UARTgets(char *pcBuf, uint32_t ui32Len);
Nextern unsigned char UARTgetc(void);
Nextern void UARTprintf(const char *pcString, ...);
Nextern void UARTvprintf(const char *pcString, va_list vaArgP);
Nextern int UARTwrite(const char *pcBuf, uint32_t ui32Len);
N#ifdef UART_BUFFERED
Sextern int UARTPeek(unsigned char ucChar);
Sextern void UARTFlushTx(bool bDiscard);
Sextern void UARTFlushRx(void);
Sextern int UARTRxBytesAvail(void);
Sextern int UARTTxBytesFree(void);
Sextern void UARTEchoSet(bool bEnable);
N#endif
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __UARTSTDIO_H__
L 19 ".\Headers\termio.h" 2
N
N//#if defined(ccs)
N//#define printf	UARTprintf
N//#define puts	UARTprintf
N//#endif
N
N/* receives character from the terminal channel - BLOCKING */
Nunsigned char TERMIO_GetChar(void);
N
N/* sends a character to the terminal channel
N   wait for output buffer empty */
Nvoid TERMIO_PutChar(unsigned char ch);
N
N/* initializes the communication channel */
N/* set baud rate to 115.2 kbaud and turn on Rx and Tx */
Nvoid TERMIO_Init(void);
N/* checks for a character from the terminal channel */
Nint kbhit(void);
N
N#if defined(ccs)
X#if 0L
S#include <file.h>
S
Sint uart_open(const char *path, unsigned flags, int llv_fd);
Sint uart_close(int dev_fd);
Sint uart_read(int dev_fd, char *buf, unsigned count);
Sint uart_write(int dev_fd, const char *buf, unsigned count);
Soff_t uart_lseek(int dev_fd, off_t offset, int origin);
Sint uart_unlink(const char *path);
Sint uart_rename(const char * old_name, const char * new_name);
S
Sint mapStdioToUart(void);
S
N#endif
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* TERMIO_H_ */
L 29 ".\Headers\ES_Port.h" 2
N#include "bitdefs.h"       /* generic bit defs (BIT0HI, BIT0LO,...) */
L 1 ".\Headers\bitdefs.h" 1
N/*
N   standard bit defintions to make things more readable
N*/
N
N/* the conditional keeps this from being included more than once */
N#ifndef BITDEFS_H
N#define BITDEFS_H
N
N#define BIT0HI    0x00000001
N#define BIT1HI    0x00000002
N#define BIT2HI    0x00000004
N#define BIT3HI    0x00000008
N#define BIT4HI    0x00000010
N#define BIT5HI    0x00000020
N#define BIT6HI    0x00000040
N#define BIT7HI    0x00000080
N#define BIT8HI    0x00000100
N#define BIT9HI    0x00000200
N#define BIT10HI   0x00000400
N#define BIT11HI   0x00000800
N#define BIT12HI   0x00001000
N#define BIT13HI   0x00002000
N#define BIT14HI   0x00004000
N#define BIT15HI   0x00008000
N#define BIT16HI   0x00010000
N#define BIT17HI   0x00020000
N#define BIT18HI   0x00040000
N#define BIT19HI   0x00080000
N#define BIT20HI   0x00100000
N#define BIT21HI   0x00200000
N#define BIT22HI   0x00400000
N#define BIT23HI   0x00800000
N#define BIT24HI   0x01000000
N#define BIT25HI   0x02000000
N#define BIT26HI   0x04000000
N#define BIT27HI   0x08000000
N#define BIT28HI   0x10000000
N#define BIT29HI   0x20000000
N#define BIT30HI   0x40000000
N#define BIT31HI   0x80000000
N
N#define BIT0LO    ~0x00000001
N#define BIT1LO    ~0x00000002
N#define BIT2LO    ~0x00000004
N#define BIT3LO    ~0x00000008
N#define BIT4LO    ~0x00000010
N#define BIT5LO    ~0x00000020
N#define BIT6LO    ~0x00000040
N#define BIT7LO    ~0x00000080
N#define BIT8LO    ~0x00000100
N#define BIT9LO    ~0x00000200
N#define BIT10LO   ~0x00000400
N#define BIT11LO   ~0x00000800
N#define BIT12LO   ~0x00001000
N#define BIT13LO   ~0x00002000
N#define BIT14LO   ~0x00004000
N#define BIT15LO   ~0x00008000
N#define BIT16LO   ~0x00010000
N#define BIT17LO   ~0x00020000
N#define BIT18LO   ~0x00040000
N#define BIT19LO   ~0x00080000
N#define BIT20LO   ~0x00100000
N#define BIT21LO   ~0x00200000
N#define BIT22LO   ~0x00400000
N#define BIT23LO   ~0x00800000
N#define BIT24LO   ~0x01000000
N#define BIT25LO   ~0x02000000
N#define BIT26LO   ~0x04000000
N#define BIT27LO   ~0x08000000
N#define BIT28LO   ~0x10000000
N#define BIT29LO   ~0x20000000
N#define BIT30LO   ~0x40000000
N#define BIT31LO   ~0x80000000
N
N#endif  /* BITDEFS_H */
N
L 30 ".\Headers\ES_Port.h" 2
N#include "Bin_Const.h"     /* macros to specify binary constants in C */
L 1 ".\Headers\Bin_Const.h" 1
N#ifndef BIN_CONST_H
N#define BIN_CONST_H
N
N/* Binary constant generator macro
N   By Tom Torfs - donated to the public domain
N*/
N
N/* All macro's evaluate to compile-time constants */
N
N/* *** helper macros *** */
N
N/* turn a numeric literal into a hex constant
N   (avoids problems with leading zeroes)
N   8-bit constants max value 0x11111111, always fits in unsigned long
N*/
N
N#define HEX__(n) 0x##n##UL
N
N/* 8-bit conversion function */
N#define B8__(x) ((x&0x0000000FUL)?1:0)\
N               +((x&0x000000F0UL)?2:0)\
N               +((x&0x00000F00UL)?4:0)\
N               +((x&0x0000F000UL)?8:0)\
N               +((x&0x000F0000UL)?16:0)\
N               +((x&0x00F00000UL)?32:0)\
N               +((x&0x0F000000UL)?64:0)\
N               +((x&0xF0000000UL)?128:0)
X#define B8__(x) ((x&0x0000000FUL)?1:0)               +((x&0x000000F0UL)?2:0)               +((x&0x00000F00UL)?4:0)               +((x&0x0000F000UL)?8:0)               +((x&0x000F0000UL)?16:0)               +((x&0x00F00000UL)?32:0)               +((x&0x0F000000UL)?64:0)               +((x&0xF0000000UL)?128:0)
N
N/* *** user macros *** */
N/* for upto 8-bit binary constants */
N
N#define B8(d) ((uint8_t)B8__(HEX__(d)))
N
N/* for upto 16-bit binary constants, MSB first */
N
N#define B16(dmsb,dlsb) (((unsigned short)B8(dmsb)<<8)\
N+ B8(dlsb))
X#define B16(dmsb,dlsb) (((unsigned short)B8(dmsb)<<8)+ B8(dlsb))
N
N/* for upto 32-bit binary constants, MSB first */
N
N#define B32(dmsb,db2,db3,dlsb) (((unsigned long)B8(dmsb)<<24) \
N  + ((unsigned long)B8(db2)<<16) \
N  + ((unsigned long)B8(db3)<<8) \
N  + B8(dlsb))
X#define B32(dmsb,db2,db3,dlsb) (((unsigned long)B8(dmsb)<<24)   + ((unsigned long)B8(db2)<<16)   + ((unsigned long)B8(db3)<<8)   + B8(dlsb))
N
N#endif                       /* BIN_CONST_H */
N
N/* Sample usage:
N      B8(01010101) = 85
N      B16(10101010,01010101) = 43605
N      B32(10000000,11111111,10101010,01010101) = 2164238933
N*/
L 31 ".\Headers\ES_Port.h" 2
N#include "ES_Types.h"
N
N// macro to control the use of C99 data types (or simulations in case you don't
N// have a C99 compiler).
N
N// Codewarrior V5, is not C99 so keep this commented out for C32 & E128
N#define COMPILER_IS_C99
N
N// The macro 'ES_FLASH' is needed on some compilers to allocate const data to 
N// ROM. The macro must be defined, even if it evaluates to nothing.
N// for the 'C32 & E128 this is not needed so it evaluates to nothing
N#define ES_FLASH 
N
N// the macro 'ES_READ_FLASH_BYTE' is needed on some Harvard machines to generate
N// code to read a byte from the program space (Flash)
N// The macro must be defined, even if it evaluates to nothing.
N// for the 'C32 & E128 we don't need special instructions so it evaluates to a
N// simple reference to the variable
N#define ES_READ_FLASH_BYTE(_flash_var_)    (_flash_var_)                  
N
N// these macros provide the wrappers for critical regions, where ints will be off
N// but the state of the interrupt enable prior to entry will be restored.
N// allocation of temp var for saving interrupt enable status should be defined
N// in ES_Port.c
Nextern unsigned char _CCR_temp;
N
N// HCS12 assembly breakdown.
N// The Condition Code Register (CCR) contains 5 status indicators, 2 interrupt
N// masking bits, and a stop instruction disable bit.  
N// EnterCritical(): 1) Push CCR to stack 2) Disable interrupts
N// 3) store (CCR) value which is on the stack into the _CCR_temp variable  
N// EnterCritical breakdown: 1) move contents of _CCR_temp to stack 2) restore the contents of 
N// the CCR register from the stack
N//#define EnterCritical()     { __asm pshc; __asm sei; __asm movb 1,SP+,_CCR_temp; } /* This macro saves CCR register and disables global interrupts. */
N//#define ExitCritical()  { __asm movb _CCR_temp, 1,-SP ; __asm pulc; } /* This macro restores CCR register saved EnterCritical(). */
N
N// Cortex M-series processors 
N// The Interrupt Program Status Register (IPSR) contains the exception type number
N// of the current interrupt service routine (ISR)
N// Using TivaWare, CPUcpsid() - IntMasterDisable() calls this. Equivalent to __diable_irq()?
Nextern unsigned int _PRIMASK_temp;
N//#pragma FUNC_ALWAYS_INLINE (CPUgetPRIMASK_cpsid);
N//#pragma FUNC_ALWAYS_INLINE (CPUsetPRIMASK);
N//extern unsigned int _FAULTMASK_temp;
N
Nuint32_t CPUgetFAULTMASK_cpsid(void);
Nvoid CPUsetFAULTMASK(uint32_t newFAULTMASK);
Nuint32_t CPUgetPRIMASK_cpsid(void);
Nvoid CPUsetPRIMASK(uint32_t newPRIMASK);
Nstatic uint32_t __disable_fault_irq(void);
Nstatic uint32_t __enable_fault_irq(void);
N
N#define EnterCritical()	{ _PRIMASK_temp = CPUgetPRIMASK_cpsid(); }
N#define ExitCritical() { CPUsetPRIMASK(_PRIMASK_temp); }
N
N
N/* Rate constants for programming the SysTick Period to generate tick interrupts.
N   These assume an 40MHz configuration, they are the values to be used to program
N   the SysTick Reload Value (STRELOAD) register. STRELOAD is 24-bits wide and so
N   the highest value is 0xFFFFFF (16,777,216) which equates to
N   16777216*1000/40000000 = 419.4 mS.
N */
Ntypedef enum {	ES_Timer_RATE_OFF  	=   (0),
N				ES_Timer_RATE_100uS = 4000,
N				ES_Timer_RATE_500uS = 20000,
N				ES_Timer_RATE_1mS	= 40000,
N				ES_Timer_RATE_2mS	= 80000,
N				ES_Timer_RATE_4mS	= 160000,
N				ES_Timer_RATE_5mS	= 200000,
N				ES_Timer_RATE_8mS	= 320000,
N				ES_Timer_Rate_10mS	= 400000,
N				ES_Timer_Rate_16mS	= 640000,
N				ES_Timer_Rate_32mS	= 1280000
N} TimerRate_t;
N
N// map the generic functions for testing the serial port to actual functions 
N// for this platform. If the C compiler does not provide functions to test
N// and retrieve serial characters, you should write them in ES_Port.c
N#define IsNewKeyReady()  ( kbhit() != 0 )
N#define GetNewKey()      getchar()
N
N// prototypes for the hardware specific routines
Nvoid _HW_Timer_Init(TimerRate_t Rate);
Nbool _HW_Process_Pending_Ints( void );
X_Bool _HW_Process_Pending_Ints( void );
Nuint16_t _HW_GetTickCount(void);
Nvoid ConsoleInit(void);
N
N#if defined(ccs)
X#if 0L
Sstatic uint32_t __disable_fault_irq(void)
S{
S	// Read faultmask and disable fault handlers and interrupts
S    __asm("    mrs     r0, faultmask;	Store FAULTMASK in r0\n"
S    	    "    cpsid   f			;	Disable interrupts\n"
S          "    bx      lr			;	Return from function\n");
S
S    /* Used to satisfy compiler. Actual return in r0 */
S	return 0;
S}
S
Sstatic uint32_t __enable_fault_irq(void)
S{
S	// Read faultmask and enable fault handlers and interrupts
S    __asm("    mrs     r0, faultmask;	Store FAULTMASK in r0\n"
S    	    "    cpsie   f			;	Enable interrupts\n"
S          "    bx      lr			;	Return from function\n");
S
S    /* Used to satisfy compiler. Actual return in r0 */
S	return 0;
S
S}
N#endif
N
N#if defined(rvmdk) || defined(__ARMCC_VERSION)
X#if 1L || 1L
Nstatic uint32_t __enable_fault_irq(void)
N{
N  uint32_t r0;
N  __asm
N  {
N    mrs     r0, FAULTMASK;	// Store FAULTMASK in r0
N    cpsie   f;				      // Disable interrupts
N  }
N  return r0;
N}
N
N
Nstatic uint32_t __disable_fault_irq(void)
N{
N  uint32_t r0;
N  __asm
N  {
N    mrs     r0, FAULTMASK;	// Store FAULTMASK in r0
N    cpsid   f;				      // Disable interrupts
N  }
N  return r0;
N}
N#endif
N
N#endif /* ES_PORT_H */
L 33 ".\Headers\ES_Timers.h" 2
N#include "ES_Types.h"
N
N
Ntypedef enum { ES_Timer_ERR           = -1,
N               ES_Timer_ACTIVE        =  1,
N               ES_Timer_OK            =  0,
N               ES_Timer_NOT_ACTIVE    =  0
N} ES_TimerReturn_t;
N
Nvoid             ES_Timer_Init(TimerRate_t Rate);
Nvoid             ES_Timer_Tick_Resp(void);
NES_TimerReturn_t ES_Timer_InitTimer(uint8_t Num, uint16_t NewTime);
NES_TimerReturn_t ES_Timer_SetTimer(uint8_t Num, uint16_t NewTime);
NES_TimerReturn_t ES_Timer_StartTimer(uint8_t Num);
NES_TimerReturn_t ES_Timer_StopTimer(uint8_t Num);
NES_TimerReturn_t ES_Timer_IsTimerActive(uint8_t Num);
Nuint16_t         ES_Timer_GetTime(void);
N
N#endif   /* ES_Timers_H */
N/*------------------------------ End of file ------------------------------*/
N
N
L 25 ".\Headers\ES_Framework.h" 2
N
Ntypedef enum {
N              Success = 0,
N              FailedPost = 1,
N              FailedRun,
N              FailedPointer,
N              FailedIndex,
N              FailedInit
N} ES_Return_t;
N
NES_Return_t ES_Initialize( TimerRate_t NewRate  );
NES_Return_t ES_Run( void );
Nbool ES_PostAll( ES_Event ThisEvent );
X_Bool ES_PostAll( ES_Event ThisEvent );
Nbool ES_PostToService( uint8_t WhichService, ES_Event ThisEvent);
X_Bool ES_PostToService( uint8_t WhichService, ES_Event ThisEvent);
Nbool ES_PostToServiceLIFO( uint8_t WhichService, ES_Event TheEvent);
X_Bool ES_PostToServiceLIFO( uint8_t WhichService, ES_Event TheEvent);
N
N#endif   // ES_Framework_H
L 26 "Source\TestHarnessService0.c" 2
N#include "ES_DeferRecall.h"
L 1 ".\Headers\ES_DeferRecall.h" 1
N#ifndef DEFER_RECALL_H
N#define DEFER_RECALL_H
N
N#include "ES_Queue.h"
L 1 ".\Headers\ES_Queue.h" 1
N/****************************************************************************
N Module
N     ES_Queue.h
N Description
N     header file for use with the Queue functions of the Events  & Services 
N     Framework
N Notes
N
N History
N When           Who     What/Why
N -------------- ---     --------
N 08/05/13 15:19 jec      modifications to suit new portable type definitions
N 01/15/12 09:36 jec      converted to use new types from ES_Types.h
N 10/17/11 07:49 jec      new header to match the rest of the framework
N 08/09/11 09:30 jec      started coding
N*****************************************************************************/
N#ifndef ES_Queue_H
N#define ES_Queue_H
N
N#include "ES_Types.h"
N#include "ES_Events.h"
N
N/* prototypes for public functions */
N
Nuint8_t ES_InitQueue( ES_Event * pBlock, uint8_t BlockSize );
Nbool ES_EnQueueFIFO( ES_Event * pBlock, ES_Event Event2Add );
X_Bool ES_EnQueueFIFO( ES_Event * pBlock, ES_Event Event2Add );
Nbool ES_EnQueueLIFO( ES_Event * pBlock, ES_Event Event2Add );
X_Bool ES_EnQueueLIFO( ES_Event * pBlock, ES_Event Event2Add );
Nuint8_t ES_DeQueue( ES_Event * pBlock, ES_Event * pReturnEvent );
N//void EF_FlushQueue( unsigned char * pBlock );
Nbool ES_IsQueueEmpty( ES_Event * pBlock );
X_Bool ES_IsQueueEmpty( ES_Event * pBlock );
N
N#endif /*ES_Queue_H */
N
L 5 ".\Headers\ES_DeferRecall.h" 2
N#include "ES_Events.h"
N
N/****************************************************************************
N Function
N   ES_InitDeferralQueueWith  (wrapper for ES_InitQueue )
N   this is a straight re-naming to aid readability 
N Parameters
N   EF_Event * pBlock : pointer to the block of memory to use for the Queue
N   unsigned char BlockSize: size of the block pointed to by pBlock
N Returns
N   max number of entries in the created queue
N Description
N   Initializes a queue structure at the beginning of the block of memory
N Notes
N   you should pass it a block that is at least sizeof(ES_Queue_t) larger than 
N   the number of entries that you want in the queue. Since the size of an 
N   ES_Event (at 4 bytes; 2 enum, 2 param) is greater than the 
N   sizeof(ES_Queue_t), you only need to declare an array of ES_Event
N   with 1 more element than you need for the actual queue.
N****************************************************************************/
N#define ES_InitDeferralQueueWith( a,b ) ES_InitQueue( a, b )
N
N/****************************************************************************
N Function
N   ES_DeferEvent  (wrapper for ES_EnQueueLIFO)
N   this is a straight re-naming to aid readability
N Parameters
N   ES_Event * pBlock : pointer to the block of memory in use as the Queue
N   ES_Event Event2Add : event to be added to the Queue
N Returns
N   bool : true if the add was successful, false if not
N Description
N   if it will fit, adds Event2Add to the Queue
N ***************************************************************************/
N#define ES_DeferEvent( a,b ) ES_EnQueueLIFO( a, b )
N
N/****************************************************************************
N Function
N     ES_RecallEvents
N Parameters
N      uint8_t WhichService, number of the service to post Recalled event to
N      ES_Event * pBlock, pointer to the block of memory that implements the
N        Defer/Recall queue
N Returns
N     bool true if an event was recalled, false if no event was left in queue
N Description
N     pulls an event off the deferral queue if one is available. It there was
N     something in the queue, then it posts it LIFO fashion to the queue 
N     indicated by WhichService
N Notes
N     None.
N Author
N     J. Edward Carryer, 11/20/13 16:49
N****************************************************************************/
Nbool ES_RecallEvents( uint8_t WhichService, ES_Event * pBlock );
X_Bool ES_RecallEvents( uint8_t WhichService, ES_Event * pBlock );
N
N#endif
L 27 "Source\TestHarnessService0.c" 2
N#include "TestHarnessService0.h"
L 1 ".\Headers\TestHarnessService0.h" 1
N/****************************************************************************
N 
N  Header file for Test Harness Service0 
N  based on the Gen 2 Events and Services Framework
N
N ****************************************************************************/
N
N#ifndef TestHarnessService0_H
N#define TestHarnessService0_H
N
N#include "ES_Configure.h"
N#include "ES_Types.h"
N
N// Public Function Prototypes
N
Nbool InitTestHarnessService0 ( uint8_t Priority );
X_Bool InitTestHarnessService0 ( uint8_t Priority );
Nbool PostTestHarnessService0( ES_Event ThisEvent );
X_Bool PostTestHarnessService0( ES_Event ThisEvent );
NES_Event RunTestHarnessService0( ES_Event ThisEvent );
N
N
N#endif /* ServTemplate_H */
N
L 28 "Source\TestHarnessService0.c" 2
N#include "PWMDemo.h"
L 1 ".\Headers\PWMDemo.h" 1
N#ifndef PWMDEMO_H
N#define PWMDEMO_H
N
N#include <stdint.h>
N
Nvoid InitPWMDemo( void );
Nvoid Set100_0DC(void);
Nvoid SetPWMDuty( uint8_t NewDuty );
Nvoid SetPWMPeriod( uint32_t NewPeriod );
Nvoid SetPWMPulseWidth (uint32_t NewWidth );
N
N#endif
L 29 "Source\TestHarnessService0.c" 2
N
N#include "inc/hw_memmap.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_memmap.h" 1
N//*****************************************************************************
N//
N// hw_memmap.h - Macros defining the memory map of the device.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_MEMMAP_H__
N#define __HW_MEMMAP_H__
N
N//*****************************************************************************
N//
N// The following are defines for the base address of the memories and
N// peripherals.
N//
N//*****************************************************************************
N#define FLASH_BASE              0x00000000  // FLASH memory
N#define SRAM_BASE               0x20000000  // SRAM memory
N#define WATCHDOG0_BASE          0x40000000  // Watchdog0
N#define WATCHDOG1_BASE          0x40001000  // Watchdog1
N#define GPIO_PORTA_BASE         0x40004000  // GPIO Port A
N#define GPIO_PORTB_BASE         0x40005000  // GPIO Port B
N#define GPIO_PORTC_BASE         0x40006000  // GPIO Port C
N#define GPIO_PORTD_BASE         0x40007000  // GPIO Port D
N#define SSI0_BASE               0x40008000  // SSI0
N#define SSI1_BASE               0x40009000  // SSI1
N#define SSI2_BASE               0x4000A000  // SSI2
N#define SSI3_BASE               0x4000B000  // SSI3
N#define UART0_BASE              0x4000C000  // UART0
N#define UART1_BASE              0x4000D000  // UART1
N#define UART2_BASE              0x4000E000  // UART2
N#define UART3_BASE              0x4000F000  // UART3
N#define UART4_BASE              0x40010000  // UART4
N#define UART5_BASE              0x40011000  // UART5
N#define UART6_BASE              0x40012000  // UART6
N#define UART7_BASE              0x40013000  // UART7
N#define I2C0_BASE               0x40020000  // I2C0
N#define I2C1_BASE               0x40021000  // I2C1
N#define I2C2_BASE               0x40022000  // I2C2
N#define I2C3_BASE               0x40023000  // I2C3
N#define GPIO_PORTE_BASE         0x40024000  // GPIO Port E
N#define GPIO_PORTF_BASE         0x40025000  // GPIO Port F
N#define GPIO_PORTG_BASE         0x40026000  // GPIO Port G
N#define GPIO_PORTH_BASE         0x40027000  // GPIO Port H
N#define PWM0_BASE               0x40028000  // Pulse Width Modulator (PWM)
N#define PWM1_BASE               0x40029000  // Pulse Width Modulator (PWM)
N#define QEI0_BASE               0x4002C000  // QEI0
N#define QEI1_BASE               0x4002D000  // QEI1
N#define TIMER0_BASE             0x40030000  // Timer0
N#define TIMER1_BASE             0x40031000  // Timer1
N#define TIMER2_BASE             0x40032000  // Timer2
N#define TIMER3_BASE             0x40033000  // Timer3
N#define TIMER4_BASE             0x40034000  // Timer4
N#define TIMER5_BASE             0x40035000  // Timer5
N#define WTIMER0_BASE            0x40036000  // Wide Timer0
N#define WTIMER1_BASE            0x40037000  // Wide Timer1
N#define ADC0_BASE               0x40038000  // ADC0
N#define ADC1_BASE               0x40039000  // ADC1
N#define COMP_BASE               0x4003C000  // Analog comparators
N#define GPIO_PORTJ_BASE         0x4003D000  // GPIO Port J
N#define CAN0_BASE               0x40040000  // CAN0
N#define CAN1_BASE               0x40041000  // CAN1
N#define WTIMER2_BASE            0x4004C000  // Wide Timer2
N#define WTIMER3_BASE            0x4004D000  // Wide Timer3
N#define WTIMER4_BASE            0x4004E000  // Wide Timer4
N#define WTIMER5_BASE            0x4004F000  // Wide Timer5
N#define USB0_BASE               0x40050000  // USB 0 Controller
N#define GPIO_PORTA_AHB_BASE     0x40058000  // GPIO Port A (high speed)
N#define GPIO_PORTB_AHB_BASE     0x40059000  // GPIO Port B (high speed)
N#define GPIO_PORTC_AHB_BASE     0x4005A000  // GPIO Port C (high speed)
N#define GPIO_PORTD_AHB_BASE     0x4005B000  // GPIO Port D (high speed)
N#define GPIO_PORTE_AHB_BASE     0x4005C000  // GPIO Port E (high speed)
N#define GPIO_PORTF_AHB_BASE     0x4005D000  // GPIO Port F (high speed)
N#define GPIO_PORTG_AHB_BASE     0x4005E000  // GPIO Port G (high speed)
N#define GPIO_PORTH_AHB_BASE     0x4005F000  // GPIO Port H (high speed)
N#define GPIO_PORTJ_AHB_BASE     0x40060000  // GPIO Port J (high speed)
N#define GPIO_PORTK_BASE         0x40061000  // GPIO Port K
N#define GPIO_PORTL_BASE         0x40062000  // GPIO Port L
N#define GPIO_PORTM_BASE         0x40063000  // GPIO Port M
N#define GPIO_PORTN_BASE         0x40064000  // GPIO Port N
N#define GPIO_PORTP_BASE         0x40065000  // GPIO Port P
N#define GPIO_PORTQ_BASE         0x40066000  // GPIO Port Q
N#define GPIO_PORTR_BASE         0x40067000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTS_BASE         0x40068000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTT_BASE         0x40069000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define EEPROM_BASE             0x400AF000  // EEPROM memory
N#define ONEWIRE0_BASE           0x400B6000  // 1-Wire Master Module
N#define I2C8_BASE               0x400B8000  // I2C8
N#define I2C9_BASE               0x400B9000  // I2C9
N#define I2C4_BASE               0x400C0000  // I2C4
N#define I2C5_BASE               0x400C1000  // I2C5
N#define I2C6_BASE               0x400C2000  // I2C6
N#define I2C7_BASE               0x400C3000  // I2C7
N#define EPI0_BASE               0x400D0000  // EPI0
N#define TIMER6_BASE             0x400E0000  // General-Purpose Timers
N#define TIMER7_BASE             0x400E1000  // General-Purpose Timers
N#define EMAC0_BASE              0x400EC000  // Ethernet Controller
N#define SYSEXC_BASE             0x400F9000  // System Exception Module
N#define HIB_BASE                0x400FC000  // Hibernation Module
N#define FLASH_CTRL_BASE         0x400FD000  // FLASH Controller
N#define SYSCTL_BASE             0x400FE000  // System Control
N#define UDMA_BASE               0x400FF000  // uDMA Controller
N#define CCM0_BASE               0x44030000  // Cyclical Redundancy Check (CRC)
N#define SHAMD5_BASE             0x44034000  // SHA/MD5 Accelerator
N#define AES_BASE                0x44036000  // Advance Encryption
N                                            // Hardware-Accelerated Module
N#define DES_BASE                0x44038000  // Data Encryption Standard
N                                            // Accelerator (DES)
N#define LCD0_BASE               0x44050000  // LCD Controller
N#define ITM_BASE                0xE0000000  // Instrumentation Trace Macrocell
N#define DWT_BASE                0xE0001000  // Data Watchpoint and Trace
N#define FPB_BASE                0xE0002000  // FLASH Patch and Breakpoint
N#define NVIC_BASE               0xE000E000  // Nested Vectored Interrupt Ctrl
N#define TPIU_BASE               0xE0040000  // Trace Port Interface Unit
N
N#endif // __HW_MEMMAP_H__
L 31 "Source\TestHarnessService0.c" 2
N#include "inc/hw_types.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_types.h" 1
N//*****************************************************************************
N//
N// hw_types.h - Common types and macros.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_TYPES_H__
N#define __HW_TYPES_H__
N
N//*****************************************************************************
N//
N// Macros for hardware access, both direct and via the bit-band region.
N//
N//*****************************************************************************
N#define HWREG(x)                                                              \
N        (*((volatile uint32_t *)(x)))
X#define HWREG(x)                                                                      (*((volatile uint32_t *)(x)))
N#define HWREGH(x)                                                             \
N        (*((volatile uint16_t *)(x)))
X#define HWREGH(x)                                                                     (*((volatile uint16_t *)(x)))
N#define HWREGB(x)                                                             \
N        (*((volatile uint8_t *)(x)))
X#define HWREGB(x)                                                                     (*((volatile uint8_t *)(x)))
N#define HWREGBITW(x, b)                                                       \
N        HWREG(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                     \
N              (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITW(x, b)                                                               HWREG(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITH(x, b)                                                       \
N        HWREGH(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                    \
N               (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITH(x, b)                                                               HWREGH(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITB(x, b)                                                       \
N        HWREGB(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                    \
N               (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITB(x, b)                                                               HWREGB(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N
N//*****************************************************************************
N//
N// Helper Macros for determining silicon revisions, etc.
N//
N// These macros will be used by Driverlib at "run-time" to create necessary
N// conditional code blocks that will allow a single version of the Driverlib
N// "binary" code to support multiple(all) Tiva silicon revisions.
N//
N// It is expected that these macros will be used inside of a standard 'C'
N// conditional block of code, e.g.
N//
N//     if(CLASS_IS_TM4C123)
N//     {
N//         do some TM4C123-class specific code here.
N//     }
N//
N// By default, these macros will be defined as run-time checks of the
N// appropriate register(s) to allow creation of run-time conditional code
N// blocks for a common DriverLib across the entire Tiva family.
N//
N// However, if code-space optimization is required, these macros can be "hard-
N// coded" for a specific version of Tiva silicon.  Many compilers will then
N// detect the "hard-coded" conditionals, and appropriately optimize the code
N// blocks, eliminating any "unreachable" code.  This would result in a smaller
N// Driverlib, thus producing a smaller final application size, but at the cost
N// of limiting the Driverlib binary to a specific Tiva silicon revision.
N//
N//*****************************************************************************
N#ifndef CLASS_IS_TM4C123
N#define CLASS_IS_TM4C123                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C123))
X#define CLASS_IS_TM4C123                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C123))
N#endif
N
N#ifndef CLASS_IS_TM4C129
N#define CLASS_IS_TM4C129                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C129))
X#define CLASS_IS_TM4C129                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C129))
N#endif
N
N#ifndef REVISION_IS_A0
N#define REVISION_IS_A0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A1
N#define REVISION_IS_A1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A2
N#define REVISION_IS_A2                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
X#define REVISION_IS_A2                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
N#endif
N
N#ifndef REVISION_IS_B0
N#define REVISION_IS_B0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_B0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_B1
N#define REVISION_IS_B1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
X#define REVISION_IS_B1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
N#endif
N
N//*****************************************************************************
N//
N// For TivaWare 2.1, we removed all references to Tiva IC codenames from the
N// source.  To ensure that existing customer code doesn't break as a result
N// of this change, make sure that the old definitions are still available at
N// least for the time being.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#define CLASS_IS_BLIZZARD CLASS_IS_TM4C123
N#define CLASS_IS_SNOWFLAKE CLASS_IS_TM4C123
N#endif
N
N#endif // __HW_TYPES_H__
L 32 "Source\TestHarnessService0.c" 2
N#include "inc/hw_gpio.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_gpio.h" 1
N//*****************************************************************************
N//
N// hw_gpio.h - Defines and Macros for GPIO hardware.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_GPIO_H__
N#define __HW_GPIO_H__
N
N//*****************************************************************************
N//
N// The following are defines for the GPIO register offsets.
N//
N//*****************************************************************************
N#define GPIO_O_DATA             0x00000000  // GPIO Data
N#define GPIO_O_DIR              0x00000400  // GPIO Direction
N#define GPIO_O_IS               0x00000404  // GPIO Interrupt Sense
N#define GPIO_O_IBE              0x00000408  // GPIO Interrupt Both Edges
N#define GPIO_O_IEV              0x0000040C  // GPIO Interrupt Event
N#define GPIO_O_IM               0x00000410  // GPIO Interrupt Mask
N#define GPIO_O_RIS              0x00000414  // GPIO Raw Interrupt Status
N#define GPIO_O_MIS              0x00000418  // GPIO Masked Interrupt Status
N#define GPIO_O_ICR              0x0000041C  // GPIO Interrupt Clear
N#define GPIO_O_AFSEL            0x00000420  // GPIO Alternate Function Select
N#define GPIO_O_DR2R             0x00000500  // GPIO 2-mA Drive Select
N#define GPIO_O_DR4R             0x00000504  // GPIO 4-mA Drive Select
N#define GPIO_O_DR8R             0x00000508  // GPIO 8-mA Drive Select
N#define GPIO_O_ODR              0x0000050C  // GPIO Open Drain Select
N#define GPIO_O_PUR              0x00000510  // GPIO Pull-Up Select
N#define GPIO_O_PDR              0x00000514  // GPIO Pull-Down Select
N#define GPIO_O_SLR              0x00000518  // GPIO Slew Rate Control Select
N#define GPIO_O_DEN              0x0000051C  // GPIO Digital Enable
N#define GPIO_O_LOCK             0x00000520  // GPIO Lock
N#define GPIO_O_CR               0x00000524  // GPIO Commit
N#define GPIO_O_AMSEL            0x00000528  // GPIO Analog Mode Select
N#define GPIO_O_PCTL             0x0000052C  // GPIO Port Control
N#define GPIO_O_ADCCTL           0x00000530  // GPIO ADC Control
N#define GPIO_O_DMACTL           0x00000534  // GPIO DMA Control
N#define GPIO_O_SI               0x00000538  // GPIO Select Interrupt
N#define GPIO_O_DR12R            0x0000053C  // GPIO 12-mA Drive Select
N#define GPIO_O_WAKEPEN          0x00000540  // GPIO Wake Pin Enable
N#define GPIO_O_WAKELVL          0x00000544  // GPIO Wake Level
N#define GPIO_O_WAKESTAT         0x00000548  // GPIO Wake Status
N#define GPIO_O_PP               0x00000FC0  // GPIO Peripheral Property
N#define GPIO_O_PC               0x00000FC4  // GPIO Peripheral Configuration
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_IM register.
N//
N//*****************************************************************************
N#define GPIO_IM_DMAIME          0x00000100  // GPIO uDMA Done Interrupt Mask
N                                            // Enable
N#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable
N#define GPIO_IM_GPIO_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_RIS register.
N//
N//*****************************************************************************
N#define GPIO_RIS_DMARIS         0x00000100  // GPIO uDMA Done Interrupt Raw
N                                            // Status
N#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status
N#define GPIO_RIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_MIS register.
N//
N//*****************************************************************************
N#define GPIO_MIS_DMAMIS         0x00000100  // GPIO uDMA Done Masked Interrupt
N                                            // Status
N#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status
N#define GPIO_MIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_ICR register.
N//
N//*****************************************************************************
N#define GPIO_ICR_DMAIC          0x00000100  // GPIO uDMA Interrupt Clear
N#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear
N#define GPIO_ICR_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_LOCK register.
N//
N//*****************************************************************************
N#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock
N#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked
N                                            // and may be modified
N#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked
N                                            // and may not be modified
N#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_SI register.
N//
N//*****************************************************************************
N#define GPIO_SI_SUM             0x00000001  // Summary Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_DR12R register.
N//
N//*****************************************************************************
N#define GPIO_DR12R_DRV12_M      0x000000FF  // Output Pad 12-mA Drive Enable
N#define GPIO_DR12R_DRV12_12MA   0x00000001  // The corresponding GPIO pin has
N                                            // 12-mA drive. This encoding is
N                                            // only valid if the GPIOPP EDE bit
N                                            // is set and the appropriate
N                                            // GPIOPC EDM bit field is
N                                            // programmed to 0x3
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKEPEN register.
N//
N//*****************************************************************************
N#define GPIO_WAKEPEN_WAKEP4     0x00000010  // P[4] Wake Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKELVL register.
N//
N//*****************************************************************************
N#define GPIO_WAKELVL_WAKELVL4   0x00000010  // P[4] Wake Level
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKESTAT
N// register.
N//
N//*****************************************************************************
N#define GPIO_WAKESTAT_STAT4     0x00000010  // P[4] Wake Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_PP register.
N//
N//*****************************************************************************
N#define GPIO_PP_EDE             0x00000001  // Extended Drive Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_PC register.
N//
N//*****************************************************************************
N#define GPIO_PC_EDM7_M          0x0000C000  // Extended Drive Mode Bit 7
N#define GPIO_PC_EDM6_M          0x00003000  // Extended Drive Mode Bit 6
N#define GPIO_PC_EDM5_M          0x00000C00  // Extended Drive Mode Bit 5
N#define GPIO_PC_EDM4_M          0x00000300  // Extended Drive Mode Bit 4
N#define GPIO_PC_EDM3_M          0x000000C0  // Extended Drive Mode Bit 3
N#define GPIO_PC_EDM2_M          0x00000030  // Extended Drive Mode Bit 2
N#define GPIO_PC_EDM1_M          0x0000000C  // Extended Drive Mode Bit 1
N#define GPIO_PC_EDM0_M          0x00000003  // Extended Drive Mode Bit 0
N#define GPIO_PC_EDM0_DISABLE    0x00000000  // Drive values of 2, 4 and 8 mA
N                                            // are maintained. GPIO n Drive
N                                            // Select (GPIODRnR) registers
N                                            // function as normal
N#define GPIO_PC_EDM0_6MA        0x00000001  // An additional 6 mA option is
N                                            // provided
N#define GPIO_PC_EDM0_PLUS2MA    0x00000003  // A 2 mA driver is always enabled;
N                                            // setting the corresponding
N                                            // GPIODR4R register bit adds 2 mA
N                                            // and setting the corresponding
N                                            // GPIODR8R of GPIODR12R register
N                                            // bit adds an additional 4 mA
N#define GPIO_PC_EDM7_S          14
N#define GPIO_PC_EDM6_S          12
N#define GPIO_PC_EDM5_S          10
N#define GPIO_PC_EDM4_S          8
N#define GPIO_PC_EDM3_S          6
N#define GPIO_PC_EDM2_S          4
N#define GPIO_PC_EDM1_S          2
N
N#endif // __HW_GPIO_H__
L 33 "Source\TestHarnessService0.c" 2
N#include "inc/hw_sysctl.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_sysctl.h" 1
N//*****************************************************************************
N//
N// hw_sysctl.h - Macros used when accessing the system control hardware.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_SYSCTL_H__
N#define __HW_SYSCTL_H__
N
N//*****************************************************************************
N//
N// The following are defines for the System Control register addresses.
N//
N//*****************************************************************************
N#define SYSCTL_DID0             0x400FE000  // Device Identification 0
N#define SYSCTL_DID1             0x400FE004  // Device Identification 1
N#define SYSCTL_DC0              0x400FE008  // Device Capabilities 0
N#define SYSCTL_DC1              0x400FE010  // Device Capabilities 1
N#define SYSCTL_DC2              0x400FE014  // Device Capabilities 2
N#define SYSCTL_DC3              0x400FE018  // Device Capabilities 3
N#define SYSCTL_DC4              0x400FE01C  // Device Capabilities 4
N#define SYSCTL_DC5              0x400FE020  // Device Capabilities 5
N#define SYSCTL_DC6              0x400FE024  // Device Capabilities 6
N#define SYSCTL_DC7              0x400FE028  // Device Capabilities 7
N#define SYSCTL_DC8              0x400FE02C  // Device Capabilities 8
N#define SYSCTL_PBORCTL          0x400FE030  // Brown-Out Reset Control
N#define SYSCTL_PTBOCTL          0x400FE038  // Power-Temp Brown Out Control
N#define SYSCTL_SRCR0            0x400FE040  // Software Reset Control 0
N#define SYSCTL_SRCR1            0x400FE044  // Software Reset Control 1
N#define SYSCTL_SRCR2            0x400FE048  // Software Reset Control 2
N#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status
N#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control
N#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and
N                                            // Clear
N#define SYSCTL_RESC             0x400FE05C  // Reset Cause
N#define SYSCTL_PWRTC            0x400FE060  // Power-Temperature Cause
N#define SYSCTL_RCC              0x400FE060  // Run-Mode Clock Configuration
N#define SYSCTL_NMIC             0x400FE064  // NMI Cause Register
N#define SYSCTL_GPIOHBCTL        0x400FE06C  // GPIO High-Performance Bus
N                                            // Control
N#define SYSCTL_RCC2             0x400FE070  // Run-Mode Clock Configuration 2
N#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control
N#define SYSCTL_RSCLKCFG         0x400FE0B0  // Run and Sleep Mode Configuration
N                                            // Register
N#define SYSCTL_MEMTIM0          0x400FE0C0  // Memory Timing Parameter Register
N                                            // 0 for Main Flash and EEPROM
N#define SYSCTL_RCGC0            0x400FE100  // Run Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_RCGC1            0x400FE104  // Run Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_RCGC2            0x400FE108  // Run Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_SCGC0            0x400FE110  // Sleep Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_SCGC1            0x400FE114  // Sleep Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_SCGC2            0x400FE118  // Sleep Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_DCGC0            0x400FE120  // Deep Sleep Mode Clock Gating
N                                            // Control Register 0
N#define SYSCTL_DCGC1            0x400FE124  // Deep-Sleep Mode Clock Gating
N                                            // Control Register 1
N#define SYSCTL_DCGC2            0x400FE128  // Deep Sleep Mode Clock Gating
N                                            // Control Register 2
N#define SYSCTL_ALTCLKCFG        0x400FE138  // Alternate Clock Configuration
N#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration
N#define SYSCTL_DSCLKCFG         0x400FE144  // Deep Sleep Clock Configuration
N                                            // Register
N#define SYSCTL_DIVSCLK          0x400FE148  // Divisor and Source Clock
N                                            // Configuration
N#define SYSCTL_SYSPROP          0x400FE14C  // System Properties
N#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator
N                                            // Calibration
N#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator
N                                            // Statistics
N#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0
N#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1
N#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status
N#define SYSCTL_SLPPWRCFG        0x400FE188  // Sleep Power Configuration
N#define SYSCTL_DSLPPWRCFG       0x400FE18C  // Deep-Sleep Power Configuration
N#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9
N#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information
N#define SYSCTL_LDOSPCTL         0x400FE1B4  // LDO Sleep Power Control
N#define SYSCTL_LDODPCTL         0x400FE1BC  // LDO Deep-Sleep Power Control
N#define SYSCTL_RESBEHAVCTL      0x400FE1D8  // Reset Behavior Control Register
N#define SYSCTL_HSSR             0x400FE1F4  // Hardware System Service Request
N#define SYSCTL_USBPDS           0x400FE280  // USB Power Domain Status
N#define SYSCTL_USBMPC           0x400FE284  // USB Memory Power Control
N#define SYSCTL_EMACPDS          0x400FE288  // Ethernet MAC Power Domain Status
N#define SYSCTL_EMACMPC          0x400FE28C  // Ethernet MAC Memory Power
N                                            // Control
N#define SYSCTL_LCDMPC           0x400FE294  // LCD Memory Power Control
N#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral
N                                            // Present
N#define SYSCTL_PPTIMER          0x400FE304  // 16/32-Bit General-Purpose Timer
N                                            // Peripheral Present
N#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output
N                                            // Peripheral Present
N#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access
N                                            // Peripheral Present
N#define SYSCTL_PPEPI            0x400FE310  // EPI Peripheral Present
N#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present
N#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Present
N#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface
N                                            // Peripheral Present
N#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit
N                                            // Peripheral Present
N#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral
N                                            // Present
N#define SYSCTL_PPEPHY           0x400FE330  // Ethernet PHY Peripheral Present
N#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network
N                                            // Peripheral Present
N#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter
N                                            // Peripheral Present
N#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral
N                                            // Present
N#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral
N                                            // Present
N#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface
N                                            // Peripheral Present
N#define SYSCTL_PPLPC            0x400FE348  // Low Pin Count Interface
N                                            // Peripheral Present
N#define SYSCTL_PPPECI           0x400FE350  // Platform Environment Control
N                                            // Interface Peripheral Present
N#define SYSCTL_PPFAN            0x400FE354  // Fan Control Peripheral Present
N#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present
N#define SYSCTL_PPWTIMER         0x400FE35C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Peripheral Present
N#define SYSCTL_PPRTS            0x400FE370  // Remote Temperature Sensor
N                                            // Peripheral Present
N#define SYSCTL_PPCCM            0x400FE374  // CRC and Cryptographic Modules
N                                            // Peripheral Present
N#define SYSCTL_PPLCD            0x400FE390  // LCD Peripheral Present
N#define SYSCTL_PPOWIRE          0x400FE398  // 1-Wire Peripheral Present
N#define SYSCTL_PPEMAC           0x400FE39C  // Ethernet MAC Peripheral Present
N#define SYSCTL_PPHIM            0x400FE3A4  // Human Interface Master
N                                            // Peripheral Present
N#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset
N#define SYSCTL_SRTIMER          0x400FE504  // 16/32-Bit General-Purpose Timer
N                                            // Software Reset
N#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output
N                                            // Software Reset
N#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access
N                                            // Software Reset
N#define SYSCTL_SREPI            0x400FE510  // EPI Software Reset
N#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset
N#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous
N                                            // Receiver/Transmitter Software
N                                            // Reset
N#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface
N                                            // Software Reset
N#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit
N                                            // Software Reset
N#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software
N                                            // Reset
N#define SYSCTL_SREPHY           0x400FE530  // Ethernet PHY Software Reset
N#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software
N                                            // Reset
N#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter
N                                            // Software Reset
N#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset
N#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software
N                                            // Reset
N#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface
N                                            // Software Reset
N#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset
N#define SYSCTL_SRWTIMER         0x400FE55C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Software Reset
N#define SYSCTL_SRCCM            0x400FE574  // CRC and Cryptographic Modules
N                                            // Software Reset
N#define SYSCTL_SRLCD            0x400FE590  // LCD Controller Software Reset
N#define SYSCTL_SROWIRE          0x400FE598  // 1-Wire Software Reset
N#define SYSCTL_SREMAC           0x400FE59C  // Ethernet MAC Software Reset
N#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCTIMER        0x400FE604  // 16/32-Bit General-Purpose Timer
N                                            // Run Mode Clock Gating Control
N#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCEPI          0x400FE610  // EPI Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous
N                                            // Receiver/Transmitter Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCEPHY         0x400FE630  // Ethernet PHY Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER       0x400FE65C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCCCM          0x400FE674  // CRC and Cryptographic Modules
N                                            // Run Mode Clock Gating Control
N#define SYSCTL_RCGCLCD          0x400FE690  // LCD Controller Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCOWIRE        0x400FE698  // 1-Wire Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCEMAC         0x400FE69C  // Ethernet MAC Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCTIMER        0x400FE704  // 16/32-Bit General-Purpose Timer
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCEPI          0x400FE710  // EPI Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous
N                                            // Receiver/Transmitter Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCEPHY         0x400FE730  // Ethernet PHY Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER       0x400FE75C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCCCM          0x400FE774  // CRC and Cryptographic Modules
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCLCD          0x400FE790  // LCD Controller Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCOWIRE        0x400FE798  // 1-Wire Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCEMAC         0x400FE79C  // Ethernet MAC Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCTIMER        0x400FE804  // 16/32-Bit General-Purpose Timer
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCEPI          0x400FE810  // EPI Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous
N                                            // Receiver/Transmitter Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCEPHY         0x400FE830  // Ethernet PHY Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER       0x400FE85C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCCCM          0x400FE874  // CRC and Cryptographic Modules
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCLCD          0x400FE890  // LCD Controller Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCOWIRE        0x400FE898  // 1-Wire Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCEMAC         0x400FE89C  // Ethernet MAC Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control
N#define SYSCTL_PCTIMER          0x400FE904  // 16/32-Bit General-Purpose Timer
N                                            // Power Control
N#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output
N                                            // Power Control
N#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power
N                                            // Control
N#define SYSCTL_PCEPI            0x400FE910  // External Peripheral Interface
N                                            // Power Control
N#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control
N#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous
N                                            // Receiver/Transmitter Power
N                                            // Control
N#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface
N                                            // Power Control
N#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power
N                                            // Control
N#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power
N                                            // Control
N#define SYSCTL_PCEPHY           0x400FE930  // Ethernet PHY Power Control
N#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power
N                                            // Control
N#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter
N                                            // Power Control
N#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control
N#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power
N                                            // Control
N#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface
N                                            // Power Control
N#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control
N#define SYSCTL_PCCCM            0x400FE974  // CRC and Cryptographic Modules
N                                            // Power Control
N#define SYSCTL_PCLCD            0x400FE990  // LCD Controller Power Control
N#define SYSCTL_PCOWIRE          0x400FE998  // 1-Wire Power Control
N#define SYSCTL_PCEMAC           0x400FE99C  // Ethernet MAC Power Control
N#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready
N#define SYSCTL_PRTIMER          0x400FEA04  // 16/32-Bit General-Purpose Timer
N                                            // Peripheral Ready
N#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output
N                                            // Peripheral Ready
N#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access
N                                            // Peripheral Ready
N#define SYSCTL_PREPI            0x400FEA10  // EPI Peripheral Ready
N#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready
N#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Ready
N#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface
N                                            // Peripheral Ready
N#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit
N                                            // Peripheral Ready
N#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral
N                                            // Ready
N#define SYSCTL_PREPHY           0x400FEA30  // Ethernet PHY Peripheral Ready
N#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network
N                                            // Peripheral Ready
N#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter
N                                            // Peripheral Ready
N#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral
N                                            // Ready
N#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral
N                                            // Ready
N#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface
N                                            // Peripheral Ready
N#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready
N#define SYSCTL_PRWTIMER         0x400FEA5C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Peripheral Ready
N#define SYSCTL_PRCCM            0x400FEA74  // CRC and Cryptographic Modules
N                                            // Peripheral Ready
N#define SYSCTL_PRLCD            0x400FEA90  // LCD Controller Peripheral Ready
N#define SYSCTL_PROWIRE          0x400FEA98  // 1-Wire Peripheral Ready
N#define SYSCTL_PREMAC           0x400FEA9C  // Ethernet MAC Peripheral Ready
N#define SYSCTL_CCMCGREQ         0x44030204  // Cryptographic Modules Clock
N                                            // Gating Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version
N#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0
N                                            // register format.
N#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class
N#define SYSCTL_DID0_CLASS_TM4C123                                             \
N                                0x00050000  // Tiva TM4C123x and TM4E123x
X#define SYSCTL_DID0_CLASS_TM4C123                                                                             0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_TM4C129                                             \
N                                0x000A0000  // Tiva(TM) TM4C129-class
X#define SYSCTL_DID0_CLASS_TM4C129                                                                             0x000A0000  
N                                            // microcontrollers
N#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision
N#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)
N#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer
N                                            // revision)
N#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer
N                                            // revision)
N#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision
N#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major
N                                            // revision update
N#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change
N#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version
N#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib
N#define SYSCTL_DID1_FAM_M       0x0F000000  // Family
N#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers
N#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number
N#define SYSCTL_DID1_PRTNO_TM4C1230C3PM                                        \
N                                0x00220000  // TM4C1230C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1230C3PM                                                                        0x00220000  
N#define SYSCTL_DID1_PRTNO_TM4C1230D5PM                                        \
N                                0x00230000  // TM4C1230D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1230D5PM                                                                        0x00230000  
N#define SYSCTL_DID1_PRTNO_TM4C1230E6PM                                        \
N                                0x00200000  // TM4C1230E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1230E6PM                                                                        0x00200000  
N#define SYSCTL_DID1_PRTNO_TM4C1230H6PM                                        \
N                                0x00210000  // TM4C1230H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1230H6PM                                                                        0x00210000  
N#define SYSCTL_DID1_PRTNO_TM4C1231C3PM                                        \
N                                0x00180000  // TM4C1231C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1231C3PM                                                                        0x00180000  
N#define SYSCTL_DID1_PRTNO_TM4C1231D5PM                                        \
N                                0x00190000  // TM4C1231D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1231D5PM                                                                        0x00190000  
N#define SYSCTL_DID1_PRTNO_TM4C1231D5PZ                                        \
N                                0x00360000  // TM4C1231D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231D5PZ                                                                        0x00360000  
N#define SYSCTL_DID1_PRTNO_TM4C1231E6PM                                        \
N                                0x00100000  // TM4C1231E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1231E6PM                                                                        0x00100000  
N#define SYSCTL_DID1_PRTNO_TM4C1231E6PZ                                        \
N                                0x00300000  // TM4C1231E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231E6PZ                                                                        0x00300000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PGE                                       \
N                                0x00350000  // TM4C1231H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PGE                                                                       0x00350000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PM                                        \
N                                0x00110000  // TM4C1231H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PM                                                                        0x00110000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PZ                                        \
N                                0x00310000  // TM4C1231H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PZ                                                                        0x00310000  
N#define SYSCTL_DID1_PRTNO_TM4C1232C3PM                                        \
N                                0x00080000  // TM4C1232C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1232C3PM                                                                        0x00080000  
N#define SYSCTL_DID1_PRTNO_TM4C1232D5PM                                        \
N                                0x00090000  // TM4C1232D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1232D5PM                                                                        0x00090000  
N#define SYSCTL_DID1_PRTNO_TM4C1232E6PM                                        \
N                                0x000A0000  // TM4C1232E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1232E6PM                                                                        0x000A0000  
N#define SYSCTL_DID1_PRTNO_TM4C1232H6PM                                        \
N                                0x000B0000  // TM4C1232H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1232H6PM                                                                        0x000B0000  
N#define SYSCTL_DID1_PRTNO_TM4C1233C3PM                                        \
N                                0x00010000  // TM4C1233C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1233C3PM                                                                        0x00010000  
N#define SYSCTL_DID1_PRTNO_TM4C1233D5PM                                        \
N                                0x00020000  // TM4C1233D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1233D5PM                                                                        0x00020000  
N#define SYSCTL_DID1_PRTNO_TM4C1233D5PZ                                        \
N                                0x00D00000  // TM4C1233D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233D5PZ                                                                        0x00D00000  
N#define SYSCTL_DID1_PRTNO_TM4C1233E6PM                                        \
N                                0x00030000  // TM4C1233E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1233E6PM                                                                        0x00030000  
N#define SYSCTL_DID1_PRTNO_TM4C1233E6PZ                                        \
N                                0x00D10000  // TM4C1233E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233E6PZ                                                                        0x00D10000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PGE                                       \
N                                0x00D60000  // TM4C1233H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PGE                                                                       0x00D60000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PM                                        \
N                                0x00040000  // TM4C1233H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PM                                                                        0x00040000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PZ                                        \
N                                0x00D20000  // TM4C1233H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PZ                                                                        0x00D20000  
N#define SYSCTL_DID1_PRTNO_TM4C1236D5PM                                        \
N                                0x00520000  // TM4C1236D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1236D5PM                                                                        0x00520000  
N#define SYSCTL_DID1_PRTNO_TM4C1236E6PM                                        \
N                                0x00500000  // TM4C1236E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1236E6PM                                                                        0x00500000  
N#define SYSCTL_DID1_PRTNO_TM4C1236H6PM                                        \
N                                0x00510000  // TM4C1236H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1236H6PM                                                                        0x00510000  
N#define SYSCTL_DID1_PRTNO_TM4C1237D5PM                                        \
N                                0x00480000  // TM4C1237D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1237D5PM                                                                        0x00480000  
N#define SYSCTL_DID1_PRTNO_TM4C1237D5PZ                                        \
N                                0x00660000  // TM4C1237D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237D5PZ                                                                        0x00660000  
N#define SYSCTL_DID1_PRTNO_TM4C1237E6PM                                        \
N                                0x00400000  // TM4C1237E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1237E6PM                                                                        0x00400000  
N#define SYSCTL_DID1_PRTNO_TM4C1237E6PZ                                        \
N                                0x00600000  // TM4C1237E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237E6PZ                                                                        0x00600000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PGE                                       \
N                                0x00650000  // TM4C1237H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PGE                                                                       0x00650000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PM                                        \
N                                0x00410000  // TM4C1237H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PM                                                                        0x00410000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PZ                                        \
N                                0x00610000  // TM4C1237H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PZ                                                                        0x00610000  
N#define SYSCTL_DID1_PRTNO_TM4C123AE6PM                                        \
N                                0x00800000  // TM4C123AE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123AE6PM                                                                        0x00800000  
N#define SYSCTL_DID1_PRTNO_TM4C123AH6PM                                        \
N                                0x00830000  // TM4C123AH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123AH6PM                                                                        0x00830000  
N#define SYSCTL_DID1_PRTNO_TM4C123BE6PM                                        \
N                                0x00700000  // TM4C123BE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123BE6PM                                                                        0x00700000  
N#define SYSCTL_DID1_PRTNO_TM4C123BE6PZ                                        \
N                                0x00C30000  // TM4C123BE6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123BE6PZ                                                                        0x00C30000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PGE                                       \
N                                0x00C60000  // TM4C123BH6PGE
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PGE                                                                       0x00C60000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PM                                        \
N                                0x00730000  // TM4C123BH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PM                                                                        0x00730000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PZ                                        \
N                                0x00C40000  // TM4C123BH6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PZ                                                                        0x00C40000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6ZRB                                       \
N                                0x00E90000  // TM4C123BH6ZRB
X#define SYSCTL_DID1_PRTNO_TM4C123BH6ZRB                                                                       0x00E90000  
N#define SYSCTL_DID1_PRTNO_TM4C123FE6PM                                        \
N                                0x00B00000  // TM4C123FE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123FE6PM                                                                        0x00B00000  
N#define SYSCTL_DID1_PRTNO_TM4C123FH6PM                                        \
N                                0x00B10000  // TM4C123FH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123FH6PM                                                                        0x00B10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GE6PM                                        \
N                                0x00A00000  // TM4C123GE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123GE6PM                                                                        0x00A00000  
N#define SYSCTL_DID1_PRTNO_TM4C123GE6PZ                                        \
N                                0x00C00000  // TM4C123GE6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123GE6PZ                                                                        0x00C00000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PGE                                       \
N                                0x00C50000  // TM4C123GH6PGE
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PGE                                                                       0x00C50000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \
N                                0x00A10000  // TM4C123GH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                                                        0x00A10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PZ                                        \
N                                0x00C10000  // TM4C123GH6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PZ                                                                        0x00C10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6ZRB                                       \
N                                0x00E30000  // TM4C123GH6ZRB
X#define SYSCTL_DID1_PRTNO_TM4C123GH6ZRB                                                                       0x00E30000  
N#define SYSCTL_DID1_PRTNO_TM4C1290NCPDT                                       \
N                                0x00190000  // TM4C1290NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1290NCPDT                                                                       0x00190000  
N#define SYSCTL_DID1_PRTNO_TM4C1290NCZAD                                       \
N                                0x001B0000  // TM4C1290NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1290NCZAD                                                                       0x001B0000  
N#define SYSCTL_DID1_PRTNO_TM4C1292NCPDT                                       \
N                                0x001C0000  // TM4C1292NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1292NCPDT                                                                       0x001C0000  
N#define SYSCTL_DID1_PRTNO_TM4C1292NCZAD                                       \
N                                0x001E0000  // TM4C1292NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1292NCZAD                                                                       0x001E0000  
N#define SYSCTL_DID1_PRTNO_TM4C1294KCPDT                                       \
N                                0x00340000  // TM4C1294KCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1294KCPDT                                                                       0x00340000  
N#define SYSCTL_DID1_PRTNO_TM4C1294NCPDT                                       \
N                                0x001F0000  // TM4C1294NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1294NCPDT                                                                       0x001F0000  
N#define SYSCTL_DID1_PRTNO_TM4C1294NCZAD                                       \
N                                0x00210000  // TM4C1294NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1294NCZAD                                                                       0x00210000  
N#define SYSCTL_DID1_PRTNO_TM4C1297NCZAD                                       \
N                                0x00220000  // TM4C1297NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1297NCZAD                                                                       0x00220000  
N#define SYSCTL_DID1_PRTNO_TM4C1299KCZAD                                       \
N                                0x00360000  // TM4C1299KCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1299KCZAD                                                                       0x00360000  
N#define SYSCTL_DID1_PRTNO_TM4C1299NCZAD                                       \
N                                0x00230000  // TM4C1299NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1299NCZAD                                                                       0x00230000  
N#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                       \
N                                0x00240000  // TM4C129CNCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                                                       0x00240000  
N#define SYSCTL_DID1_PRTNO_TM4C129CNCZAD                                       \
N                                0x00260000  // TM4C129CNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129CNCZAD                                                                       0x00260000  
N#define SYSCTL_DID1_PRTNO_TM4C129DNCPDT                                       \
N                                0x00270000  // TM4C129DNCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129DNCPDT                                                                       0x00270000  
N#define SYSCTL_DID1_PRTNO_TM4C129DNCZAD                                       \
N                                0x00290000  // TM4C129DNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129DNCZAD                                                                       0x00290000  
N#define SYSCTL_DID1_PRTNO_TM4C129EKCPDT                                       \
N                                0x00350000  // TM4C129EKCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129EKCPDT                                                                       0x00350000  
N#define SYSCTL_DID1_PRTNO_TM4C129ENCPDT                                       \
N                                0x002D0000  // TM4C129ENCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129ENCPDT                                                                       0x002D0000  
N#define SYSCTL_DID1_PRTNO_TM4C129ENCZAD                                       \
N                                0x002F0000  // TM4C129ENCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129ENCZAD                                                                       0x002F0000  
N#define SYSCTL_DID1_PRTNO_TM4C129LNCZAD                                       \
N                                0x00300000  // TM4C129LNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129LNCZAD                                                                       0x00300000  
N#define SYSCTL_DID1_PRTNO_TM4C129XKCZAD                                       \
N                                0x00370000  // TM4C129XKCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129XKCZAD                                                                       0x00370000  
N#define SYSCTL_DID1_PRTNO_TM4C129XNCZAD                                       \
N                                0x00320000  // TM4C129XNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129XNCZAD                                                                       0x00320000  
N#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count
N#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package
N#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package
N#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package
N#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package
N#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package
N#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range
N#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range
N#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range
N#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range
N#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial
N                                            // temperature range (-40C to 85C)
N                                            // and extended temperature range
N                                            // (-40C to 105C) devices. See
N#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type
N#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package
N#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package
N#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance
N#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status
N#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)
N#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)
N#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size
N#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM
N#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size
N#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present
N#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present
N#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present
N#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present
N#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present
N#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present
N#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present
N#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider
N#define SYSCTL_DC1_MINSYSDIV_80 0x00001000  // Specifies an 80-MHz CPU clock
N                                            // with a PLL divider of 2.5
N#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Specifies a 66-MHz CPU clock
N                                            // with a PLL divider of 3
N#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock
N                                            // with a PLL divider of 4
N#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock
N                                            // with a PLL divider of 5
N#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a
N                                            // PLL divider of 8
N#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a
N                                            // PLL divider of 10
N#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed
N#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second
N#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second
N#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second
N#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed
N#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second
N#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second
N#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second
N#define SYSCTL_DC1_MPU          0x00000080  // MPU Present
N#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present
N#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present
N#define SYSCTL_DC1_PLL          0x00000010  // PLL Present
N#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present
N#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present
N#define SYSCTL_DC1_SWD          0x00000002  // SWD Present
N#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present
N#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present
N#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present
N#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present
N#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present
N#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present
N#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present
N#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present
N#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present
N#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed
N#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present
N#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed
N#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present
N#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present
N#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present
N#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present
N#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present
N#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present
N#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present
N#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC3 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available
N#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present
N#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present
N#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present
N#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present
N#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present
N#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present
N#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present
N#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present
N#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present
N#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present
N#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present
N#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present
N#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present
N#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present
N#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present
N#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present
N#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present
N#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC4 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present
N#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present
N#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable
N#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate
N#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present
N#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present
N#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present
N#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present
N#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present
N#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present
N#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present
N#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present
N#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present
N#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present
N#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present
N#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present
N#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC5 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present
N#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present
N#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present
N#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present
N#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active
N#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active
N#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present
N#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present
N#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC6 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present
N#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present
N#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only
N#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host
N#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC7 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30
N#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29
N#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28
N#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27
N#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26
N#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25
N#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24
N#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23
N#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22
N#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21
N#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20
N#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19
N#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18
N#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17
N#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16
N#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15
N#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14
N#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13
N#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12
N#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11
N#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10
N#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9
N#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8
N#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7
N#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6
N#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5
N#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4
N#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3
N#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2
N#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1
N#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC8 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present
N#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present
N#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present
N#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present
N#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present
N#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present
N#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present
N#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present
N#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present
N#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present
N#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present
N#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present
N#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present
N#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present
N#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present
N#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present
N#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present
N#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present
N#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present
N#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present
N#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present
N#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present
N#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present
N#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present
N#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PBORCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action
N#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PTBOCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                            \
N                                0x00000300  // VDDA under BOR Event Action
X#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                                                            0x00000300  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                         \
N                                0x00000000  // No Action
X#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                                                         0x00000000  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                       \
N                                0x00000100  // System control interrupt
X#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                                                       0x00000100  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                          \
N                                0x00000200  // NMI
X#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                                                          0x00000200  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                          \
N                                0x00000300  // Reset
X#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                                                          0x00000300  
N#define SYSCTL_PTBOCTL_VDD_UBOR_M                                             \
N                                0x00000003  // VDD (VDDS) under BOR Event
X#define SYSCTL_PTBOCTL_VDD_UBOR_M                                                                             0x00000003  
N                                            // Action
N#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                          \
N                                0x00000000  // No Action
X#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                                                          0x00000000  
N#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                        \
N                                0x00000001  // System control interrupt
X#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                                                        0x00000001  
N#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                           \
N                                0x00000002  // NMI
X#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                                                           0x00000002  
N#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                           \
N                                0x00000003  // Reset
X#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                                                           0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control
N#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control
N#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control
N#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control
N#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control
N#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control
N#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control
N#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control
N#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control
N#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control
N#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control
N#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control
N#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control
N#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control
N#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control
N#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control
N#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control
N#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control
N#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control
N#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control
N#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control
N#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control
N#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control
N#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control
N#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control
N#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control
N#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control
N#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control
N#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control
N#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control
N#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control
N#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control
N#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RIS register.
N//
N//*****************************************************************************
N#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status
N#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_IMC register.
N//
N//*****************************************************************************
N#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask
N#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask
N#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask
N#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask
N#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask
N#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure
N                                            // Interrupt Mask
N#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask
N#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MISC register.
N//
N//*****************************************************************************
N#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status
N#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status
N#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESC register.
N//
N//*****************************************************************************
N#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset
N#define SYSCTL_RESC_HSSR        0x00001000  // HSSR Reset
N#define SYSCTL_RESC_HIB         0x00000040  // HIB Reset
N#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset
N#define SYSCTL_RESC_SW          0x00000010  // Software Reset
N#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset
N#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset
N#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset
N#define SYSCTL_RESC_EXT         0x00000001  // External Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PWRTC register.
N//
N//*****************************************************************************
N#define SYSCTL_PWRTC_VDDA_UBOR  0x00000010  // VDDA Under BOR Status
N#define SYSCTL_PWRTC_VDD_UBOR   0x00000001  // VDD Under BOR Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating
N#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor
N#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider
N#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor
N#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor
N#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2
N#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4
N#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8
N#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16
N#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32
N#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64
N#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down
N#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass
N#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value
N#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz
N#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz
N#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz
N#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz
N#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz
N#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz
N#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz
N#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz
N#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz
N#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz
N#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz
N#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz
N#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz
N#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz
N#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz
N#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz
N#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz
N#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)
N#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source
N#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC
N#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC
N#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4
N#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC
N#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable
N#define SYSCTL_RCC_SYSDIV_S     23
N#define SYSCTL_RCC_XTAL_S       6           // Shift to the XTAL field
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NMIC register.
N//
N//*****************************************************************************
N#define SYSCTL_NMIC_MOSCFAIL    0x00010000  // MOSC Failure NMI
N#define SYSCTL_NMIC_TAMPER      0x00000200  // Tamper Event NMI
N#define SYSCTL_NMIC_WDT1        0x00000020  // Watch Dog Timer (WDT) 1 NMI
N#define SYSCTL_NMIC_WDT0        0x00000008  // Watch Dog Timer (WDT) 0 NMI
N#define SYSCTL_NMIC_POWER       0x00000004  // Power/Brown Out Event NMI
N#define SYSCTL_NMIC_EXTERNAL    0x00000001  // External Pin NMI
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHBCTL_PORTJ  0x00000100  // Port J Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTH  0x00000080  // Port H Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTG  0x00000040  // Port G Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance
N                                            // Bus
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2
N#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200
N                                            // MHz
N#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2
N#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2
N#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL
N#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2
N#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2
N#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2
N#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC
N#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC
N#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4
N#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC
N#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz
N#define SYSCTL_RCC2_SYSDIV2_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_MOSCCTL_OSCRNG   0x00000010  // Oscillator Range
N#define SYSCTL_MOSCCTL_PWRDN    0x00000008  // Power Down
N#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected
N#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action
N#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RSCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RSCLKCFG_MEMTIMU 0x80000000  // Memory Timing Register Update
N#define SYSCTL_RSCLKCFG_NEWFREQ 0x40000000  // New PLLFREQ Accept
N#define SYSCTL_RSCLKCFG_ACG     0x20000000  // Auto Clock Gating
N#define SYSCTL_RSCLKCFG_USEPLL  0x10000000  // Use PLL
N#define SYSCTL_RSCLKCFG_PLLSRC_M                                              \
N                                0x0F000000  // PLL Source
X#define SYSCTL_RSCLKCFG_PLLSRC_M                                                                              0x0F000000  
N#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                          \
N                                0x00000000  // PIOSC is PLL input clock source
X#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                                                          0x00000000  
N#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                           \
N                                0x03000000  // MOSC is the PLL input clock
X#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                                                           0x03000000  
N                                            // source
N#define SYSCTL_RSCLKCFG_OSCSRC_M                                              \
N                                0x00F00000  // Oscillator Source
X#define SYSCTL_RSCLKCFG_OSCSRC_M                                                                              0x00F00000  
N#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                          \
N                                0x00000000  // PIOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                                                          0x00000000  
N#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                         \
N                                0x00200000  // LFIOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                                                         0x00200000  
N#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                           \
N                                0x00300000  // MOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                                                           0x00300000  
N#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                            \
N                                0x00400000  // Hibernation Module RTC
X#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                                                            0x00400000  
N                                            // Oscillator (RTCOSC)
N#define SYSCTL_RSCLKCFG_OSYSDIV_M                                             \
N                                0x000FFC00  // Oscillator System Clock Divisor
X#define SYSCTL_RSCLKCFG_OSYSDIV_M                                                                             0x000FFC00  
N#define SYSCTL_RSCLKCFG_PSYSDIV_M                                             \
N                                0x000003FF  // PLL System Clock Divisor
X#define SYSCTL_RSCLKCFG_PSYSDIV_M                                                                             0x000003FF  
N#define SYSCTL_RSCLKCFG_OSYSDIV_S                                             \
N                                10
X#define SYSCTL_RSCLKCFG_OSYSDIV_S                                                                             10
N#define SYSCTL_RSCLKCFG_PSYSDIV_S                                             \
N                                0
X#define SYSCTL_RSCLKCFG_PSYSDIV_S                                                                             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MEMTIM0 register.
N//
N//*****************************************************************************
N#define SYSCTL_MEMTIM0_EBCHT_M  0x03C00000  // EEPROM Clock High Time
N#define SYSCTL_MEMTIM0_EBCHT_0_5                                              \
N                                0x00000000  // 1/2 system clock period
X#define SYSCTL_MEMTIM0_EBCHT_0_5                                                                              0x00000000  
N#define SYSCTL_MEMTIM0_EBCHT_1  0x00400000  // 1 system clock period
N#define SYSCTL_MEMTIM0_EBCHT_1_5                                              \
N                                0x00800000  // 1.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_1_5                                                                              0x00800000  
N#define SYSCTL_MEMTIM0_EBCHT_2  0x00C00000  // 2 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_2_5                                              \
N                                0x01000000  // 2.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_2_5                                                                              0x01000000  
N#define SYSCTL_MEMTIM0_EBCHT_3  0x01400000  // 3 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_3_5                                              \
N                                0x01800000  // 3.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_3_5                                                                              0x01800000  
N#define SYSCTL_MEMTIM0_EBCHT_4  0x01C00000  // 4 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_4_5                                              \
N                                0x02000000  // 4.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_4_5                                                                              0x02000000  
N#define SYSCTL_MEMTIM0_EBCE     0x00200000  // EEPROM Bank Clock Edge
N#define SYSCTL_MEMTIM0_MB1      0x00100010  // Must be one
N#define SYSCTL_MEMTIM0_EWS_M    0x000F0000  // EEPROM Wait States
N#define SYSCTL_MEMTIM0_FBCHT_M  0x000003C0  // Flash Bank Clock High Time
N#define SYSCTL_MEMTIM0_FBCHT_0_5                                              \
N                                0x00000000  // 1/2 system clock period
X#define SYSCTL_MEMTIM0_FBCHT_0_5                                                                              0x00000000  
N#define SYSCTL_MEMTIM0_FBCHT_1  0x00000040  // 1 system clock period
N#define SYSCTL_MEMTIM0_FBCHT_1_5                                              \
N                                0x00000080  // 1.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_1_5                                                                              0x00000080  
N#define SYSCTL_MEMTIM0_FBCHT_2  0x000000C0  // 2 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_2_5                                              \
N                                0x00000100  // 2.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_2_5                                                                              0x00000100  
N#define SYSCTL_MEMTIM0_FBCHT_3  0x00000140  // 3 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_3_5                                              \
N                                0x00000180  // 3.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_3_5                                                                              0x00000180  
N#define SYSCTL_MEMTIM0_FBCHT_4  0x000001C0  // 4 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_4_5                                              \
N                                0x00000200  // 4.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_4_5                                                                              0x00000200  
N#define SYSCTL_MEMTIM0_FBCE     0x00000020  // Flash Bank Clock Edge
N#define SYSCTL_MEMTIM0_FWS_M    0x0000000F  // Flash Wait State
N#define SYSCTL_MEMTIM0_EWS_S    16
N#define SYSCTL_MEMTIM0_FWS_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed
N#define SYSCTL_RCGC0_ADC1SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC1SPD_250K                                             \
N                                0x00000400  // 250K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_250K                                                                             0x00000400  
N#define SYSCTL_RCGC0_ADC1SPD_500K                                             \
N                                0x00000800  // 500K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_500K                                                                             0x00000800  
N#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second
N#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed
N#define SYSCTL_RCGC0_ADC0SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC0SPD_250K                                             \
N                                0x00000100  // 250K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_250K                                                                             0x00000100  
N#define SYSCTL_RCGC0_ADC0SPD_500K                                             \
N                                0x00000200  // 500K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_500K                                                                             0x00000200  
N#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second
N#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_SCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed
N#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_ALTCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_ALTCLKCFG_ALTCLK_M                                             \
N                                0x0000000F  // Alternate Clock Source
X#define SYSCTL_ALTCLKCFG_ALTCLK_M                                                                             0x0000000F  
N#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                         \
N                                0x00000000  // PIOSC
X#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                                                         0x00000000  
N#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                        \
N                                0x00000003  // Hibernation Module Real-time
X#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                                                        0x00000003  
N                                            // clock output (RTCOSC)
N#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                        \
N                                0x00000004  // Low-frequency internal
X#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                                                        0x00000004  
N                                            // oscillator (LFIOSC)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override
N#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source
N#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC
N#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC
N#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC
N#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz
N#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \
N                                0x00000002  // PIOSC Power Down Request
X#define SYSCTL_DSLPCLKCFG_PIOSCPD                                                                             0x00000002  
N#define SYSCTL_DSLPCLKCFG_D_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSCLKCFG_PIOSCPD 0x80000000  // PIOSC Power Down
N#define SYSCTL_DSCLKCFG_MOSCDPD 0x40000000  // MOSC Disable Power Down
N#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                            \
N                                0x00F00000  // Deep Sleep Oscillator Source
X#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                                                            0x00F00000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                        \
N                                0x00000000  // PIOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                                                        0x00000000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                       \
N                                0x00200000  // LFIOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                                                       0x00200000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                         \
N                                0x00300000  // MOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                                                         0x00300000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                          \
N                                0x00400000  // Hibernation Module RTCOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                                                          0x00400000  
N#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                            \
N                                0x000003FF  // Deep Sleep Clock Divisor
X#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                                                            0x000003FF  
N#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                            \
N                                0
X#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                                                            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DIVSCLK register.
N//
N//*****************************************************************************
N#define SYSCTL_DIVSCLK_EN       0x80000000  // DIVSCLK Enable
N#define SYSCTL_DIVSCLK_SRC_M    0x00030000  // Clock Source
N#define SYSCTL_DIVSCLK_SRC_SYSCLK                                             \
N                                0x00000000  // System Clock
X#define SYSCTL_DIVSCLK_SRC_SYSCLK                                                                             0x00000000  
N#define SYSCTL_DIVSCLK_SRC_PIOSC                                              \
N                                0x00010000  // PIOSC
X#define SYSCTL_DIVSCLK_SRC_PIOSC                                                                              0x00010000  
N#define SYSCTL_DIVSCLK_SRC_MOSC 0x00020000  // MOSC
N#define SYSCTL_DIVSCLK_DIV_M    0x000000FF  // Divisor Value
N#define SYSCTL_DIVSCLK_DIV_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SYSPROP register.
N//
N//*****************************************************************************
N#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCCAL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value
N#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration
N#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim
N#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value
N#define SYSCTL_PIOSCCAL_UT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value
N#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result
N#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been
N                                            // attempted
N#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation
N                                            // completed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation
N                                            // failed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value
N#define SYSCTL_PIOSCSTAT_DT_S   16
N#define SYSCTL_PIOSCSTAT_CT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ0_PLLPWR  0x00800000  // PLL Power
N#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value
N#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value
N#define SYSCTL_PLLFREQ0_MFRAC_S 10
N#define SYSCTL_PLLFREQ0_MINT_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value
N#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value
N#define SYSCTL_PLLFREQ1_Q_S     8
N#define SYSCTL_PLLFREQ1_N_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_SLPPWRCFG_FLASHPM_M                                                                            0x00000030  
N#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                                                          0x00000000  
N#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                                                          0x00000020  
N#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_SLPPWRCFG_SRAMPM_M                                                                             0x00000003  
N#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                                                           0x00000000  
N#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \
N                                0x00000001  // Standby Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                                                           0x00000001  
N#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                                                            0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPPWRCFG_LDOSM 0x00000200  // LDO Sleep Mode
N#define SYSCTL_DSLPPWRCFG_TSPD  0x00000100  // Temperature Sense Power Down
N#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                                                           0x00000030  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                                                         0x00000000  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                                                         0x00000020  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                                                            0x00000003  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                                                          0x00000000  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \
N                                0x00000001  // Standby Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                                                          0x00000001  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                                                           0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC9 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present
N#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present
N#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present
N#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present
N#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present
N#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present
N#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present
N#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present
N#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present
N#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present
N#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present
N#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present
N#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present
N#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present
N#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present
N#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer
N                                            // Available
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDOSPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDOSPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDOSPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDOSPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDOSPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDOSPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDOSPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDOSPCTL_VLDO_1_20V                                                                            0x00000018  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDODPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDODPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDODPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDODPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDODPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDODPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDODPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDODPCTL_VLDO_1_20V                                                                            0x00000018  
N#define SYSCTL_LDODPCTL_VLDO_1_25V                                            \
N                                0x00000019  // 1.25 V
X#define SYSCTL_LDODPCTL_VLDO_1_25V                                                                            0x00000019  
N#define SYSCTL_LDODPCTL_VLDO_1_30V                                            \
N                                0x0000001A  // 1.30 V
X#define SYSCTL_LDODPCTL_VLDO_1_30V                                                                            0x0000001A  
N#define SYSCTL_LDODPCTL_VLDO_1_35V                                            \
N                                0x0000001B  // 1.35 V
X#define SYSCTL_LDODPCTL_VLDO_1_35V                                                                            0x0000001B  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESBEHAVCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RESBEHAVCTL_WDOG1_M                                            \
N                                0x000000C0  // Watchdog 1 Reset Operation
X#define SYSCTL_RESBEHAVCTL_WDOG1_M                                                                            0x000000C0  
N#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                       \
N                                0x00000080  // Watchdog 1 issues a system
X#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                                                       0x00000080  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                          \
N                                0x000000C0  // Watchdog 1 issues a simulated
X#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                                                          0x000000C0  
N                                            // POR sequence. Application starts
N                                            // less than 500 us after
N                                            // deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_WDOG0_M                                            \
N                                0x00000030  // Watchdog 0 Reset Operation
X#define SYSCTL_RESBEHAVCTL_WDOG0_M                                                                            0x00000030  
N#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                       \
N                                0x00000020  // Watchdog 0 issues a system
X#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                                                       0x00000020  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                          \
N                                0x00000030  // Watchdog 0 issues a simulated
X#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                                                          0x00000030  
N                                            // POR sequence. Application starts
N                                            // less than 500 us after
N                                            // deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_BOR_M                                              \
N                                0x0000000C  // BOR Reset operation
X#define SYSCTL_RESBEHAVCTL_BOR_M                                                                              0x0000000C  
N#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                         \
N                                0x00000008  // Brown Out Reset issues system
X#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                                                         0x00000008  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_BOR_POR                                            \
N                                0x0000000C  // Brown Out Reset issues a
X#define SYSCTL_RESBEHAVCTL_BOR_POR                                                                            0x0000000C  
N                                            // simulated POR sequence. The
N                                            // application starts less than 500
N                                            // us after deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_EXTRES_M                                           \
N                                0x00000003  // External RST Pin Operation
X#define SYSCTL_RESBEHAVCTL_EXTRES_M                                                                           0x00000003  
N#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                      \
N                                0x00000002  // External RST assertion issues a
X#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                                                      0x00000002  
N                                            // system reset. The application
N                                            // starts within 10 us
N#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                         \
N                                0x00000003  // External RST assertion issues a
X#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                                                         0x00000003  
N                                            // simulated POR sequence.
N                                            // Application starts less than 500
N                                            // us after deassertion (Default)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_HSSR register.
N//
N//*****************************************************************************
N#define SYSCTL_HSSR_KEY_M       0xFF000000  // Write Key
N#define SYSCTL_HSSR_CDOFF_M     0x00FFFFFF  // Command Descriptor Pointer
N#define SYSCTL_HSSR_KEY_S       24
N#define SYSCTL_HSSR_CDOFF_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_USBPDS register.
N//
N//*****************************************************************************
N#define SYSCTL_USBPDS_MEMSTAT_M 0x0000000C  // Memory Array Power Status
N#define SYSCTL_USBPDS_MEMSTAT_OFF                                             \
N                                0x00000000  // Array OFF
X#define SYSCTL_USBPDS_MEMSTAT_OFF                                                                             0x00000000  
N#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                          \
N                                0x00000004  // SRAM Retention
X#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                                                          0x00000004  
N#define SYSCTL_USBPDS_MEMSTAT_ON                                              \
N                                0x0000000C  // Array On
X#define SYSCTL_USBPDS_MEMSTAT_ON                                                                              0x0000000C  
N#define SYSCTL_USBPDS_PWRSTAT_M 0x00000003  // Power Domain Status
N#define SYSCTL_USBPDS_PWRSTAT_OFF                                             \
N                                0x00000000  // OFF
X#define SYSCTL_USBPDS_PWRSTAT_OFF                                                                             0x00000000  
N#define SYSCTL_USBPDS_PWRSTAT_ON                                              \
N                                0x00000003  // ON
X#define SYSCTL_USBPDS_PWRSTAT_ON                                                                              0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_USBMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_USBMPC_PWRCTL_M  0x00000003  // Memory Array Power Control
N#define SYSCTL_USBMPC_PWRCTL_OFF                                              \
N                                0x00000000  // Array OFF
X#define SYSCTL_USBMPC_PWRCTL_OFF                                                                              0x00000000  
N#define SYSCTL_USBMPC_PWRCTL_RETAIN                                           \
N                                0x00000001  // SRAM Retention
X#define SYSCTL_USBMPC_PWRCTL_RETAIN                                                                           0x00000001  
N#define SYSCTL_USBMPC_PWRCTL_ON 0x00000003  // Array On
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_EMACPDS register.
N//
N//*****************************************************************************
N#define SYSCTL_EMACPDS_MEMSTAT_M                                              \
N                                0x0000000C  // Memory Array Power Status
X#define SYSCTL_EMACPDS_MEMSTAT_M                                                                              0x0000000C  
N#define SYSCTL_EMACPDS_MEMSTAT_OFF                                            \
N                                0x00000000  // Array OFF
X#define SYSCTL_EMACPDS_MEMSTAT_OFF                                                                            0x00000000  
N#define SYSCTL_EMACPDS_MEMSTAT_ON                                             \
N                                0x0000000C  // Array On
X#define SYSCTL_EMACPDS_MEMSTAT_ON                                                                             0x0000000C  
N#define SYSCTL_EMACPDS_PWRSTAT_M                                              \
N                                0x00000003  // Power Domain Status
X#define SYSCTL_EMACPDS_PWRSTAT_M                                                                              0x00000003  
N#define SYSCTL_EMACPDS_PWRSTAT_OFF                                            \
N                                0x00000000  // OFF
X#define SYSCTL_EMACPDS_PWRSTAT_OFF                                                                            0x00000000  
N#define SYSCTL_EMACPDS_PWRSTAT_ON                                             \
N                                0x00000003  // ON
X#define SYSCTL_EMACPDS_PWRSTAT_ON                                                                             0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_EMACMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_EMACMPC_PWRCTL_M 0x00000003  // Memory Array Power Control
N#define SYSCTL_EMACMPC_PWRCTL_OFF                                             \
N                                0x00000000  // Array OFF
X#define SYSCTL_EMACMPC_PWRCTL_OFF                                                                             0x00000000  
N#define SYSCTL_EMACMPC_PWRCTL_ON                                              \
N                                0x00000003  // Array On
X#define SYSCTL_EMACMPC_PWRCTL_ON                                                                              0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LCDMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_LCDMPC_PWRCTL_M  0x00000003  // Memory Array Power Control
N#define SYSCTL_LCDMPC_PWRCTL_OFF                                              \
N                                0x00000000  // Array OFF
X#define SYSCTL_LCDMPC_PWRCTL_OFF                                                                              0x00000000  
N#define SYSCTL_LCDMPC_PWRCTL_ON 0x00000003  // Array On
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present
N#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PPTIMER_P7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Present
N#define SYSCTL_PPTIMER_P6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Present
N#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Present
N#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Present
N#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Present
N#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Present
N#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Present
N#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PPGPIO_P17       0x00020000  // GPIO Port T Present
N#define SYSCTL_PPGPIO_P16       0x00010000  // GPIO Port S Present
N#define SYSCTL_PPGPIO_P15       0x00008000  // GPIO Port R Present
N#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present
N#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present
N#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present
N#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present
N#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present
N#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present
N#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present
N#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present
N#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present
N#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present
N#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present
N#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present
N#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present
N#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present
N#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEPI_P0         0x00000001  // EPI Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present
N#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present
N#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present
N#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present
N#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present
N#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present
N#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present
N#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present
N#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present
N#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present
N#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PPI2C_P9         0x00000200  // I2C Module 9 Present
N#define SYSCTL_PPI2C_P8         0x00000100  // I2C Module 8 Present
N#define SYSCTL_PPI2C_P7         0x00000080  // I2C Module 7 Present
N#define SYSCTL_PPI2C_P6         0x00000040  // I2C Module 6 Present
N#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present
N#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present
N#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present
N#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present
N#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present
N#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEPHY_P0        0x00000001  // Ethernet PHY Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present
N#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present
N#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present
N#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present
N#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPLPC_P0         0x00000001  // LPC Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPECI_P0        0x00000001  // PECI Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPFAN_P0         0x00000001  // FAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Present
N#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Present
N#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Present
N#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Present
N#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Present
N#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPRTS register.
N//
N//*****************************************************************************
N#define SYSCTL_PPRTS_P0         0x00000001  // RTS Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCCM_P0         0x00000001  // CRC and Cryptographic Modules
N                                            // Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPLCD_P0         0x00000001  // LCD Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPOWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PPOWIRE_P0       0x00000001  // 1-Wire Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEMAC_P0        0x00000001  // Ethernet Controller Module
N                                            // Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIM_P0         0x00000001  // HIM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset
N#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_SRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Software Reset
N#define SYSCTL_SRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Software Reset
N#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Software Reset
N#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Software Reset
N#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Software Reset
N#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Software Reset
N#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Software Reset
N#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_SRGPIO_R17       0x00020000  // GPIO Port T Software Reset
N#define SYSCTL_SRGPIO_R16       0x00010000  // GPIO Port S Software Reset
N#define SYSCTL_SRGPIO_R15       0x00008000  // GPIO Port R Software Reset
N#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset
N#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset
N#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset
N#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset
N#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset
N#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset
N#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset
N#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset
N#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset
N#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset
N#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset
N#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset
N#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset
N#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset
N#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREPI register.
N//
N//*****************************************************************************
N#define SYSCTL_SREPI_R0         0x00000001  // EPI Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset
N#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset
N#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset
N#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset
N#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset
N#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset
N#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset
N#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset
N#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset
N#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset
N#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SRI2C_R9         0x00000200  // I2C Module 9 Software Reset
N#define SYSCTL_SRI2C_R8         0x00000100  // I2C Module 8 Software Reset
N#define SYSCTL_SRI2C_R7         0x00000080  // I2C Module 7 Software Reset
N#define SYSCTL_SRI2C_R6         0x00000040  // I2C Module 6 Software Reset
N#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset
N#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset
N#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset
N#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset
N#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset
N#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_SREPHY_R0        0x00000001  // Ethernet PHY Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset
N#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset
N#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset
N#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset
N#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Software Reset
N#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Software Reset
N#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Software Reset
N#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Software Reset
N#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Software Reset
N#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCCM_R0         0x00000001  // CRC and Cryptographic Modules
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRLCD_R0         0x00000001  // LCD Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SROWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_SROWIRE_R0       0x00000001  // 1-Wire Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_SREMAC_R0        0x00000001  // Ethernet Controller MAC Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCTIMER_R7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Run Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCGPIO_R17     0x00020000  // GPIO Port T Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R16     0x00010000  // GPIO Port S Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R15     0x00008000  // GPIO Port R Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEPI_R0       0x00000001  // EPI Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCI2C_R9       0x00000200  // I2C Module 9 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R8       0x00000100  // I2C Module 8 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R7       0x00000080  // I2C Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R6       0x00000040  // I2C Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEPHY_R0      0x00000001  // Ethernet PHY Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCCM_R0       0x00000001  // CRC and Cryptographic Modules
N                                            // Run Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCLCD_R0       0x00000001  // LCD Controller Module 0 Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCOWIRE_R0     0x00000001  // 1-Wire Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEMAC_R0      0x00000001  // Ethernet MAC Module 0 Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCTIMER_S7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCGPIO_S17     0x00020000  // GPIO Port T Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S16     0x00010000  // GPIO Port S Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S15     0x00008000  // GPIO Port R Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEPI_S0       0x00000001  // EPI Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCI2C_S9       0x00000200  // I2C Module 9 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S8       0x00000100  // I2C Module 8 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S7       0x00000080  // I2C Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S6       0x00000040  // I2C Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEPHY_S0      0x00000001  // PHY Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCCM_S0       0x00000001  // CRC and Cryptographic Modules
N                                            // Sleep Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCLCD_S0       0x00000001  // LCD Controller Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCOWIRE_S0     0x00000001  // 1-Wire Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEMAC_S0      0x00000001  // Ethernet MAC Module 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCTIMER_D7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCGPIO_D17     0x00020000  // GPIO Port T Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D16     0x00010000  // GPIO Port S Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D15     0x00008000  // GPIO Port R Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEPI_D0       0x00000001  // EPI Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCI2C_D9       0x00000200  // I2C Module 9 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D8       0x00000100  // I2C Module 8 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D7       0x00000080  // I2C Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D6       0x00000040  // I2C Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEPHY_D0      0x00000001  // PHY Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCCM_D0       0x00000001  // CRC and Cryptographic Modules
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCLCD_D0       0x00000001  // LCD Controller Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCOWIRE_D0     0x00000001  // 1-Wire Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEMAC_D0      0x00000001  // Ethernet MAC Module 0 Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control
N#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PCTIMER_P7       0x00000080  // General-Purpose Timer 7 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P6       0x00000040  // General-Purpose Timer 6 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P5       0x00000020  // General-Purpose Timer 5 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P4       0x00000010  // General-Purpose Timer 4 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P3       0x00000008  // General-Purpose Timer 3 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P2       0x00000004  // General-Purpose Timer 2 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P1       0x00000002  // General-Purpose Timer 1 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P0       0x00000001  // General-Purpose Timer 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PCGPIO_P17       0x00020000  // GPIO Port T Power Control
N#define SYSCTL_PCGPIO_P16       0x00010000  // GPIO Port S Power Control
N#define SYSCTL_PCGPIO_P15       0x00008000  // GPIO Port R Power Control
N#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control
N#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control
N#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control
N#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control
N#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control
N#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control
N#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control
N#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control
N#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control
N#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control
N#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control
N#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control
N#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control
N#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control
N#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEPI_P0         0x00000001  // EPI Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control
N#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control
N#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control
N#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control
N#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control
N#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control
N#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control
N#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control
N#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control
N#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control
N#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PCI2C_P9         0x00000200  // I2C Module 9 Power Control
N#define SYSCTL_PCI2C_P8         0x00000100  // I2C Module 8 Power Control
N#define SYSCTL_PCI2C_P7         0x00000080  // I2C Module 7 Power Control
N#define SYSCTL_PCI2C_P6         0x00000040  // I2C Module 6 Power Control
N#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control
N#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control
N#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control
N#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control
N#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control
N#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEPHY_P0        0x00000001  // Ethernet PHY Module Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control
N#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control
N#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PCCCM_P0         0x00000001  // CRC and Cryptographic Modules
N                                            // Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PCLCD_P0         0x00000001  // LCD Controller Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCOWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PCOWIRE_P0       0x00000001  // 1-Wire Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEMAC_P0        0x00000001  // Ethernet MAC Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral
N                                            // Ready
N#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Peripheral Ready
N#define SYSCTL_PRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Peripheral Ready
N#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Peripheral Ready
N#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Peripheral Ready
N#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Peripheral Ready
N#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Peripheral Ready
N#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Peripheral Ready
N#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PRGPIO_R17       0x00020000  // GPIO Port T Peripheral Ready
N#define SYSCTL_PRGPIO_R16       0x00010000  // GPIO Port S Peripheral Ready
N#define SYSCTL_PRGPIO_R15       0x00008000  // GPIO Port R Peripheral Ready
N#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready
N#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready
N#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready
N#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready
N#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready
N#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready
N#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready
N#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready
N#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready
N#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready
N#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready
N#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready
N#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready
N#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready
N#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PREPI_R0         0x00000001  // EPI Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready
N#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready
N#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready
N#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready
N#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready
N#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready
N#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready
N#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready
N#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready
N#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready
N#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PRI2C_R9         0x00000200  // I2C Module 9 Peripheral Ready
N#define SYSCTL_PRI2C_R8         0x00000100  // I2C Module 8 Peripheral Ready
N#define SYSCTL_PRI2C_R7         0x00000080  // I2C Module 7 Peripheral Ready
N#define SYSCTL_PRI2C_R6         0x00000040  // I2C Module 6 Peripheral Ready
N#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready
N#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready
N#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready
N#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready
N#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready
N#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PREPHY_R0        0x00000001  // Ethernet PHY Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready
N#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready
N#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready
N#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready
N#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Peripheral Ready
N#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Peripheral Ready
N#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Peripheral Ready
N#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Peripheral Ready
N#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Peripheral Ready
N#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCCM_R0         0x00000001  // CRC and Cryptographic Modules
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRLCD_R0         0x00000001  // LCD Controller Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PROWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PROWIRE_R0       0x00000001  // 1-Wire Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PREMAC_R0        0x00000001  // Ethernet MAC Module 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_CCMCGREQ
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_CCMCGREQ_DESCFG  0x00000004  // DES Clock Gating Request
N#define SYSCTL_CCMCGREQ_AESCFG  0x00000002  // AES Clock Gating Request
N#define SYSCTL_CCMCGREQ_SHACFG  0x00000001  // SHA/MD5 Clock Gating Request
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DID0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_CLASS_BLIZZARD                                            \
N                                0x00050000  // Tiva(TM) C Series TM4C123-class
X#define SYSCTL_DID0_CLASS_BLIZZARD                                                                            0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_SNOWFLAKE                                           \
N                                0x000A0000  // Tiva(TM) C Series TM4C129-class
X#define SYSCTL_DID0_CLASS_SNOWFLAKE                                                                           0x000A0000  
N                                            // microcontrollers
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_PWRTC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PWRTC_VDDA_UBOR0 0x00000010  // VDDA Under BOR0 Status
N#define SYSCTL_PWRTC_VDD_UBOR0  0x00000001  // VDD Under BOR0 Status
N
N#endif
N
N#endif // __HW_SYSCTL_H__
L 34 "Source\TestHarnessService0.c" 2
N#include "driverlib/sysctl.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\driverlib/sysctl.h" 1
N//*****************************************************************************
N//
N// sysctl.h - Prototypes for the system control driver.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSCTL_H__
N#define __DRIVERLIB_SYSCTL_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the
N// SysCtlPeripheralPresent(), SysCtlPeripheralEnable(),
N// SysCtlPeripheralDisable(), and SysCtlPeripheralReset() APIs as the
N// ui32Peripheral parameter.  The peripherals in the fourth group (upper nibble
N// is 3) can only be used with the SysCtlPeripheralPresent() API.
N//
N//*****************************************************************************
N#define SYSCTL_PERIPH_ADC0      0xf0003800  // ADC 0
N#define SYSCTL_PERIPH_ADC1      0xf0003801  // ADC 1
N#define SYSCTL_PERIPH_CAN0      0xf0003400  // CAN 0
N#define SYSCTL_PERIPH_CAN1      0xf0003401  // CAN 1
N#define SYSCTL_PERIPH_COMP0     0xf0003c00  // Analog Comparator Module 0
N#define SYSCTL_PERIPH_EMAC0     0xf0009c00  // Ethernet MAC0
N#define SYSCTL_PERIPH_EPHY0     0xf0003000  // Ethernet PHY0
N#define SYSCTL_PERIPH_EPI0      0xf0001000  // EPI0
N#define SYSCTL_PERIPH_GPIOA     0xf0000800  // GPIO A
N#define SYSCTL_PERIPH_GPIOB     0xf0000801  // GPIO B
N#define SYSCTL_PERIPH_GPIOC     0xf0000802  // GPIO C
N#define SYSCTL_PERIPH_GPIOD     0xf0000803  // GPIO D
N#define SYSCTL_PERIPH_GPIOE     0xf0000804  // GPIO E
N#define SYSCTL_PERIPH_GPIOF     0xf0000805  // GPIO F
N#define SYSCTL_PERIPH_GPIOG     0xf0000806  // GPIO G
N#define SYSCTL_PERIPH_GPIOH     0xf0000807  // GPIO H
N#define SYSCTL_PERIPH_GPIOJ     0xf0000808  // GPIO J
N#define SYSCTL_PERIPH_HIBERNATE 0xf0001400  // Hibernation module
N#define SYSCTL_PERIPH_CCM0      0xf0007400  // CCM 0
N#define SYSCTL_PERIPH_EEPROM0   0xf0005800  // EEPROM 0
N#define SYSCTL_PERIPH_FAN0      0xf0005400  // FAN 0
N#define SYSCTL_PERIPH_FAN1      0xf0005401  // FAN 1
N#define SYSCTL_PERIPH_GPIOK     0xf0000809  // GPIO K
N#define SYSCTL_PERIPH_GPIOL     0xf000080a  // GPIO L
N#define SYSCTL_PERIPH_GPIOM     0xf000080b  // GPIO M
N#define SYSCTL_PERIPH_GPION     0xf000080c  // GPIO N
N#define SYSCTL_PERIPH_GPIOP     0xf000080d  // GPIO P
N#define SYSCTL_PERIPH_GPIOQ     0xf000080e  // GPIO Q
N#define SYSCTL_PERIPH_GPIOR     0xf000080f  // GPIO R
N#define SYSCTL_PERIPH_GPIOS     0xf0000810  // GPIO S
N#define SYSCTL_PERIPH_GPIOT     0xf0000811  // GPIO T
N#define SYSCTL_PERIPH_I2C0      0xf0002000  // I2C 0
N#define SYSCTL_PERIPH_I2C1      0xf0002001  // I2C 1
N#define SYSCTL_PERIPH_I2C2      0xf0002002  // I2C 2
N#define SYSCTL_PERIPH_I2C3      0xf0002003  // I2C 3
N#define SYSCTL_PERIPH_I2C4      0xf0002004  // I2C 4
N#define SYSCTL_PERIPH_I2C5      0xf0002005  // I2C 5
N#define SYSCTL_PERIPH_I2C6      0xf0002006  // I2C 6
N#define SYSCTL_PERIPH_I2C7      0xf0002007  // I2C 7
N#define SYSCTL_PERIPH_I2C8      0xf0002008  // I2C 8
N#define SYSCTL_PERIPH_I2C9      0xf0002009  // I2C 9
N#define SYSCTL_PERIPH_LCD0      0xf0009000  // LCD 0
N#define SYSCTL_PERIPH_ONEWIRE0  0xf0009800  // One Wire 0
N#define SYSCTL_PERIPH_PWM0      0xf0004000  // PWM 0
N#define SYSCTL_PERIPH_PWM1      0xf0004001  // PWM 1
N#define SYSCTL_PERIPH_QEI0      0xf0004400  // QEI 0
N#define SYSCTL_PERIPH_QEI1      0xf0004401  // QEI 1
N#define SYSCTL_PERIPH_SSI0      0xf0001c00  // SSI 0
N#define SYSCTL_PERIPH_SSI1      0xf0001c01  // SSI 1
N#define SYSCTL_PERIPH_SSI2      0xf0001c02  // SSI 2
N#define SYSCTL_PERIPH_SSI3      0xf0001c03  // SSI 3
N#define SYSCTL_PERIPH_TIMER0    0xf0000400  // Timer 0
N#define SYSCTL_PERIPH_TIMER1    0xf0000401  // Timer 1
N#define SYSCTL_PERIPH_TIMER2    0xf0000402  // Timer 2
N#define SYSCTL_PERIPH_TIMER3    0xf0000403  // Timer 3
N#define SYSCTL_PERIPH_TIMER4    0xf0000404  // Timer 4
N#define SYSCTL_PERIPH_TIMER5    0xf0000405  // Timer 5
N#define SYSCTL_PERIPH_TIMER6    0xf0000406  // Timer 6
N#define SYSCTL_PERIPH_TIMER7    0xf0000407  // Timer 7
N#define SYSCTL_PERIPH_UART0     0xf0001800  // UART 0
N#define SYSCTL_PERIPH_UART1     0xf0001801  // UART 1
N#define SYSCTL_PERIPH_UART2     0xf0001802  // UART 2
N#define SYSCTL_PERIPH_UART3     0xf0001803  // UART 3
N#define SYSCTL_PERIPH_UART4     0xf0001804  // UART 4
N#define SYSCTL_PERIPH_UART5     0xf0001805  // UART 5
N#define SYSCTL_PERIPH_UART6     0xf0001806  // UART 6
N#define SYSCTL_PERIPH_UART7     0xf0001807  // UART 7
N#define SYSCTL_PERIPH_UDMA      0xf0000c00  // uDMA
N#define SYSCTL_PERIPH_USB0      0xf0002800  // USB 0
N#define SYSCTL_PERIPH_WDOG0     0xf0000000  // Watchdog 0
N#define SYSCTL_PERIPH_WDOG1     0xf0000001  // Watchdog 1
N#define SYSCTL_PERIPH_WTIMER0   0xf0005c00  // Wide Timer 0
N#define SYSCTL_PERIPH_WTIMER1   0xf0005c01  // Wide Timer 1
N#define SYSCTL_PERIPH_WTIMER2   0xf0005c02  // Wide Timer 2
N#define SYSCTL_PERIPH_WTIMER3   0xf0005c03  // Wide Timer 3
N#define SYSCTL_PERIPH_WTIMER4   0xf0005c04  // Wide Timer 4
N#define SYSCTL_PERIPH_WTIMER5   0xf0005c05  // Wide Timer 5
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlLDOSleepSet() and
N// SysCtlLDODeepSleepSet() APIs as the ui32Voltage value, or returned by the
N// SysCtlLDOSleepGet() and SysCtlLDODeepSleepGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_0_90V        0x80000012  // LDO output of 0.90V
N#define SYSCTL_LDO_0_95V        0x80000013  // LDO output of 0.95V
N#define SYSCTL_LDO_1_00V        0x80000014  // LDO output of 1.00V
N#define SYSCTL_LDO_1_05V        0x80000015  // LDO output of 1.05V
N#define SYSCTL_LDO_1_10V        0x80000016  // LDO output of 1.10V
N#define SYSCTL_LDO_1_15V        0x80000017  // LDO output of 1.15V
N#define SYSCTL_LDO_1_20V        0x80000018  // LDO output of 1.20V
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlIntEnable(),
N// SysCtlIntDisable(), and SysCtlIntClear() APIs, or returned in the bit mask
N// by the SysCtlIntStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_INT_BOR0         0x00000800  // VDD under BOR0
N#define SYSCTL_INT_VDDA_OK      0x00000400  // VDDA Power OK
N#define SYSCTL_INT_MOSC_PUP     0x00000100  // MOSC power-up interrupt
N#define SYSCTL_INT_USBPLL_LOCK  0x00000080  // USB PLL lock interrupt
N#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt
N#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int
N#define SYSCTL_INT_BOR1         0x00000002  // VDD under BOR1
N#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlResetCauseClear()
N// API or returned by the SysCtlResetCauseGet() API.
N//
N//*****************************************************************************
N#define SYSCTL_CAUSE_HSRVREQ    0x00001000  // Hardware System Service Request
N#define SYSCTL_CAUSE_HIB        0x00000040  // Hibernate reset
N#define SYSCTL_CAUSE_WDOG1      0x00000020  // Watchdog 1 reset
N#define SYSCTL_CAUSE_SW         0x00000010  // Software reset
N#define SYSCTL_CAUSE_WDOG0      0x00000008  // Watchdog 0 reset
N#ifndef DEPRECATED
N#define SYSCTL_CAUSE_WDOG       SYSCTL_CAUSE_WDOG0
N                                            // Watchdog reset(Deprecated)
N#endif
N#define SYSCTL_CAUSE_BOR        0x00000004  // Brown-out reset
N#define SYSCTL_CAUSE_POR        0x00000002  // Power on reset
N#define SYSCTL_CAUSE_EXT        0x00000001  // External reset
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlBrownOutConfigSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_BOR_RESET        0x00000002  // Reset instead of interrupting
N#define SYSCTL_BOR_RESAMPLE     0x00000001  // Resample BOR before asserting
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPWMClockSet() API
N// as the ui32Config parameter, and can be returned by the SysCtlPWMClockGet()
N// API.
N//
N//*****************************************************************************
N#define SYSCTL_PWMDIV_1         0x00000000  // PWM clock is processor clock /1
N#define SYSCTL_PWMDIV_2         0x00100000  // PWM clock is processor clock /2
N#define SYSCTL_PWMDIV_4         0x00120000  // PWM clock is processor clock /4
N#define SYSCTL_PWMDIV_8         0x00140000  // PWM clock is processor clock /8
N#define SYSCTL_PWMDIV_16        0x00160000  // PWM clock is processor clock /16
N#define SYSCTL_PWMDIV_32        0x00180000  // PWM clock is processor clock /32
N#define SYSCTL_PWMDIV_64        0x001A0000  // PWM clock is processor clock /64
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlClockSet() API as
N// the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_SYSDIV_1         0x07800000  // Processor clock is osc/pll /1
N#define SYSCTL_SYSDIV_2         0x00C00000  // Processor clock is osc/pll /2
N#define SYSCTL_SYSDIV_3         0x01400000  // Processor clock is osc/pll /3
N#define SYSCTL_SYSDIV_4         0x01C00000  // Processor clock is osc/pll /4
N#define SYSCTL_SYSDIV_5         0x02400000  // Processor clock is osc/pll /5
N#define SYSCTL_SYSDIV_6         0x02C00000  // Processor clock is osc/pll /6
N#define SYSCTL_SYSDIV_7         0x03400000  // Processor clock is osc/pll /7
N#define SYSCTL_SYSDIV_8         0x03C00000  // Processor clock is osc/pll /8
N#define SYSCTL_SYSDIV_9         0x04400000  // Processor clock is osc/pll /9
N#define SYSCTL_SYSDIV_10        0x04C00000  // Processor clock is osc/pll /10
N#define SYSCTL_SYSDIV_11        0x05400000  // Processor clock is osc/pll /11
N#define SYSCTL_SYSDIV_12        0x05C00000  // Processor clock is osc/pll /12
N#define SYSCTL_SYSDIV_13        0x06400000  // Processor clock is osc/pll /13
N#define SYSCTL_SYSDIV_14        0x06C00000  // Processor clock is osc/pll /14
N#define SYSCTL_SYSDIV_15        0x07400000  // Processor clock is osc/pll /15
N#define SYSCTL_SYSDIV_16        0x07C00000  // Processor clock is osc/pll /16
N#define SYSCTL_SYSDIV_17        0x88400000  // Processor clock is osc/pll /17
N#define SYSCTL_SYSDIV_18        0x88C00000  // Processor clock is osc/pll /18
N#define SYSCTL_SYSDIV_19        0x89400000  // Processor clock is osc/pll /19
N#define SYSCTL_SYSDIV_20        0x89C00000  // Processor clock is osc/pll /20
N#define SYSCTL_SYSDIV_21        0x8A400000  // Processor clock is osc/pll /21
N#define SYSCTL_SYSDIV_22        0x8AC00000  // Processor clock is osc/pll /22
N#define SYSCTL_SYSDIV_23        0x8B400000  // Processor clock is osc/pll /23
N#define SYSCTL_SYSDIV_24        0x8BC00000  // Processor clock is osc/pll /24
N#define SYSCTL_SYSDIV_25        0x8C400000  // Processor clock is osc/pll /25
N#define SYSCTL_SYSDIV_26        0x8CC00000  // Processor clock is osc/pll /26
N#define SYSCTL_SYSDIV_27        0x8D400000  // Processor clock is osc/pll /27
N#define SYSCTL_SYSDIV_28        0x8DC00000  // Processor clock is osc/pll /28
N#define SYSCTL_SYSDIV_29        0x8E400000  // Processor clock is osc/pll /29
N#define SYSCTL_SYSDIV_30        0x8EC00000  // Processor clock is osc/pll /30
N#define SYSCTL_SYSDIV_31        0x8F400000  // Processor clock is osc/pll /31
N#define SYSCTL_SYSDIV_32        0x8FC00000  // Processor clock is osc/pll /32
N#define SYSCTL_SYSDIV_33        0x90400000  // Processor clock is osc/pll /33
N#define SYSCTL_SYSDIV_34        0x90C00000  // Processor clock is osc/pll /34
N#define SYSCTL_SYSDIV_35        0x91400000  // Processor clock is osc/pll /35
N#define SYSCTL_SYSDIV_36        0x91C00000  // Processor clock is osc/pll /36
N#define SYSCTL_SYSDIV_37        0x92400000  // Processor clock is osc/pll /37
N#define SYSCTL_SYSDIV_38        0x92C00000  // Processor clock is osc/pll /38
N#define SYSCTL_SYSDIV_39        0x93400000  // Processor clock is osc/pll /39
N#define SYSCTL_SYSDIV_40        0x93C00000  // Processor clock is osc/pll /40
N#define SYSCTL_SYSDIV_41        0x94400000  // Processor clock is osc/pll /41
N#define SYSCTL_SYSDIV_42        0x94C00000  // Processor clock is osc/pll /42
N#define SYSCTL_SYSDIV_43        0x95400000  // Processor clock is osc/pll /43
N#define SYSCTL_SYSDIV_44        0x95C00000  // Processor clock is osc/pll /44
N#define SYSCTL_SYSDIV_45        0x96400000  // Processor clock is osc/pll /45
N#define SYSCTL_SYSDIV_46        0x96C00000  // Processor clock is osc/pll /46
N#define SYSCTL_SYSDIV_47        0x97400000  // Processor clock is osc/pll /47
N#define SYSCTL_SYSDIV_48        0x97C00000  // Processor clock is osc/pll /48
N#define SYSCTL_SYSDIV_49        0x98400000  // Processor clock is osc/pll /49
N#define SYSCTL_SYSDIV_50        0x98C00000  // Processor clock is osc/pll /50
N#define SYSCTL_SYSDIV_51        0x99400000  // Processor clock is osc/pll /51
N#define SYSCTL_SYSDIV_52        0x99C00000  // Processor clock is osc/pll /52
N#define SYSCTL_SYSDIV_53        0x9A400000  // Processor clock is osc/pll /53
N#define SYSCTL_SYSDIV_54        0x9AC00000  // Processor clock is osc/pll /54
N#define SYSCTL_SYSDIV_55        0x9B400000  // Processor clock is osc/pll /55
N#define SYSCTL_SYSDIV_56        0x9BC00000  // Processor clock is osc/pll /56
N#define SYSCTL_SYSDIV_57        0x9C400000  // Processor clock is osc/pll /57
N#define SYSCTL_SYSDIV_58        0x9CC00000  // Processor clock is osc/pll /58
N#define SYSCTL_SYSDIV_59        0x9D400000  // Processor clock is osc/pll /59
N#define SYSCTL_SYSDIV_60        0x9DC00000  // Processor clock is osc/pll /60
N#define SYSCTL_SYSDIV_61        0x9E400000  // Processor clock is osc/pll /61
N#define SYSCTL_SYSDIV_62        0x9EC00000  // Processor clock is osc/pll /62
N#define SYSCTL_SYSDIV_63        0x9F400000  // Processor clock is osc/pll /63
N#define SYSCTL_SYSDIV_64        0x9FC00000  // Processor clock is osc/pll /64
N#define SYSCTL_SYSDIV_2_5       0xC1000000  // Processor clock is pll / 2.5
N#define SYSCTL_SYSDIV_3_5       0xC1800000  // Processor clock is pll / 3.5
N#define SYSCTL_SYSDIV_4_5       0xC2000000  // Processor clock is pll / 4.5
N#define SYSCTL_SYSDIV_5_5       0xC2800000  // Processor clock is pll / 5.5
N#define SYSCTL_SYSDIV_6_5       0xC3000000  // Processor clock is pll / 6.5
N#define SYSCTL_SYSDIV_7_5       0xC3800000  // Processor clock is pll / 7.5
N#define SYSCTL_SYSDIV_8_5       0xC4000000  // Processor clock is pll / 8.5
N#define SYSCTL_SYSDIV_9_5       0xC4800000  // Processor clock is pll / 9.5
N#define SYSCTL_SYSDIV_10_5      0xC5000000  // Processor clock is pll / 10.5
N#define SYSCTL_SYSDIV_11_5      0xC5800000  // Processor clock is pll / 11.5
N#define SYSCTL_SYSDIV_12_5      0xC6000000  // Processor clock is pll / 12.5
N#define SYSCTL_SYSDIV_13_5      0xC6800000  // Processor clock is pll / 13.5
N#define SYSCTL_SYSDIV_14_5      0xC7000000  // Processor clock is pll / 14.5
N#define SYSCTL_SYSDIV_15_5      0xC7800000  // Processor clock is pll / 15.5
N#define SYSCTL_SYSDIV_16_5      0xC8000000  // Processor clock is pll / 16.5
N#define SYSCTL_SYSDIV_17_5      0xC8800000  // Processor clock is pll / 17.5
N#define SYSCTL_SYSDIV_18_5      0xC9000000  // Processor clock is pll / 18.5
N#define SYSCTL_SYSDIV_19_5      0xC9800000  // Processor clock is pll / 19.5
N#define SYSCTL_SYSDIV_20_5      0xCA000000  // Processor clock is pll / 20.5
N#define SYSCTL_SYSDIV_21_5      0xCA800000  // Processor clock is pll / 21.5
N#define SYSCTL_SYSDIV_22_5      0xCB000000  // Processor clock is pll / 22.5
N#define SYSCTL_SYSDIV_23_5      0xCB800000  // Processor clock is pll / 23.5
N#define SYSCTL_SYSDIV_24_5      0xCC000000  // Processor clock is pll / 24.5
N#define SYSCTL_SYSDIV_25_5      0xCC800000  // Processor clock is pll / 25.5
N#define SYSCTL_SYSDIV_26_5      0xCD000000  // Processor clock is pll / 26.5
N#define SYSCTL_SYSDIV_27_5      0xCD800000  // Processor clock is pll / 27.5
N#define SYSCTL_SYSDIV_28_5      0xCE000000  // Processor clock is pll / 28.5
N#define SYSCTL_SYSDIV_29_5      0xCE800000  // Processor clock is pll / 29.5
N#define SYSCTL_SYSDIV_30_5      0xCF000000  // Processor clock is pll / 30.5
N#define SYSCTL_SYSDIV_31_5      0xCF800000  // Processor clock is pll / 31.5
N#define SYSCTL_SYSDIV_32_5      0xD0000000  // Processor clock is pll / 32.5
N#define SYSCTL_SYSDIV_33_5      0xD0800000  // Processor clock is pll / 33.5
N#define SYSCTL_SYSDIV_34_5      0xD1000000  // Processor clock is pll / 34.5
N#define SYSCTL_SYSDIV_35_5      0xD1800000  // Processor clock is pll / 35.5
N#define SYSCTL_SYSDIV_36_5      0xD2000000  // Processor clock is pll / 36.5
N#define SYSCTL_SYSDIV_37_5      0xD2800000  // Processor clock is pll / 37.5
N#define SYSCTL_SYSDIV_38_5      0xD3000000  // Processor clock is pll / 38.5
N#define SYSCTL_SYSDIV_39_5      0xD3800000  // Processor clock is pll / 39.5
N#define SYSCTL_SYSDIV_40_5      0xD4000000  // Processor clock is pll / 40.5
N#define SYSCTL_SYSDIV_41_5      0xD4800000  // Processor clock is pll / 41.5
N#define SYSCTL_SYSDIV_42_5      0xD5000000  // Processor clock is pll / 42.5
N#define SYSCTL_SYSDIV_43_5      0xD5800000  // Processor clock is pll / 43.5
N#define SYSCTL_SYSDIV_44_5      0xD6000000  // Processor clock is pll / 44.5
N#define SYSCTL_SYSDIV_45_5      0xD6800000  // Processor clock is pll / 45.5
N#define SYSCTL_SYSDIV_46_5      0xD7000000  // Processor clock is pll / 46.5
N#define SYSCTL_SYSDIV_47_5      0xD7800000  // Processor clock is pll / 47.5
N#define SYSCTL_SYSDIV_48_5      0xD8000000  // Processor clock is pll / 48.5
N#define SYSCTL_SYSDIV_49_5      0xD8800000  // Processor clock is pll / 49.5
N#define SYSCTL_SYSDIV_50_5      0xD9000000  // Processor clock is pll / 50.5
N#define SYSCTL_SYSDIV_51_5      0xD9800000  // Processor clock is pll / 51.5
N#define SYSCTL_SYSDIV_52_5      0xDA000000  // Processor clock is pll / 52.5
N#define SYSCTL_SYSDIV_53_5      0xDA800000  // Processor clock is pll / 53.5
N#define SYSCTL_SYSDIV_54_5      0xDB000000  // Processor clock is pll / 54.5
N#define SYSCTL_SYSDIV_55_5      0xDB800000  // Processor clock is pll / 55.5
N#define SYSCTL_SYSDIV_56_5      0xDC000000  // Processor clock is pll / 56.5
N#define SYSCTL_SYSDIV_57_5      0xDC800000  // Processor clock is pll / 57.5
N#define SYSCTL_SYSDIV_58_5      0xDD000000  // Processor clock is pll / 58.5
N#define SYSCTL_SYSDIV_59_5      0xDD800000  // Processor clock is pll / 59.5
N#define SYSCTL_SYSDIV_60_5      0xDE000000  // Processor clock is pll / 60.5
N#define SYSCTL_SYSDIV_61_5      0xDE800000  // Processor clock is pll / 61.5
N#define SYSCTL_SYSDIV_62_5      0xDF000000  // Processor clock is pll / 62.5
N#define SYSCTL_SYSDIV_63_5      0xDF800000  // Processor clock is pll / 63.5
N#define SYSCTL_CFG_VCO_480      0xF1000000  // VCO is 480 MHz
N#define SYSCTL_CFG_VCO_320      0xF0000000  // VCO is 320 MHz
N#define SYSCTL_USE_PLL          0x00000000  // System clock is the PLL clock
N#define SYSCTL_USE_OSC          0x00003800  // System clock is the osc clock
N#define SYSCTL_XTAL_1MHZ        0x00000000  // External crystal is 1MHz
N#define SYSCTL_XTAL_1_84MHZ     0x00000040  // External crystal is 1.8432MHz
N#define SYSCTL_XTAL_2MHZ        0x00000080  // External crystal is 2MHz
N#define SYSCTL_XTAL_2_45MHZ     0x000000C0  // External crystal is 2.4576MHz
N#define SYSCTL_XTAL_3_57MHZ     0x00000100  // External crystal is 3.579545MHz
N#define SYSCTL_XTAL_3_68MHZ     0x00000140  // External crystal is 3.6864MHz
N#define SYSCTL_XTAL_4MHZ        0x00000180  // External crystal is 4MHz
N#define SYSCTL_XTAL_4_09MHZ     0x000001C0  // External crystal is 4.096MHz
N#define SYSCTL_XTAL_4_91MHZ     0x00000200  // External crystal is 4.9152MHz
N#define SYSCTL_XTAL_5MHZ        0x00000240  // External crystal is 5MHz
N#define SYSCTL_XTAL_5_12MHZ     0x00000280  // External crystal is 5.12MHz
N#define SYSCTL_XTAL_6MHZ        0x000002C0  // External crystal is 6MHz
N#define SYSCTL_XTAL_6_14MHZ     0x00000300  // External crystal is 6.144MHz
N#define SYSCTL_XTAL_7_37MHZ     0x00000340  // External crystal is 7.3728MHz
N#define SYSCTL_XTAL_8MHZ        0x00000380  // External crystal is 8MHz
N#define SYSCTL_XTAL_8_19MHZ     0x000003C0  // External crystal is 8.192MHz
N#define SYSCTL_XTAL_10MHZ       0x00000400  // External crystal is 10 MHz
N#define SYSCTL_XTAL_12MHZ       0x00000440  // External crystal is 12 MHz
N#define SYSCTL_XTAL_12_2MHZ     0x00000480  // External crystal is 12.288 MHz
N#define SYSCTL_XTAL_13_5MHZ     0x000004C0  // External crystal is 13.56 MHz
N#define SYSCTL_XTAL_14_3MHZ     0x00000500  // External crystal is 14.31818 MHz
N#define SYSCTL_XTAL_16MHZ       0x00000540  // External crystal is 16 MHz
N#define SYSCTL_XTAL_16_3MHZ     0x00000580  // External crystal is 16.384 MHz
N#define SYSCTL_XTAL_18MHZ       0x000005C0  // External crystal is 18.0 MHz
N#define SYSCTL_XTAL_20MHZ       0x00000600  // External crystal is 20.0 MHz
N#define SYSCTL_XTAL_24MHZ       0x00000640  // External crystal is 24.0 MHz
N#define SYSCTL_XTAL_25MHZ       0x00000680  // External crystal is 25.0 MHz
N#define SYSCTL_OSC_MAIN         0x00000000  // Osc source is main osc
N#define SYSCTL_OSC_INT          0x00000010  // Osc source is int. osc
N#define SYSCTL_OSC_INT4         0x00000020  // Osc source is int. osc /4
N#define SYSCTL_OSC_INT30        0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_OSC_EXT32        0x80000038  // Osc source is ext. 32 KHz
N#define SYSCTL_INT_OSC_DIS      0x00000002  // Disable internal oscillator
N#define SYSCTL_MAIN_OSC_DIS     0x00000001  // Disable main oscillator
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlDeepSleepClockSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_DSLP_DIV_1       0x00000000  // Deep-sleep clock is osc /1
N#define SYSCTL_DSLP_DIV_2       0x00800000  // Deep-sleep clock is osc /2
N#define SYSCTL_DSLP_DIV_3       0x01000000  // Deep-sleep clock is osc /3
N#define SYSCTL_DSLP_DIV_4       0x01800000  // Deep-sleep clock is osc /4
N#define SYSCTL_DSLP_DIV_5       0x02000000  // Deep-sleep clock is osc /5
N#define SYSCTL_DSLP_DIV_6       0x02800000  // Deep-sleep clock is osc /6
N#define SYSCTL_DSLP_DIV_7       0x03000000  // Deep-sleep clock is osc /7
N#define SYSCTL_DSLP_DIV_8       0x03800000  // Deep-sleep clock is osc /8
N#define SYSCTL_DSLP_DIV_9       0x04000000  // Deep-sleep clock is osc /9
N#define SYSCTL_DSLP_DIV_10      0x04800000  // Deep-sleep clock is osc /10
N#define SYSCTL_DSLP_DIV_11      0x05000000  // Deep-sleep clock is osc /11
N#define SYSCTL_DSLP_DIV_12      0x05800000  // Deep-sleep clock is osc /12
N#define SYSCTL_DSLP_DIV_13      0x06000000  // Deep-sleep clock is osc /13
N#define SYSCTL_DSLP_DIV_14      0x06800000  // Deep-sleep clock is osc /14
N#define SYSCTL_DSLP_DIV_15      0x07000000  // Deep-sleep clock is osc /15
N#define SYSCTL_DSLP_DIV_16      0x07800000  // Deep-sleep clock is osc /16
N#define SYSCTL_DSLP_DIV_17      0x08000000  // Deep-sleep clock is osc /17
N#define SYSCTL_DSLP_DIV_18      0x08800000  // Deep-sleep clock is osc /18
N#define SYSCTL_DSLP_DIV_19      0x09000000  // Deep-sleep clock is osc /19
N#define SYSCTL_DSLP_DIV_20      0x09800000  // Deep-sleep clock is osc /20
N#define SYSCTL_DSLP_DIV_21      0x0A000000  // Deep-sleep clock is osc /21
N#define SYSCTL_DSLP_DIV_22      0x0A800000  // Deep-sleep clock is osc /22
N#define SYSCTL_DSLP_DIV_23      0x0B000000  // Deep-sleep clock is osc /23
N#define SYSCTL_DSLP_DIV_24      0x0B800000  // Deep-sleep clock is osc /24
N#define SYSCTL_DSLP_DIV_25      0x0C000000  // Deep-sleep clock is osc /25
N#define SYSCTL_DSLP_DIV_26      0x0C800000  // Deep-sleep clock is osc /26
N#define SYSCTL_DSLP_DIV_27      0x0D000000  // Deep-sleep clock is osc /27
N#define SYSCTL_DSLP_DIV_28      0x0D800000  // Deep-sleep clock is osc /28
N#define SYSCTL_DSLP_DIV_29      0x0E000000  // Deep-sleep clock is osc /29
N#define SYSCTL_DSLP_DIV_30      0x0E800000  // Deep-sleep clock is osc /30
N#define SYSCTL_DSLP_DIV_31      0x0F000000  // Deep-sleep clock is osc /31
N#define SYSCTL_DSLP_DIV_32      0x0F800000  // Deep-sleep clock is osc /32
N#define SYSCTL_DSLP_DIV_33      0x10000000  // Deep-sleep clock is osc /33
N#define SYSCTL_DSLP_DIV_34      0x10800000  // Deep-sleep clock is osc /34
N#define SYSCTL_DSLP_DIV_35      0x11000000  // Deep-sleep clock is osc /35
N#define SYSCTL_DSLP_DIV_36      0x11800000  // Deep-sleep clock is osc /36
N#define SYSCTL_DSLP_DIV_37      0x12000000  // Deep-sleep clock is osc /37
N#define SYSCTL_DSLP_DIV_38      0x12800000  // Deep-sleep clock is osc /38
N#define SYSCTL_DSLP_DIV_39      0x13000000  // Deep-sleep clock is osc /39
N#define SYSCTL_DSLP_DIV_40      0x13800000  // Deep-sleep clock is osc /40
N#define SYSCTL_DSLP_DIV_41      0x14000000  // Deep-sleep clock is osc /41
N#define SYSCTL_DSLP_DIV_42      0x14800000  // Deep-sleep clock is osc /42
N#define SYSCTL_DSLP_DIV_43      0x15000000  // Deep-sleep clock is osc /43
N#define SYSCTL_DSLP_DIV_44      0x15800000  // Deep-sleep clock is osc /44
N#define SYSCTL_DSLP_DIV_45      0x16000000  // Deep-sleep clock is osc /45
N#define SYSCTL_DSLP_DIV_46      0x16800000  // Deep-sleep clock is osc /46
N#define SYSCTL_DSLP_DIV_47      0x17000000  // Deep-sleep clock is osc /47
N#define SYSCTL_DSLP_DIV_48      0x17800000  // Deep-sleep clock is osc /48
N#define SYSCTL_DSLP_DIV_49      0x18000000  // Deep-sleep clock is osc /49
N#define SYSCTL_DSLP_DIV_50      0x18800000  // Deep-sleep clock is osc /50
N#define SYSCTL_DSLP_DIV_51      0x19000000  // Deep-sleep clock is osc /51
N#define SYSCTL_DSLP_DIV_52      0x19800000  // Deep-sleep clock is osc /52
N#define SYSCTL_DSLP_DIV_53      0x1A000000  // Deep-sleep clock is osc /53
N#define SYSCTL_DSLP_DIV_54      0x1A800000  // Deep-sleep clock is osc /54
N#define SYSCTL_DSLP_DIV_55      0x1B000000  // Deep-sleep clock is osc /55
N#define SYSCTL_DSLP_DIV_56      0x1B800000  // Deep-sleep clock is osc /56
N#define SYSCTL_DSLP_DIV_57      0x1C000000  // Deep-sleep clock is osc /57
N#define SYSCTL_DSLP_DIV_58      0x1C800000  // Deep-sleep clock is osc /58
N#define SYSCTL_DSLP_DIV_59      0x1D000000  // Deep-sleep clock is osc /59
N#define SYSCTL_DSLP_DIV_60      0x1D800000  // Deep-sleep clock is osc /60
N#define SYSCTL_DSLP_DIV_61      0x1E000000  // Deep-sleep clock is osc /61
N#define SYSCTL_DSLP_DIV_62      0x1E800000  // Deep-sleep clock is osc /62
N#define SYSCTL_DSLP_DIV_63      0x1F000000  // Deep-sleep clock is osc /63
N#define SYSCTL_DSLP_DIV_64      0x1F800000  // Deep-sleep clock is osc /64
N#define SYSCTL_DSLP_OSC_MAIN    0x00000000  // Osc source is main osc
N#define SYSCTL_DSLP_OSC_INT     0x00000010  // Osc source is int. osc
N#define SYSCTL_DSLP_OSC_INT30   0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_DSLP_OSC_EXT32   0x00000070  // Osc source is ext. 32 KHz
N#define SYSCTL_DSLP_PIOSC_PD    0x00000002  // Power down PIOSC in deep-sleep
N#define SYSCTL_DSLP_MOSC_PD     0x40000000  // Power down MOSC in deep-sleep
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPIOSCCalibrate()
N// API as the ui32Type parameter.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSC_CAL_AUTO   0x00000200  // Automatic calibration
N#define SYSCTL_PIOSC_CAL_FACT   0x00000100  // Factory calibration
N#define SYSCTL_PIOSC_CAL_USER   0x80000100  // User-supplied calibration
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlMOSCConfigSet() API
N// as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_MOSC_VALIDATE    0x00000001  // Enable MOSC validation
N#define SYSCTL_MOSC_INTERRUPT   0x00000002  // Generate interrupt on MOSC fail
N#define SYSCTL_MOSC_NO_XTAL     0x00000004  // No crystal is attached to MOSC
N#define SYSCTL_MOSC_PWR_DIS     0x00000008  // Power down the MOSC.
N#define SYSCTL_MOSC_LOWFREQ     0x00000000  // MOSC is less than 10MHz
N#define SYSCTL_MOSC_HIGHFREQ    0x00000010  // MOSC is greater than 10MHz
N#define SYSCTL_MOSC_SESRC       0x00000020  // Singled ended oscillator source.
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlSleepPowerSet() and
N// SysCtlDeepSleepPowerSet() APIs as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_SLEEP        0x00000200  // LDO in sleep mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_TEMP_LOW_POWER   0x00000100  // Temp sensor in low power mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_FLASH_NORMAL     0x00000000  // Flash in normal mode
N#define SYSCTL_FLASH_LOW_POWER  0x00000020  // Flash in low power mode
N#define SYSCTL_SRAM_NORMAL      0x00000000  // SRAM in normal mode
N#define SYSCTL_SRAM_STANDBY     0x00000001  // SRAM in standby mode
N#define SYSCTL_SRAM_LOW_POWER   0x00000003  // SRAM in low power mode
N
N//*****************************************************************************
N//
N// Defines for the SysCtlResetBehaviorSet() and SysCtlResetBehaviorGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_ONRST_WDOG0_POR  0x00000030
N#define SYSCTL_ONRST_WDOG0_SYS  0x00000020
N#define SYSCTL_ONRST_WDOG1_POR  0x000000C0
N#define SYSCTL_ONRST_WDOG1_SYS  0x00000080
N#define SYSCTL_ONRST_BOR_POR    0x0000000C
N#define SYSCTL_ONRST_BOR_SYS    0x00000008
N#define SYSCTL_ONRST_EXT_POR    0x00000003
N#define SYSCTL_ONRST_EXT_SYS    0x00000002
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_VEVENT_VDDABO_NONE                                             \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDABO_NONE                                                                             0x00000000
N#define SYSCTL_VEVENT_VDDABO_INT                                              \
N                                0x00000100
X#define SYSCTL_VEVENT_VDDABO_INT                                                                              0x00000100
N#define SYSCTL_VEVENT_VDDABO_NMI                                              \
N                                0x00000200
X#define SYSCTL_VEVENT_VDDABO_NMI                                                                              0x00000200
N#define SYSCTL_VEVENT_VDDABO_RST                                              \
N                                0x00000300
X#define SYSCTL_VEVENT_VDDABO_RST                                                                              0x00000300
N#define SYSCTL_VEVENT_VDDBO_NONE                                              \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDBO_NONE                                                                              0x00000000
N#define SYSCTL_VEVENT_VDDBO_INT 0x00000001
N#define SYSCTL_VEVENT_VDDBO_NMI 0x00000002
N#define SYSCTL_VEVENT_VDDBO_RST 0x00000003
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventStatus() and
N// SysCtlVoltageEventClear() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_VESTAT_VDDBOR    0x00000040
N#define SYSCTL_VESTAT_VDDABOR   0x00000010
N
N//*****************************************************************************
N//
N// Values used with the SysCtlNMIStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_NMI_MOSCFAIL     0x00010000
N#define SYSCTL_NMI_TAMPER       0x00000200
N#define SYSCTL_NMI_WDT1         0x00000020
N#define SYSCTL_NMI_WDT0         0x00000008
N#define SYSCTL_NMI_POWER        0x00000004
N#define SYSCTL_NMI_EXTERNAL     0x00000001
N
N//*****************************************************************************
N//
N// The defines for the SysCtlClockOutConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_CLKOUT_EN        0x80000000
N#define SYSCTL_CLKOUT_DIS       0x00000000
N#define SYSCTL_CLKOUT_SYSCLK    0x00000000
N#define SYSCTL_CLKOUT_PIOSC     0x00010000
N#define SYSCTL_CLKOUT_MOSC      0x00020000
N
N//*****************************************************************************
N//
N// The following defines are used with the SysCtlAltClkConfig() function.
N//
N//*****************************************************************************
N#define SYSCTL_ALTCLK_PIOSC     0x00000000
N#define SYSCTL_ALTCLK_RTCOSC    0x00000003
N#define SYSCTL_ALTCLK_LFIOSC    0x00000004
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t SysCtlSRAMSizeGet(void);
Nextern uint32_t SysCtlFlashSizeGet(void);
Nextern uint32_t SysCtlFlashSectorSizeGet(void);
Nextern bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Nextern bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOn(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOff(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralReset(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralClockGating(bool bEnable);
Xextern void SysCtlPeripheralClockGating(_Bool bEnable);
Nextern void SysCtlIntRegister(void (*pfnHandler)(void));
Nextern void SysCtlIntUnregister(void);
Nextern void SysCtlIntEnable(uint32_t ui32Ints);
Nextern void SysCtlIntDisable(uint32_t ui32Ints);
Nextern void SysCtlIntClear(uint32_t ui32Ints);
Nextern uint32_t SysCtlIntStatus(bool bMasked);
Xextern uint32_t SysCtlIntStatus(_Bool bMasked);
Nextern void SysCtlLDOSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDOSleepGet(void);
Nextern void SysCtlLDODeepSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDODeepSleepGet(void);
Nextern void SysCtlSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlReset(void);
Nextern void SysCtlSleep(void);
Nextern void SysCtlDeepSleep(void);
Nextern uint32_t SysCtlResetCauseGet(void);
Nextern void SysCtlResetCauseClear(uint32_t ui32Causes);
Nextern void SysCtlBrownOutConfigSet(uint32_t ui32Config,
N                                    uint32_t ui32Delay);
Nextern void SysCtlDelay(uint32_t ui32Count);
Nextern void SysCtlMOSCConfigSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPIOSCCalibrate(uint32_t ui32Type);
Nextern void SysCtlClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlClockGet(void);
Nextern void SysCtlDeepSleepClockSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepClockConfigSet(uint32_t ui32Div,
N                                          uint32_t ui32Config);
Nextern void SysCtlPWMClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPWMClockGet(void);
Nextern void SysCtlIOSCVerificationSet(bool bEnable);
Xextern void SysCtlIOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlMOSCVerificationSet(bool bEnable);
Xextern void SysCtlMOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlPLLVerificationSet(bool bEnable);
Xextern void SysCtlPLLVerificationSet(_Bool bEnable);
Nextern void SysCtlClkVerificationClear(void);
Nextern void SysCtlGPIOAHBEnable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlGPIOAHBDisable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlUSBPLLEnable(void);
Nextern void SysCtlUSBPLLDisable(void);
Nextern uint32_t SysCtlClockFreqSet(uint32_t ui32Config,
N                                   uint32_t ui32SysClock);
Nextern void SysCtlResetBehaviorSet(uint32_t ui32Behavior);
Nextern uint32_t SysCtlResetBehaviorGet(void);
Nextern void SysCtlClockOutConfig(uint32_t ui32Config, uint32_t ui32Div);
Nextern void SysCtlAltClkConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlNMIStatus(void);
Nextern void SysCtlNMIClear(uint32_t ui32Status);
Nextern void SysCtlVoltageEventConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlVoltageEventStatus(void);
Nextern void SysCtlVoltageEventClear(uint32_t ui32Status);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSCTL_H__
L 35 "Source\TestHarnessService0.c" 2
N#include "driverlib/pin_map.h"	// Define PART_TM4C123GH6PM in project
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\driverlib/pin_map.h" 1
N//*****************************************************************************
N//
N// pin_map.h - Mapping of peripherals to pins for all parts.
N//
N// Copyright (c) 2007-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_PIN_MAP_H__
N#define __DRIVERLIB_PIN_MAP_H__
N
N//*****************************************************************************
N//
N// TM4C1230C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230C3PM
N
N//*****************************************************************************
N//
N// TM4C1230D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230D5PM
N
N//*****************************************************************************
N//
N// TM4C1230E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230E6PM
N
N//*****************************************************************************
N//
N// TM4C1230H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230H6PM
N
N//*****************************************************************************
N//
N// TM4C1231C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231C3PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231D5PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231D5PZ
N
N//*****************************************************************************
N//
N// TM4C1231E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231E6PM
N
N//*****************************************************************************
N//
N// TM4C1231E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231E6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231H6PM
N
N//*****************************************************************************
N//
N// TM4C1231H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231H6PZ
N
N//*****************************************************************************
N//
N// TM4C1232C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232C3PM
N
N//*****************************************************************************
N//
N// TM4C1232D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232D5PM
N
N//*****************************************************************************
N//
N// TM4C1232E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232E6PM
N
N//*****************************************************************************
N//
N// TM4C1232H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232H6PM
N
N//*****************************************************************************
N//
N// TM4C1233C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233C3PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233D5PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233D5PZ
N
N//*****************************************************************************
N//
N// TM4C1233E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233E6PM
N
N//*****************************************************************************
N//
N// TM4C1233E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233E6PZ
N
N//*****************************************************************************
N//
N// TM4C1233H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233H6PM
N
N//*****************************************************************************
N//
N// TM4C1233H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233H6PZ
N
N//*****************************************************************************
N//
N// TM4C1236D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236D5PM
N
N//*****************************************************************************
N//
N// TM4C1236E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236E6PM
N
N//*****************************************************************************
N//
N// TM4C1236H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236H6PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237D5PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237D5PZ
N
N//*****************************************************************************
N//
N// TM4C1237E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237E6PM
N
N//*****************************************************************************
N//
N// TM4C1237E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237E6PZ
N
N//*****************************************************************************
N//
N// TM4C1237H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237H6PM
N
N//*****************************************************************************
N//
N// TM4C1237H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237H6PZ
N
N//*****************************************************************************
N//
N// TM4C123AE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AE6PM
N
N//*****************************************************************************
N//
N// TM4C123AH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AH6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BE6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BE6PZ
N
N//*****************************************************************************
N//
N// TM4C123BH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BH6PM
N
N//*****************************************************************************
N//
N// TM4C123BH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BH6PZ
N
N//*****************************************************************************
N//
N// TM4C123FE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FE6PM
N
N//*****************************************************************************
N//
N// TM4C123FH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FH6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C123GE6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GE6PZ
N
N//*****************************************************************************
N//
N// TM4C123GH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PM
N
N#define GPIO_PA0_U0RX           0x00000001
N#define GPIO_PA0_CAN1RX         0x00000008
N
N#define GPIO_PA1_U0TX           0x00000401
N#define GPIO_PA1_CAN1TX         0x00000408
N
N#define GPIO_PA2_SSI0CLK        0x00000802
N
N#define GPIO_PA3_SSI0FSS        0x00000C02
N
N#define GPIO_PA4_SSI0RX         0x00001002
N
N#define GPIO_PA5_SSI0TX         0x00001402
N
N#define GPIO_PA6_I2C1SCL        0x00001803
N#define GPIO_PA6_M1PWM2         0x00001805
N
N#define GPIO_PA7_I2C1SDA        0x00001C03
N#define GPIO_PA7_M1PWM3         0x00001C05
N
N#define GPIO_PB0_U1RX           0x00010001
N#define GPIO_PB0_T2CCP0         0x00010007
N
N#define GPIO_PB1_U1TX           0x00010401
N#define GPIO_PB1_T2CCP1         0x00010407
N
N#define GPIO_PB2_I2C0SCL        0x00010803
N#define GPIO_PB2_T3CCP0         0x00010807
N
N#define GPIO_PB3_I2C0SDA        0x00010C03
N#define GPIO_PB3_T3CCP1         0x00010C07
N
N#define GPIO_PB4_SSI2CLK        0x00011002
N#define GPIO_PB4_M0PWM2         0x00011004
N#define GPIO_PB4_T1CCP0         0x00011007
N#define GPIO_PB4_CAN0RX         0x00011008
N
N#define GPIO_PB5_SSI2FSS        0x00011402
N#define GPIO_PB5_M0PWM3         0x00011404
N#define GPIO_PB5_T1CCP1         0x00011407
N#define GPIO_PB5_CAN0TX         0x00011408
N
N#define GPIO_PB6_SSI2RX         0x00011802
N#define GPIO_PB6_M0PWM0         0x00011804
N#define GPIO_PB6_T0CCP0         0x00011807
N
N#define GPIO_PB7_SSI2TX         0x00011C02
N#define GPIO_PB7_M0PWM1         0x00011C04
N#define GPIO_PB7_T0CCP1         0x00011C07
N
N#define GPIO_PC0_TCK            0x00020001
N#define GPIO_PC0_SWCLK          0x00020001
N#define GPIO_PC0_T4CCP0         0x00020007
N
N#define GPIO_PC1_TMS            0x00020401
N#define GPIO_PC1_SWDIO          0x00020401
N#define GPIO_PC1_T4CCP1         0x00020407
N
N#define GPIO_PC2_TDI            0x00020801
N#define GPIO_PC2_T5CCP0         0x00020807
N
N#define GPIO_PC3_SWO            0x00020C01
N#define GPIO_PC3_TDO            0x00020C01
N#define GPIO_PC3_T5CCP1         0x00020C07
N
N#define GPIO_PC4_U4RX           0x00021001
N#define GPIO_PC4_U1RX           0x00021002
N#define GPIO_PC4_M0PWM6         0x00021004
N#define GPIO_PC4_IDX1           0x00021006
N#define GPIO_PC4_WT0CCP0        0x00021007
N#define GPIO_PC4_U1RTS          0x00021008
N
N#define GPIO_PC5_U4TX           0x00021401
N#define GPIO_PC5_U1TX           0x00021402
N#define GPIO_PC5_M0PWM7         0x00021404
N#define GPIO_PC5_PHA1           0x00021406
N#define GPIO_PC5_WT0CCP1        0x00021407
N#define GPIO_PC5_U1CTS          0x00021408
N
N#define GPIO_PC6_U3RX           0x00021801
N#define GPIO_PC6_PHB1           0x00021806
N#define GPIO_PC6_WT1CCP0        0x00021807
N#define GPIO_PC6_USB0EPEN       0x00021808
N
N#define GPIO_PC7_U3TX           0x00021C01
N#define GPIO_PC7_WT1CCP1        0x00021C07
N#define GPIO_PC7_USB0PFLT       0x00021C08
N
N#define GPIO_PD0_SSI3CLK        0x00030001
N#define GPIO_PD0_SSI1CLK        0x00030002
N#define GPIO_PD0_I2C3SCL        0x00030003
N#define GPIO_PD0_M0PWM6         0x00030004
N#define GPIO_PD0_M1PWM0         0x00030005
N#define GPIO_PD0_WT2CCP0        0x00030007
N
N#define GPIO_PD1_SSI3FSS        0x00030401
N#define GPIO_PD1_SSI1FSS        0x00030402
N#define GPIO_PD1_I2C3SDA        0x00030403
N#define GPIO_PD1_M0PWM7         0x00030404
N#define GPIO_PD1_M1PWM1         0x00030405
N#define GPIO_PD1_WT2CCP1        0x00030407
N
N#define GPIO_PD2_SSI3RX         0x00030801
N#define GPIO_PD2_SSI1RX         0x00030802
N#define GPIO_PD2_M0FAULT0       0x00030804
N#define GPIO_PD2_WT3CCP0        0x00030807
N#define GPIO_PD2_USB0EPEN       0x00030808
N
N#define GPIO_PD3_SSI3TX         0x00030C01
N#define GPIO_PD3_SSI1TX         0x00030C02
N#define GPIO_PD3_IDX0           0x00030C06
N#define GPIO_PD3_WT3CCP1        0x00030C07
N#define GPIO_PD3_USB0PFLT       0x00030C08
N
N#define GPIO_PD4_U6RX           0x00031001
N#define GPIO_PD4_WT4CCP0        0x00031007
N
N#define GPIO_PD5_U6TX           0x00031401
N#define GPIO_PD5_WT4CCP1        0x00031407
N
N#define GPIO_PD6_U2RX           0x00031801
N#define GPIO_PD6_M0FAULT0       0x00031804
N#define GPIO_PD6_PHA0           0x00031806
N#define GPIO_PD6_WT5CCP0        0x00031807
N
N#define GPIO_PD7_U2TX           0x00031C01
N#define GPIO_PD7_PHB0           0x00031C06
N#define GPIO_PD7_WT5CCP1        0x00031C07
N#define GPIO_PD7_NMI            0x00031C08
N
N#define GPIO_PE0_U7RX           0x00040001
N
N#define GPIO_PE1_U7TX           0x00040401
N
N#define GPIO_PE4_U5RX           0x00041001
N#define GPIO_PE4_I2C2SCL        0x00041003
N#define GPIO_PE4_M0PWM4         0x00041004
N#define GPIO_PE4_M1PWM2         0x00041005
N#define GPIO_PE4_CAN0RX         0x00041008
N
N#define GPIO_PE5_U5TX           0x00041401
N#define GPIO_PE5_I2C2SDA        0x00041403
N#define GPIO_PE5_M0PWM5         0x00041404
N#define GPIO_PE5_M1PWM3         0x00041405
N#define GPIO_PE5_CAN0TX         0x00041408
N
N#define GPIO_PF0_U1RTS          0x00050001
N#define GPIO_PF0_SSI1RX         0x00050002
N#define GPIO_PF0_CAN0RX         0x00050003
N#define GPIO_PF0_M1PWM4         0x00050005
N#define GPIO_PF0_PHA0           0x00050006
N#define GPIO_PF0_T0CCP0         0x00050007
N#define GPIO_PF0_NMI            0x00050008
N#define GPIO_PF0_C0O            0x00050009
N
N#define GPIO_PF1_U1CTS          0x00050401
N#define GPIO_PF1_SSI1TX         0x00050402
N#define GPIO_PF1_M1PWM5         0x00050405
N#define GPIO_PF1_PHB0           0x00050406
N#define GPIO_PF1_T0CCP1         0x00050407
N#define GPIO_PF1_C1O            0x00050409
N#define GPIO_PF1_TRD1           0x0005040E
N
N#define GPIO_PF2_SSI1CLK        0x00050802
N#define GPIO_PF2_M0FAULT0       0x00050804
N#define GPIO_PF2_M1PWM6         0x00050805
N#define GPIO_PF2_T1CCP0         0x00050807
N#define GPIO_PF2_TRD0           0x0005080E
N
N#define GPIO_PF3_SSI1FSS        0x00050C02
N#define GPIO_PF3_CAN0TX         0x00050C03
N#define GPIO_PF3_M1PWM7         0x00050C05
N#define GPIO_PF3_T1CCP1         0x00050C07
N#define GPIO_PF3_TRCLK          0x00050C0E
N
N#define GPIO_PF4_M1FAULT0       0x00051005
N#define GPIO_PF4_IDX0           0x00051006
N#define GPIO_PF4_T2CCP0         0x00051007
N#define GPIO_PF4_USB0EPEN       0x00051008
N
N#endif // PART_TM4C123GH6PM
N
N//*****************************************************************************
N//
N// TM4C123GH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GH6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1231H6PGE
N
N//*****************************************************************************
N//
N// TM4C1233H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1233H6PGE
N
N//*****************************************************************************
N//
N// TM4C1237H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1237H6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123BH6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123BH6ZRB
N
N//*****************************************************************************
N//
N// TM4C123GH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123GH6PGE
N
N//*****************************************************************************
N//
N// TM4C123GH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123GH6ZRB
N
N//*****************************************************************************
N//
N// TM4C1290NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C1290NCPDT
N
N//*****************************************************************************
N//
N// TM4C1290NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1290NCZAD
N
N//*****************************************************************************
N//
N// TM4C1292NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C1292NCPDT
N
N//*****************************************************************************
N//
N// TM4C1292NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1292NCZAD
N
N//*****************************************************************************
N//
N// TM4C1294KCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294KCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294KCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294NCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1294NCZAD
N
N//*****************************************************************************
N//
N// TM4C1297NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1297NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1297NCZAD
N
N//*****************************************************************************
N//
N// TM4C1299KCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299KCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299KCZAD
N
N//*****************************************************************************
N//
N// TM4C1299NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299NCZAD
N
N//*****************************************************************************
N//
N// TM4C129CNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C129CNCPDT
N
N//*****************************************************************************
N//
N// TM4C129CNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129CNCZAD
N
N//*****************************************************************************
N//
N// TM4C129DNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C129DNCPDT
N
N//*****************************************************************************
N//
N// TM4C129DNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129DNCZAD
N
N//*****************************************************************************
N//
N// TM4C129EKCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129EKCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129EKCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129ENCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129ENCZAD
N
N//*****************************************************************************
N//
N// TM4C129LNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129LNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129LNCZAD
N
N//*****************************************************************************
N//
N// TM4C129XKCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XKCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XKCZAD
N
N//*****************************************************************************
N//
N// TM4C129XNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XNCZAD
N
N#endif // __DRIVERLIB_PIN_MAP_H__
L 36 "Source\TestHarnessService0.c" 2
N#include "driverlib/gpio.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\driverlib/gpio.h" 1
N//*****************************************************************************
N//
N// gpio.h - Defines and Macros for GPIO API.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_GPIO_H__
N#define __DRIVERLIB_GPIO_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following values define the bit field for the ui8Pins argument to
N// several of the APIs.
N//
N//*****************************************************************************
N#define GPIO_PIN_0              0x00000001  // GPIO pin 0
N#define GPIO_PIN_1              0x00000002  // GPIO pin 1
N#define GPIO_PIN_2              0x00000004  // GPIO pin 2
N#define GPIO_PIN_3              0x00000008  // GPIO pin 3
N#define GPIO_PIN_4              0x00000010  // GPIO pin 4
N#define GPIO_PIN_5              0x00000020  // GPIO pin 5
N#define GPIO_PIN_6              0x00000040  // GPIO pin 6
N#define GPIO_PIN_7              0x00000080  // GPIO pin 7
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIODirModeSet as the ui32PinIO parameter, and
N// returned from GPIODirModeGet.
N//
N//*****************************************************************************
N#define GPIO_DIR_MODE_IN        0x00000000  // Pin is a GPIO input
N#define GPIO_DIR_MODE_OUT       0x00000001  // Pin is a GPIO output
N#define GPIO_DIR_MODE_HW        0x00000002  // Pin is a peripheral function
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntTypeSet as the ui32IntType parameter,
N// and returned from GPIOIntTypeGet.
N//
N//*****************************************************************************
N#define GPIO_FALLING_EDGE       0x00000000  // Interrupt on falling edge
N#define GPIO_RISING_EDGE        0x00000004  // Interrupt on rising edge
N#define GPIO_BOTH_EDGES         0x00000001  // Interrupt on both edges
N#define GPIO_LOW_LEVEL          0x00000002  // Interrupt on low level
N#define GPIO_HIGH_LEVEL         0x00000006  // Interrupt on high level
N#define GPIO_DISCRETE_INT       0x00010000  // Interrupt for individual pins
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32Strength parameter,
N// and returned by GPIOPadConfigGet in the *pui32Strength parameter.
N//
N//*****************************************************************************
N#define GPIO_STRENGTH_2MA       0x00000001  // 2mA drive strength
N#define GPIO_STRENGTH_4MA       0x00000002  // 4mA drive strength
N#define GPIO_STRENGTH_6MA       0x00000065  // 6mA drive strength
N#define GPIO_STRENGTH_8MA       0x00000066  // 8mA drive strength
N#define GPIO_STRENGTH_8MA_SC    0x0000006E  // 8mA drive with slew rate control
N#define GPIO_STRENGTH_10MA      0x00000075  // 10mA drive strength
N#define GPIO_STRENGTH_12MA      0x00000077  // 12mA drive strength
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32PadType parameter,
N// and returned by GPIOPadConfigGet in the *pui32PadType parameter.
N//
N//*****************************************************************************
N#define GPIO_PIN_TYPE_STD       0x00000008  // Push-pull
N#define GPIO_PIN_TYPE_STD_WPU   0x0000000A  // Push-pull with weak pull-up
N#define GPIO_PIN_TYPE_STD_WPD   0x0000000C  // Push-pull with weak pull-down
N#define GPIO_PIN_TYPE_OD        0x00000009  // Open-drain
N#define GPIO_PIN_TYPE_ANALOG    0x00000000  // Analog comparator
N#define GPIO_PIN_TYPE_WAKE_HIGH 0x00000208  // Hibernate wake, high
N#define GPIO_PIN_TYPE_WAKE_LOW  0x00000108  // Hibernate wake, low
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntEnable() and GPIOIntDisable() functions
N// in the ui32IntFlags parameter.
N//
N//*****************************************************************************
N#define GPIO_INT_PIN_0          0x00000001
N#define GPIO_INT_PIN_1          0x00000002
N#define GPIO_INT_PIN_2          0x00000004
N#define GPIO_INT_PIN_3          0x00000008
N#define GPIO_INT_PIN_4          0x00000010
N#define GPIO_INT_PIN_5          0x00000020
N#define GPIO_INT_PIN_6          0x00000040
N#define GPIO_INT_PIN_7          0x00000080
N#define GPIO_INT_DMA            0x00000100
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void GPIODirModeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32PinIO);
Nextern uint32_t GPIODirModeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOIntTypeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32IntType);
Nextern uint32_t GPIOIntTypeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOPadConfigSet(uint32_t ui32Port, uint8_t ui8Pins,
N                             uint32_t ui32Strength, uint32_t ui32PadType);
Nextern void GPIOPadConfigGet(uint32_t ui32Port, uint8_t ui8Pin,
N                             uint32_t *pui32Strength, uint32_t *pui32PadType);
Nextern void GPIOIntEnable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntDisable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern uint32_t GPIOIntStatus(uint32_t ui32Port, bool bMasked);
Xextern uint32_t GPIOIntStatus(uint32_t ui32Port, _Bool bMasked);
Nextern void GPIOIntClear(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntRegister(uint32_t ui32Port, void (*pfnIntHandler)(void));
Nextern void GPIOIntUnregister(uint32_t ui32Port);
Nextern int32_t GPIOPinRead(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinWrite(uint32_t ui32Port, uint8_t ui8Pins, uint8_t ui8Val);
Nextern void GPIOPinConfigure(uint32_t ui32PinConfig);
Nextern void GPIOPinTypeADC(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeCAN(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeComparator(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEPI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetLED(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetMII(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOInput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutputOD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2C(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2CSCL(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeLCD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypePWM(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeQEI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeSSI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeTimer(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUART(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBAnalog(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBDigital(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeHigh(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeLow(uint32_t ui32Port, uint8_t ui8Pins);
Nextern uint32_t GPIOPinWakeStatus(uint32_t ui32Port);
Nextern void GPIODMATriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIODMATriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_GPIO_H__
L 37 "Source\TestHarnessService0.c" 2
N
N/*----------------------------- Module Defines ----------------------------*/
N// these times assume a 1.000mS/tick timing
N#define ONE_SEC 1000
N#define HALF_SEC (ONE_SEC/2)
N#define TWO_SEC (ONE_SEC*2)
N#define FIVE_SEC (ONE_SEC*5)
N
N/*---------------------------- Module Functions ---------------------------*/
N/* prototypes for private functions for this service.They should be functions
N   relevant to the behavior of this service
N*/
N
Nstatic void InitLED(void);
Nstatic void BlinkLED(void);
N
N/*---------------------------- Module Variables ---------------------------*/
N// with the introduction of Gen2, we need a module level Priority variable
Nstatic uint8_t MyPriority;
N// add a deferral queue for up to 3 pending deferrals +1 to allow for ovehead
Nstatic ES_Event DeferralQueue[3+1];
N
N/*------------------------------ Module Code ------------------------------*/
N/****************************************************************************
N Function
N     InitTestHarnessService0
N
N Parameters
N     uint8_t : the priorty of this service
N
N Returns
N     bool, false if error in initialization, true otherwise
N
N Description
N     Saves away the priority, and does any 
N     other required initialization for this service
N Notes
N
N Author
N     J. Edward Carryer, 01/16/12, 10:00
N****************************************************************************/
Nbool InitTestHarnessService0 ( uint8_t Priority )
X_Bool InitTestHarnessService0 ( uint8_t Priority )
N{
N  ES_Event ThisEvent;
N  uint16_t StopTime;
N  
N  MyPriority = Priority;
N  /********************************************
N   in here you write your initialization code
N   *******************************************/
N	// initialize deferral queue for testing Deferal function
N  ES_InitDeferralQueueWith( DeferralQueue, ARRAY_SIZE(DeferralQueue) );
X  ES_InitQueue( DeferralQueue, (sizeof(DeferralQueue)/sizeof(DeferralQueue[0])) );
N	// initialize LED drive for testing/debug output
N	InitLED();
N
N  // block a little bit to test if ES_GetTime() is ticking here
N  StopTime = ES_Timer_GetTime() + 3;
N  while( ES_Timer_GetTime() != StopTime )
N    putchar('.');
X    putc('.', (& __stdout));
N  // post the initial transition event
N  ThisEvent.EventType = ES_INIT;
N  if (ES_PostToService( MyPriority, ThisEvent) == true)
X  if (ES_PostToService( MyPriority, ThisEvent) == 1)
N  {
N      return true;
X      return 1;
N  }else
N  {
N      return false;
X      return 0;
N  }
N}
N
N/****************************************************************************
N Function
N     PostTestHarnessService0
N
N Parameters
N     EF_Event ThisEvent ,the event to post to the queue
N
N Returns
N     bool false if the Enqueue operation failed, true otherwise
N
N Description
N     Posts an event to this state machine's queue
N Notes
N
N Author
N     J. Edward Carryer, 10/23/11, 19:25
N****************************************************************************/
Nbool PostTestHarnessService0( ES_Event ThisEvent )
X_Bool PostTestHarnessService0( ES_Event ThisEvent )
N{
N  return ES_PostToService( MyPriority, ThisEvent);
N}
N
N/****************************************************************************
N Function
N    RunTestHarnessService0
N
N Parameters
N   ES_Event : the event to process
N
N Returns
N   ES_Event, ES_NO_EVENT if no error ES_ERROR otherwise
N
N Description
N   add your description here
N Notes
N   
N Author
N   J. Edward Carryer, 01/15/12, 15:23
N****************************************************************************/
NES_Event RunTestHarnessService0( ES_Event ThisEvent )
N{
N  ES_Event ReturnEvent;
N  ReturnEvent.EventType = ES_NO_EVENT; // assume no errors
N	static char DeferredChar = '1';
N  
N  switch (ThisEvent.EventType){
N    case ES_INIT :
N      ES_Timer_InitTimer(SERVICE0_TIMER, HALF_SEC);
X      ES_Timer_InitTimer(15, (1000/2));
N      InitPWMDemo();
N      puts("Service 00:");
N      printf("\rES_INIT received in Service %d\r\n", MyPriority);
N    
N      break;
N    case ES_TIMEOUT :  // re-start timer & announce
N      ES_Timer_InitTimer(SERVICE0_TIMER, FIVE_SEC);
X      ES_Timer_InitTimer(15, (1000*5));
N      printf("ES_TIMEOUT received from Timer %d in Service %d\r\n", 
N              ThisEvent.EventParam, MyPriority);
N      BlinkLED();
N      break;
N    case ES_NEW_KEY :  // announce
N      printf("ES_NEW_KEY received with -> %c <- in Service 0\r\n", 
N              (char)ThisEvent.EventParam);
N      if( 'd' == ThisEvent.EventParam ){
N          ThisEvent.EventParam = DeferredChar++; //
N          if (ES_DeferEvent( DeferralQueue, ThisEvent )){
X          if (ES_EnQueueLIFO( DeferralQueue, ThisEvent )){
N            puts("ES_NEW_KEY deferred in Service 0\r");
N          }
N      }
N      if( 'r' == ThisEvent.EventParam ){
N          ThisEvent.EventParam = 'Q'; // This one gets posted normally
N          ES_PostToService( MyPriority, ThisEvent);
N          // but we slide the deferred events under it so it(they) should come out first
N          if ( true == ES_RecallEvents( MyPriority, DeferralQueue )){
X          if ( 1 == ES_RecallEvents( MyPriority, DeferralQueue )){
N            puts("ES_NEW_KEY(s) recalled in Service 0\r");
N					DeferredChar = '1';
N          }
N      }
N      if( '1' == ThisEvent.EventParam ){
N          Set100_0DC();
N          puts("Set Duty Cycles to 0 & 100%\r\n");
N      }
N      break;
N    default :
N      break;
N  }
N  return ReturnEvent;
N}
N
N/***************************************************************************
N private functions
N ***************************************************************************/
N
Nstatic void InitLED(void)
N{
N	volatile uint32_t Dummy;
N	// enable the clock to Port F
N	HWREG(SYSCTL_RCGCGPIO) |= SYSCTL_RCGCGPIO_R5;
X	(*((volatile uint32_t *)(0x400FE608))) |= 0x00000020;
N	// kill a few cycles to let the peripheral clock get going
N	Dummy = HWREG(SYSCTL_RCGCGPIO);
X	Dummy = (*((volatile uint32_t *)(0x400FE608)));
N	//SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF);
N	
N	// Enable pins for digital I/O
N	HWREG(GPIO_PORTF_BASE+GPIO_O_DEN) |= (GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3);
X	(*((volatile uint32_t *)(0x40025000+0x0000051C))) |= (0x00000002 | 0x00000004 | 0x00000008);
N	
N	// make pins 1,2 & 3 on Port F into outputs
N	HWREG(GPIO_PORTF_BASE+GPIO_O_DIR) |= (GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3);
X	(*((volatile uint32_t *)(0x40025000+0x00000400))) |= (0x00000002 | 0x00000004 | 0x00000008);
N	//GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
N}
N
N
Nstatic void BlinkLED(void)
N{
N	static uint8_t LEDvalue = 2;
N	
N	// Turn off all of the LEDs
N	HWREG(GPIO_PORTF_BASE+(GPIO_O_DATA + (0xff<<2))) &= ~(GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3);
X	(*((volatile uint32_t *)(0x40025000+(0x00000000 + (0xff<<2))))) &= ~(0x00000002 | 0x00000004 | 0x00000008);
N	// Turn on the new LEDs
N	HWREG(GPIO_PORTF_BASE+(GPIO_O_DATA + (0xff<<2))) |= LEDvalue;
X	(*((volatile uint32_t *)(0x40025000+(0x00000000 + (0xff<<2))))) |= LEDvalue;
N	
N	//GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, LEDvalue);
N	// Cycle through Red, Green and Blue LEDs
N	if (LEDvalue == 8) 
N		{LEDvalue = 2;} 
N	else 
N		{LEDvalue = LEDvalue*2;}
N
N}
N/*------------------------------- Footnotes -------------------------------*/
N/*------------------------------ End of file ------------------------------*/
N
