
final_project_p3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  0800317c  0800317c  0000417c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003294  08003294  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003294  08003294  00004294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800329c  0800329c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800329c  0800329c  0000429c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080032a0  080032a0  000042a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080032a4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  2000005c  08003300  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  08003300  000055cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000697b  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001acc  00000000  00000000  0000ba07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  0000d4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005cb  00000000  00000000  0000dcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002589d  00000000  00000000  0000e293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008b11  00000000  00000000  00033b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2c7d  00000000  00000000  0003c641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f2be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022a4  00000000  00000000  0011f304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001215a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003164 	.word	0x08003164

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003164 	.word	0x08003164

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <same_point>:
 *      Author: danny
 */

#include "Objects.h"

uint8_t same_point(Point_t a, Point_t b) {
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	80b8      	strh	r0, [r7, #4]
 8000278:	8039      	strh	r1, [r7, #0]
    return (a.x == b.x && a.y == b.y);
 800027a:	793a      	ldrb	r2, [r7, #4]
 800027c:	783b      	ldrb	r3, [r7, #0]
 800027e:	429a      	cmp	r2, r3
 8000280:	d105      	bne.n	800028e <same_point+0x1e>
 8000282:	797a      	ldrb	r2, [r7, #5]
 8000284:	787b      	ldrb	r3, [r7, #1]
 8000286:	429a      	cmp	r2, r3
 8000288:	d101      	bne.n	800028e <same_point+0x1e>
 800028a:	2301      	movs	r3, #1
 800028c:	e000      	b.n	8000290 <same_point+0x20>
 800028e:	2300      	movs	r3, #0
 8000290:	b2db      	uxtb	r3, r3
}
 8000292:	4618      	mov	r0, r3
 8000294:	370c      	adds	r7, #12
 8000296:	46bd      	mov	sp, r7
 8000298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029c:	4770      	bx	lr

0800029e <grid_draw>:
/**
 * @brief Draw the snake and food on the grid
 * @param snake: the snake object
 * @param food: the food object
*/
void grid_draw(Snake_t snake, Food_t food) {
 800029e:	b084      	sub	sp, #16
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b0a4      	sub	sp, #144	@ 0x90
 80002a4:	af24      	add	r7, sp, #144	@ 0x90
 80002a6:	f107 0c08 	add.w	ip, r7, #8
 80002aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uart_clear_screen();
 80002ae:	f000 fd89 	bl	8000dc4 <uart_clear_screen>
    snake_draw(snake);
 80002b2:	4668      	mov	r0, sp
 80002b4:	f107 0318 	add.w	r3, r7, #24
 80002b8:	228a      	movs	r2, #138	@ 0x8a
 80002ba:	4619      	mov	r1, r3
 80002bc:	f002 fb06 	bl	80028cc <memcpy>
 80002c0:	f107 0308 	add.w	r3, r7, #8
 80002c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002c6:	f000 f80b 	bl	80002e0 <snake_draw>
    food_draw(food);        
 80002ca:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80002ce:	f000 fac5 	bl	800085c <food_draw>

    return;
 80002d2:	bf00      	nop
}
 80002d4:	46bd      	mov	sp, r7
 80002d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002da:	b004      	add	sp, #16
 80002dc:	4770      	bx	lr
	...

080002e0 <snake_draw>:

/**
 * @brief Draw the snake object
 * @param snake: the snake object
*/
void snake_draw(Snake_t snake) {
 80002e0:	b084      	sub	sp, #16
 80002e2:	b580      	push	{r7, lr}
 80002e4:	b082      	sub	sp, #8
 80002e6:	af00      	add	r7, sp, #0
 80002e8:	f107 0c10 	add.w	ip, r7, #16
 80002ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    sprintf(snake_print_buffer, "Snake length: %d", snake.len);
 80002f0:	7c3b      	ldrb	r3, [r7, #16]
 80002f2:	461a      	mov	r2, r3
 80002f4:	4922      	ldr	r1, [pc, #136]	@ (8000380 <snake_draw+0xa0>)
 80002f6:	4823      	ldr	r0, [pc, #140]	@ (8000384 <snake_draw+0xa4>)
 80002f8:	f002 fa94 	bl	8002824 <siprintf>
    uart_println(snake_print_buffer);
 80002fc:	4821      	ldr	r0, [pc, #132]	@ (8000384 <snake_draw+0xa4>)
 80002fe:	f000 fd43 	bl	8000d88 <uart_println>
    sprintf(snake_print_buffer, "Snake direction: %d", snake.dir);
 8000302:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8000306:	461a      	mov	r2, r3
 8000308:	491f      	ldr	r1, [pc, #124]	@ (8000388 <snake_draw+0xa8>)
 800030a:	481e      	ldr	r0, [pc, #120]	@ (8000384 <snake_draw+0xa4>)
 800030c:	f002 fa8a 	bl	8002824 <siprintf>
    uart_println(snake_print_buffer);
 8000310:	481c      	ldr	r0, [pc, #112]	@ (8000384 <snake_draw+0xa4>)
 8000312:	f000 fd39 	bl	8000d88 <uart_println>
    sprintf(snake_print_buffer, "Snake alive: %d", snake.alive);
 8000316:	f897 30a8 	ldrb.w	r3, [r7, #168]	@ 0xa8
 800031a:	461a      	mov	r2, r3
 800031c:	491b      	ldr	r1, [pc, #108]	@ (800038c <snake_draw+0xac>)
 800031e:	4819      	ldr	r0, [pc, #100]	@ (8000384 <snake_draw+0xa4>)
 8000320:	f002 fa80 	bl	8002824 <siprintf>
    uart_println(snake_print_buffer);
 8000324:	4817      	ldr	r0, [pc, #92]	@ (8000384 <snake_draw+0xa4>)
 8000326:	f000 fd2f 	bl	8000d88 <uart_println>
    sprintf(snake_print_buffer, "Snake score: %d", snake.score);
 800032a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800032e:	461a      	mov	r2, r3
 8000330:	4917      	ldr	r1, [pc, #92]	@ (8000390 <snake_draw+0xb0>)
 8000332:	4814      	ldr	r0, [pc, #80]	@ (8000384 <snake_draw+0xa4>)
 8000334:	f002 fa76 	bl	8002824 <siprintf>
    uart_println(snake_print_buffer);
 8000338:	4812      	ldr	r0, [pc, #72]	@ (8000384 <snake_draw+0xa4>)
 800033a:	f000 fd25 	bl	8000d88 <uart_println>
    
    BodyPart_t* p_body = snake.body;
 800033e:	f107 0311 	add.w	r3, r7, #17
 8000342:	607b      	str	r3, [r7, #4]
    while (p_body->valid) {
 8000344:	e00e      	b.n	8000364 <snake_draw+0x84>
        sprintf(snake_print_buffer, "Body part: (%d, %d)", p_body->pos.x, p_body->pos.y);
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	785b      	ldrb	r3, [r3, #1]
 800034a:	461a      	mov	r2, r3
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	789b      	ldrb	r3, [r3, #2]
 8000350:	4910      	ldr	r1, [pc, #64]	@ (8000394 <snake_draw+0xb4>)
 8000352:	480c      	ldr	r0, [pc, #48]	@ (8000384 <snake_draw+0xa4>)
 8000354:	f002 fa66 	bl	8002824 <siprintf>
        uart_println(snake_print_buffer);
 8000358:	480a      	ldr	r0, [pc, #40]	@ (8000384 <snake_draw+0xa4>)
 800035a:	f000 fd15 	bl	8000d88 <uart_println>
        p_body++;
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	3303      	adds	r3, #3
 8000362:	607b      	str	r3, [r7, #4]
    while (p_body->valid) {
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d1ec      	bne.n	8000346 <snake_draw+0x66>
    }
    uart_println("End of snake body");
 800036c:	480a      	ldr	r0, [pc, #40]	@ (8000398 <snake_draw+0xb8>)
 800036e:	f000 fd0b 	bl	8000d88 <uart_println>
    return;
 8000372:	bf00      	nop
}
 8000374:	3708      	adds	r7, #8
 8000376:	46bd      	mov	sp, r7
 8000378:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr
 8000380:	0800317c 	.word	0x0800317c
 8000384:	20000078 	.word	0x20000078
 8000388:	08003190 	.word	0x08003190
 800038c:	080031a4 	.word	0x080031a4
 8000390:	080031b4 	.word	0x080031b4
 8000394:	080031c4 	.word	0x080031c4
 8000398:	080031d8 	.word	0x080031d8

0800039c <snake_init>:

/**
 * @brief Initialize the snake object
 * @return the snake object
*/
Snake_t snake_init() {
 800039c:	b580      	push	{r7, lr}
 800039e:	b0ac      	sub	sp, #176	@ 0xb0
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
    Snake_t snake;
    snake.len = 3;
 80003a4:	2303      	movs	r3, #3
 80003a6:	733b      	strb	r3, [r7, #12]
    snake.dir = NORTH;
 80003a8:	2300      	movs	r3, #0
 80003aa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
    snake.alive = 1;
 80003ae:	2301      	movs	r3, #1
 80003b0:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
    snake.score = 0;
 80003b4:	2300      	movs	r3, #0
 80003b6:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
    
    for (int i = 0; i < snake.len; i++) {
 80003ba:	2300      	movs	r3, #0
 80003bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80003c0:	e027      	b.n	8000412 <snake_init+0x76>
        snake.body[i].valid = 1;
 80003c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80003c6:	4613      	mov	r3, r2
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	4413      	add	r3, r2
 80003cc:	33b0      	adds	r3, #176	@ 0xb0
 80003ce:	443b      	add	r3, r7
 80003d0:	3ba3      	subs	r3, #163	@ 0xa3
 80003d2:	2201      	movs	r2, #1
 80003d4:	701a      	strb	r2, [r3, #0]
        snake.body[i].pos.x = START_X;
 80003d6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80003da:	4613      	mov	r3, r2
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	4413      	add	r3, r2
 80003e0:	33b0      	adds	r3, #176	@ 0xb0
 80003e2:	443b      	add	r3, r7
 80003e4:	3ba2      	subs	r3, #162	@ 0xa2
 80003e6:	220a      	movs	r2, #10
 80003e8:	701a      	strb	r2, [r3, #0]
        snake.body[i].pos.y = START_Y + i;
 80003ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	3314      	adds	r3, #20
 80003f2:	b2d9      	uxtb	r1, r3
 80003f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80003f8:	4613      	mov	r3, r2
 80003fa:	005b      	lsls	r3, r3, #1
 80003fc:	4413      	add	r3, r2
 80003fe:	33b0      	adds	r3, #176	@ 0xb0
 8000400:	443b      	add	r3, r7
 8000402:	3ba1      	subs	r3, #161	@ 0xa1
 8000404:	460a      	mov	r2, r1
 8000406:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < snake.len; i++) {
 8000408:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800040c:	3301      	adds	r3, #1
 800040e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000412:	7b3b      	ldrb	r3, [r7, #12]
 8000414:	461a      	mov	r2, r3
 8000416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800041a:	4293      	cmp	r3, r2
 800041c:	dbd1      	blt.n	80003c2 <snake_init+0x26>
    }

    for (int i = snake.len; i < MAX_SNAKE_LEN; i++) {
 800041e:	7b3b      	ldrb	r3, [r7, #12]
 8000420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000424:	e00e      	b.n	8000444 <snake_init+0xa8>
        snake.body[i].valid = 0;
 8000426:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800042a:	4613      	mov	r3, r2
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	4413      	add	r3, r2
 8000430:	33b0      	adds	r3, #176	@ 0xb0
 8000432:	443b      	add	r3, r7
 8000434:	3ba3      	subs	r3, #163	@ 0xa3
 8000436:	2200      	movs	r2, #0
 8000438:	701a      	strb	r2, [r3, #0]
    for (int i = snake.len; i < MAX_SNAKE_LEN; i++) {
 800043a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800043e:	3301      	adds	r3, #1
 8000440:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000444:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000448:	2b31      	cmp	r3, #49	@ 0x31
 800044a:	ddec      	ble.n	8000426 <snake_init+0x8a>
    }
    return snake;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	4618      	mov	r0, r3
 8000450:	f107 030c 	add.w	r3, r7, #12
 8000454:	229a      	movs	r2, #154	@ 0x9a
 8000456:	4619      	mov	r1, r3
 8000458:	f002 fa38 	bl	80028cc <memcpy>
}
 800045c:	6878      	ldr	r0, [r7, #4]
 800045e:	37b0      	adds	r7, #176	@ 0xb0
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <snake_move>:
/**
 * @brief Move the snake object
 * @return  -1 if snake ded
 *           0 if snake is alive
*/
int8_t snake_move(Snake_t* snake) {
 8000464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000468:	b0a8      	sub	sp, #160	@ 0xa0
 800046a:	af24      	add	r7, sp, #144	@ 0x90
 800046c:	6078      	str	r0, [r7, #4]
    if (!snake->alive) {
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000474:	2b00      	cmp	r3, #0
 8000476:	d102      	bne.n	800047e <snake_move+0x1a>
        return -1;
 8000478:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800047c:	e097      	b.n	80005ae <snake_move+0x14a>
    }

    snake_change_dir(snake);
 800047e:	6878      	ldr	r0, [r7, #4]
 8000480:	f000 f912 	bl	80006a8 <snake_change_dir>

    BodyPart_t* p_head = &snake->body[0];
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	3301      	adds	r3, #1
 8000488:	60bb      	str	r3, [r7, #8]
    // BodyPart_t* p_tail = &snake->body[snake->len - 1];

    // move body parts
    for (int i = snake->len - 1; i > 0; i--) {
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	3b01      	subs	r3, #1
 8000490:	60fb      	str	r3, [r7, #12]
 8000492:	e026      	b.n	80004e2 <snake_move+0x7e>
        snake->body[i].pos.x = snake->body[i - 1].pos.x;
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	1e5a      	subs	r2, r3, #1
 8000498:	6879      	ldr	r1, [r7, #4]
 800049a:	4613      	mov	r3, r2
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	4413      	add	r3, r2
 80004a0:	440b      	add	r3, r1
 80004a2:	3302      	adds	r3, #2
 80004a4:	7818      	ldrb	r0, [r3, #0]
 80004a6:	6879      	ldr	r1, [r7, #4]
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	4613      	mov	r3, r2
 80004ac:	005b      	lsls	r3, r3, #1
 80004ae:	4413      	add	r3, r2
 80004b0:	440b      	add	r3, r1
 80004b2:	3302      	adds	r3, #2
 80004b4:	4602      	mov	r2, r0
 80004b6:	701a      	strb	r2, [r3, #0]
        snake->body[i].pos.y = snake->body[i - 1].pos.y;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	1e5a      	subs	r2, r3, #1
 80004bc:	6879      	ldr	r1, [r7, #4]
 80004be:	4613      	mov	r3, r2
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	4413      	add	r3, r2
 80004c4:	440b      	add	r3, r1
 80004c6:	3303      	adds	r3, #3
 80004c8:	7818      	ldrb	r0, [r3, #0]
 80004ca:	6879      	ldr	r1, [r7, #4]
 80004cc:	68fa      	ldr	r2, [r7, #12]
 80004ce:	4613      	mov	r3, r2
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	4413      	add	r3, r2
 80004d4:	440b      	add	r3, r1
 80004d6:	3303      	adds	r3, #3
 80004d8:	4602      	mov	r2, r0
 80004da:	701a      	strb	r2, [r3, #0]
    for (int i = snake->len - 1; i > 0; i--) {
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	3b01      	subs	r3, #1
 80004e0:	60fb      	str	r3, [r7, #12]
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	dcd5      	bgt.n	8000494 <snake_move+0x30>
    }

    // move head
    switch (snake->dir) {
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 80004ee:	2b03      	cmp	r3, #3
 80004f0:	d826      	bhi.n	8000540 <snake_move+0xdc>
 80004f2:	a201      	add	r2, pc, #4	@ (adr r2, 80004f8 <snake_move+0x94>)
 80004f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f8:	08000509 	.word	0x08000509
 80004fc:	08000517 	.word	0x08000517
 8000500:	08000525 	.word	0x08000525
 8000504:	08000533 	.word	0x08000533
        case NORTH:
            p_head->pos.y--;
 8000508:	68bb      	ldr	r3, [r7, #8]
 800050a:	789b      	ldrb	r3, [r3, #2]
 800050c:	3b01      	subs	r3, #1
 800050e:	b2da      	uxtb	r2, r3
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	709a      	strb	r2, [r3, #2]
            break;
 8000514:	e015      	b.n	8000542 <snake_move+0xde>
        case EAST:
            p_head->pos.x++;
 8000516:	68bb      	ldr	r3, [r7, #8]
 8000518:	785b      	ldrb	r3, [r3, #1]
 800051a:	3301      	adds	r3, #1
 800051c:	b2da      	uxtb	r2, r3
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	705a      	strb	r2, [r3, #1]
            break;
 8000522:	e00e      	b.n	8000542 <snake_move+0xde>
        case SOUTH:
            p_head->pos.y++;
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	789b      	ldrb	r3, [r3, #2]
 8000528:	3301      	adds	r3, #1
 800052a:	b2da      	uxtb	r2, r3
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	709a      	strb	r2, [r3, #2]
            break;
 8000530:	e007      	b.n	8000542 <snake_move+0xde>
        case WEST:
            p_head->pos.x--;
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	785b      	ldrb	r3, [r3, #1]
 8000536:	3b01      	subs	r3, #1
 8000538:	b2da      	uxtb	r2, r3
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	705a      	strb	r2, [r3, #1]
            break;
 800053e:	e000      	b.n	8000542 <snake_move+0xde>
        default:
            break;
 8000540:	bf00      	nop
    }

    // check if snake collides with itself
    if (snake_hit_itself(p_head->pos, snake->body) == -1) {
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	1c59      	adds	r1, r3, #1
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	785a      	ldrb	r2, [r3, #1]
 800054a:	789b      	ldrb	r3, [r3, #2]
 800054c:	021b      	lsls	r3, r3, #8
 800054e:	431a      	orrs	r2, r3
 8000550:	2300      	movs	r3, #0
 8000552:	f362 030f 	bfi	r3, r2, #0, #16
 8000556:	4618      	mov	r0, r3
 8000558:	f000 f85f 	bl	800061a <snake_hit_itself>
 800055c:	4603      	mov	r3, r0
 800055e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000562:	d105      	bne.n	8000570 <snake_move+0x10c>
        snake_die(snake);
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	f000 f88d 	bl	8000684 <snake_die>
        return -1;
 800056a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800056e:	e01e      	b.n	80005ae <snake_move+0x14a>
    }

    // check if snake collides with boundary
    if (snake_out_of_bounds(*snake)) {
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	4690      	mov	r8, r2
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	4616      	mov	r6, r2
 800057a:	689a      	ldr	r2, [r3, #8]
 800057c:	4615      	mov	r5, r2
 800057e:	68da      	ldr	r2, [r3, #12]
 8000580:	4614      	mov	r4, r2
 8000582:	4668      	mov	r0, sp
 8000584:	3310      	adds	r3, #16
 8000586:	228a      	movs	r2, #138	@ 0x8a
 8000588:	4619      	mov	r1, r3
 800058a:	f002 f99f 	bl	80028cc <memcpy>
 800058e:	4640      	mov	r0, r8
 8000590:	4631      	mov	r1, r6
 8000592:	462a      	mov	r2, r5
 8000594:	4623      	mov	r3, r4
 8000596:	f000 f80f 	bl	80005b8 <snake_out_of_bounds>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d005      	beq.n	80005ac <snake_move+0x148>
        snake_die(snake);
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f000 f86f 	bl	8000684 <snake_die>
        return -1;
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005aa:	e000      	b.n	80005ae <snake_move+0x14a>
    }

    return 0;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	3710      	adds	r7, #16
 80005b2:	46bd      	mov	sp, r7
 80005b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080005b8 <snake_out_of_bounds>:
/**
 * @brief Check if snake is within the boundary
 * @return  non-zero if out of boundary
 *          0 if in
*/
int8_t snake_out_of_bounds(Snake_t snake) {
 80005b8:	b084      	sub	sp, #16
 80005ba:	b480      	push	{r7}
 80005bc:	b083      	sub	sp, #12
 80005be:	af00      	add	r7, sp, #0
 80005c0:	f107 0c10 	add.w	ip, r7, #16
 80005c4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    Point_t snake_head = snake.body[0].pos;
 80005c8:	8a7b      	ldrh	r3, [r7, #18]
 80005ca:	80bb      	strh	r3, [r7, #4]
    return ((snake_head.x == 0 && snake.dir == WEST ) ||
 80005cc:	793b      	ldrb	r3, [r7, #4]
            (snake_head.x == VGA_WIDTH - 1 && snake.dir == EAST) ||
            (snake_head.y == 0 && snake.dir == NORTH) ||
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d103      	bne.n	80005da <snake_out_of_bounds+0x22>
    return ((snake_head.x == 0 && snake.dir == WEST ) ||
 80005d2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80005d6:	2b03      	cmp	r3, #3
 80005d8:	d014      	beq.n	8000604 <snake_out_of_bounds+0x4c>
            (snake_head.x == VGA_WIDTH - 1 && snake.dir == EAST) ||
 80005da:	793b      	ldrb	r3, [r7, #4]
    return ((snake_head.x == 0 && snake.dir == WEST ) ||
 80005dc:	2bff      	cmp	r3, #255	@ 0xff
 80005de:	d103      	bne.n	80005e8 <snake_out_of_bounds+0x30>
            (snake_head.x == VGA_WIDTH - 1 && snake.dir == EAST) ||
 80005e0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d00d      	beq.n	8000604 <snake_out_of_bounds+0x4c>
            (snake_head.y == 0 && snake.dir == NORTH) ||
 80005e8:	797b      	ldrb	r3, [r7, #5]
            (snake_head.x == VGA_WIDTH - 1 && snake.dir == EAST) ||
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d103      	bne.n	80005f6 <snake_out_of_bounds+0x3e>
            (snake_head.y == 0 && snake.dir == NORTH) ||
 80005ee:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <snake_out_of_bounds+0x4c>
            (snake_head.y == VGA_HEIGHT - 1 && snake.dir == SOUTH));
 80005f6:	797b      	ldrb	r3, [r7, #5]
            (snake_head.y == 0 && snake.dir == NORTH) ||
 80005f8:	2bbf      	cmp	r3, #191	@ 0xbf
 80005fa:	d105      	bne.n	8000608 <snake_out_of_bounds+0x50>
            (snake_head.y == VGA_HEIGHT - 1 && snake.dir == SOUTH));
 80005fc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8000600:	2b02      	cmp	r3, #2
 8000602:	d101      	bne.n	8000608 <snake_out_of_bounds+0x50>
            (snake_head.y == 0 && snake.dir == NORTH) ||
 8000604:	2301      	movs	r3, #1
 8000606:	e000      	b.n	800060a <snake_out_of_bounds+0x52>
 8000608:	2300      	movs	r3, #0
 800060a:	b25b      	sxtb	r3, r3
}
 800060c:	4618      	mov	r0, r3
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	b004      	add	sp, #16
 8000618:	4770      	bx	lr

0800061a <snake_hit_itself>:
/**
 * @brief Check if snake collides with itself
 * @return  0 if snake is alive,
 *          non-zero if snake is ded  
*/
int8_t snake_hit_itself(Point_t snake_head, BodyPart_t* body_parts) {
 800061a:	b580      	push	{r7, lr}
 800061c:	b084      	sub	sp, #16
 800061e:	af00      	add	r7, sp, #0
 8000620:	80b8      	strh	r0, [r7, #4]
 8000622:	6039      	str	r1, [r7, #0]
    for (int i = 1; i < MAX_SNAKE_LEN; i++) {
 8000624:	2301      	movs	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	e022      	b.n	8000670 <snake_hit_itself+0x56>
        if (body_parts[i].valid) {
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	4613      	mov	r3, r2
 800062e:	005b      	lsls	r3, r3, #1
 8000630:	4413      	add	r3, r2
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d01d      	beq.n	8000678 <snake_hit_itself+0x5e>
            if (same_point(snake_head, body_parts[i].pos)) {
 800063c:	68fa      	ldr	r2, [r7, #12]
 800063e:	4613      	mov	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	4413      	add	r3, r2
 8000644:	683a      	ldr	r2, [r7, #0]
 8000646:	4413      	add	r3, r2
 8000648:	785a      	ldrb	r2, [r3, #1]
 800064a:	789b      	ldrb	r3, [r3, #2]
 800064c:	021b      	lsls	r3, r3, #8
 800064e:	431a      	orrs	r2, r3
 8000650:	2300      	movs	r3, #0
 8000652:	f362 030f 	bfi	r3, r2, #0, #16
 8000656:	4619      	mov	r1, r3
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f7ff fe09 	bl	8000270 <same_point>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d002      	beq.n	800066a <snake_hit_itself+0x50>
                return -1;
 8000664:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000668:	e008      	b.n	800067c <snake_hit_itself+0x62>
    for (int i = 1; i < MAX_SNAKE_LEN; i++) {
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	3301      	adds	r3, #1
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	2b31      	cmp	r3, #49	@ 0x31
 8000674:	ddd9      	ble.n	800062a <snake_hit_itself+0x10>
 8000676:	e000      	b.n	800067a <snake_hit_itself+0x60>
            }
        }
        else {
            break;
 8000678:	bf00      	nop
        }
    }

    return 0;
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	3710      	adds	r7, #16
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <snake_die>:

/**
 * @brief kill the snake
 * @param snake: the snake object
*/
void snake_die(Snake_t* snake) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    snake->alive = 0;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    uart_println("Snake ded");
 8000694:	4803      	ldr	r0, [pc, #12]	@ (80006a4 <snake_die+0x20>)
 8000696:	f000 fb77 	bl	8000d88 <uart_println>
 
    return;
 800069a:	bf00      	nop
}
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	080031ec 	.word	0x080031ec

080006a8 <snake_change_dir>:

/**
 * @brief Read the UART input and change the snake direction
 * @param snake: the snake object
*/
void snake_change_dir(Snake_t* snake) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
    if (!uart_check_flag()) return;
 80006b0:	f000 fbac 	bl	8000e0c <uart_check_flag>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d076      	beq.n	80007a8 <snake_change_dir+0x100>

    uart_clear_flag();
 80006ba:	f000 fbb3 	bl	8000e24 <uart_clear_flag>
    Direction_t new_dir;
    char c = get_uart_char();
 80006be:	f000 fbbd 	bl	8000e3c <get_uart_char>
 80006c2:	4603      	mov	r3, r0
 80006c4:	73bb      	strb	r3, [r7, #14]
    
    switch (c) {
 80006c6:	7bbb      	ldrb	r3, [r7, #14]
 80006c8:	3b61      	subs	r3, #97	@ 0x61
 80006ca:	2b16      	cmp	r3, #22
 80006cc:	d86e      	bhi.n	80007ac <snake_change_dir+0x104>
 80006ce:	a201      	add	r2, pc, #4	@ (adr r2, 80006d4 <snake_change_dir+0x2c>)
 80006d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d4:	08000737 	.word	0x08000737
 80006d8:	080007ad 	.word	0x080007ad
 80006dc:	080007ad 	.word	0x080007ad
 80006e0:	08000743 	.word	0x08000743
 80006e4:	080007ad 	.word	0x080007ad
 80006e8:	080007ad 	.word	0x080007ad
 80006ec:	080007ad 	.word	0x080007ad
 80006f0:	080007ad 	.word	0x080007ad
 80006f4:	080007ad 	.word	0x080007ad
 80006f8:	080007ad 	.word	0x080007ad
 80006fc:	080007ad 	.word	0x080007ad
 8000700:	080007ad 	.word	0x080007ad
 8000704:	080007ad 	.word	0x080007ad
 8000708:	080007ad 	.word	0x080007ad
 800070c:	080007ad 	.word	0x080007ad
 8000710:	080007ad 	.word	0x080007ad
 8000714:	080007ad 	.word	0x080007ad
 8000718:	080007ad 	.word	0x080007ad
 800071c:	0800073d 	.word	0x0800073d
 8000720:	080007ad 	.word	0x080007ad
 8000724:	080007ad 	.word	0x080007ad
 8000728:	080007ad 	.word	0x080007ad
 800072c:	08000731 	.word	0x08000731
    case 'w':
        new_dir = NORTH;
 8000730:	2300      	movs	r3, #0
 8000732:	73fb      	strb	r3, [r7, #15]
        break;
 8000734:	e008      	b.n	8000748 <snake_change_dir+0xa0>
    case 'a':
        new_dir = WEST;
 8000736:	2303      	movs	r3, #3
 8000738:	73fb      	strb	r3, [r7, #15]
        break;
 800073a:	e005      	b.n	8000748 <snake_change_dir+0xa0>
    case 's':
        new_dir = SOUTH;
 800073c:	2302      	movs	r3, #2
 800073e:	73fb      	strb	r3, [r7, #15]
        break;
 8000740:	e002      	b.n	8000748 <snake_change_dir+0xa0>
    case 'd':
        new_dir = EAST;
 8000742:	2301      	movs	r3, #1
 8000744:	73fb      	strb	r3, [r7, #15]
        break;
 8000746:	bf00      	nop
    default: return;    
    }

    // change dir as long as not 180, if same dir then nothing happens
    switch (snake->dir) {
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 800074e:	2b03      	cmp	r3, #3
 8000750:	d835      	bhi.n	80007be <snake_change_dir+0x116>
 8000752:	a201      	add	r2, pc, #4	@ (adr r2, 8000758 <snake_change_dir+0xb0>)
 8000754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000758:	08000769 	.word	0x08000769
 800075c:	08000779 	.word	0x08000779
 8000760:	08000789 	.word	0x08000789
 8000764:	08000799 	.word	0x08000799
    case NORTH:
        if (new_dir != SOUTH) snake->dir = new_dir;
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d020      	beq.n	80007b0 <snake_change_dir+0x108>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	7bfa      	ldrb	r2, [r7, #15]
 8000772:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 8000776:	e01b      	b.n	80007b0 <snake_change_dir+0x108>
    case EAST:
        if (new_dir != WEST) snake->dir = new_dir;
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	2b03      	cmp	r3, #3
 800077c:	d01a      	beq.n	80007b4 <snake_change_dir+0x10c>
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	7bfa      	ldrb	r2, [r7, #15]
 8000782:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 8000786:	e015      	b.n	80007b4 <snake_change_dir+0x10c>
    case SOUTH:
        if (new_dir != NORTH) snake->dir = new_dir;
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d014      	beq.n	80007b8 <snake_change_dir+0x110>
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	7bfa      	ldrb	r2, [r7, #15]
 8000792:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 8000796:	e00f      	b.n	80007b8 <snake_change_dir+0x110>
    case WEST:
        if (new_dir != EAST) snake->dir = new_dir;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d00e      	beq.n	80007bc <snake_change_dir+0x114>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	7bfa      	ldrb	r2, [r7, #15]
 80007a2:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;    
 80007a6:	e009      	b.n	80007bc <snake_change_dir+0x114>
    if (!uart_check_flag()) return;
 80007a8:	bf00      	nop
 80007aa:	e008      	b.n	80007be <snake_change_dir+0x116>
    default: return;    
 80007ac:	bf00      	nop
 80007ae:	e006      	b.n	80007be <snake_change_dir+0x116>
        return;
 80007b0:	bf00      	nop
 80007b2:	e004      	b.n	80007be <snake_change_dir+0x116>
        return;
 80007b4:	bf00      	nop
 80007b6:	e002      	b.n	80007be <snake_change_dir+0x116>
        return;
 80007b8:	bf00      	nop
 80007ba:	e000      	b.n	80007be <snake_change_dir+0x116>
        return;    
 80007bc:	bf00      	nop
    }
}
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <snake_check_food>:
/**
 * @brief check snake head collides with food
 * @return  0 if no
 *          non-zero if yes
*/
uint8_t snake_check_food(Snake_t snake, Food_t food) {
 80007c4:	b084      	sub	sp, #16
 80007c6:	b580      	push	{r7, lr}
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	f107 0c08 	add.w	ip, r7, #8
 80007ce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    return same_point((snake.body[0]).pos, food);
 80007d2:	897a      	ldrh	r2, [r7, #10]
 80007d4:	2300      	movs	r3, #0
 80007d6:	f362 030f 	bfi	r3, r2, #0, #16
 80007da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff fd46 	bl	8000270 <same_point>
 80007e4:	4603      	mov	r3, r0
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007ee:	b004      	add	sp, #16
 80007f0:	4770      	bx	lr

080007f2 <snake_grow>:


void snake_grow(Snake_t* snake) {
 80007f2:	b480      	push	{r7}
 80007f4:	b083      	sub	sp, #12
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]



    return;
 80007fa:	bf00      	nop
}
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <food_init>:

/**
 * @brief Initialize the food object
 * @return the food object
*/
Food_t food_init() {
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
    Food_t food;
    food_respawn(&food);
 800080c:	463b      	mov	r3, r7
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f80d 	bl	800082e <food_respawn>

    return food;
 8000814:	883b      	ldrh	r3, [r7, #0]
 8000816:	80bb      	strh	r3, [r7, #4]
 8000818:	2300      	movs	r3, #0
 800081a:	793a      	ldrb	r2, [r7, #4]
 800081c:	f362 0307 	bfi	r3, r2, #0, #8
 8000820:	797a      	ldrb	r2, [r7, #5]
 8000822:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <food_respawn>:

/**
 * @brief Respawn the food object
 * @param food: the food object
*/
void food_respawn(Food_t* food) {
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
    food->x = get_random(VGA_WIDTH);
 8000836:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800083a:	f000 f847 	bl	80008cc <get_random>
 800083e:	4603      	mov	r3, r0
 8000840:	b2da      	uxtb	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	701a      	strb	r2, [r3, #0]
    food->y = get_random(VGA_HEIGHT);
 8000846:	20c0      	movs	r0, #192	@ 0xc0
 8000848:	f000 f840 	bl	80008cc <get_random>
 800084c:	4603      	mov	r3, r0
 800084e:	b2da      	uxtb	r2, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	705a      	strb	r2, [r3, #1]

    return;
 8000854:	bf00      	nop
}
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <food_draw>:


/**
 * @brief Draw the food object
*/
void food_draw(Food_t food) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	80b8      	strh	r0, [r7, #4]
    sprintf(snake_print_buffer, "Food Pos: (%d, %d)", food.x, food.y);
 8000864:	793b      	ldrb	r3, [r7, #4]
 8000866:	461a      	mov	r2, r3
 8000868:	797b      	ldrb	r3, [r7, #5]
 800086a:	4905      	ldr	r1, [pc, #20]	@ (8000880 <food_draw+0x24>)
 800086c:	4805      	ldr	r0, [pc, #20]	@ (8000884 <food_draw+0x28>)
 800086e:	f001 ffd9 	bl	8002824 <siprintf>
    uart_println(snake_print_buffer);
 8000872:	4804      	ldr	r0, [pc, #16]	@ (8000884 <food_draw+0x28>)
 8000874:	f000 fa88 	bl	8000d88 <uart_println>
}
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	080031f8 	.word	0x080031f8
 8000884:	20000078 	.word	0x20000078

08000888 <MX_RNG_Init>:

static void MX_RNG_Init(void);
RNG_HandleTypeDef hrng;


static void MX_RNG_Init(void) {
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0

    hrng.Instance = RNG;
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <MX_RNG_Init+0x20>)
 800088e:	4a07      	ldr	r2, [pc, #28]	@ (80008ac <MX_RNG_Init+0x24>)
 8000890:	601a      	str	r2, [r3, #0]
    if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8000892:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <MX_RNG_Init+0x20>)
 8000894:	f001 ff6e 	bl	8002774 <HAL_RNG_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_RNG_Init+0x1a>
        Error_Handler();
 800089e:	f000 f8ce 	bl	8000a3e <Error_Handler>
    }
}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000460 	.word	0x20000460
 80008ac:	50060800 	.word	0x50060800

080008b0 <rng_init>:

static uint32_t value;

void rng_init() {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
    MX_RNG_Init();
 80008b4:	f7ff ffe8 	bl	8000888 <MX_RNG_Init>


    // Enable AHB RNG clock
    RCC->AHB2ENR |= RCC_AHB2ENR_RNGEN;
 80008b8:	4b03      	ldr	r3, [pc, #12]	@ (80008c8 <rng_init+0x18>)
 80008ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008bc:	4a02      	ldr	r2, [pc, #8]	@ (80008c8 <rng_init+0x18>)
 80008be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008c2:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // enable rng_clk pll


    return;
 80008c4:	bf00      	nop
}
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40021000 	.word	0x40021000

080008cc <get_random>:

uint32_t get_random(uint32_t n) {
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
    RNG->CR |= RNG_CR_RNGEN;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <get_random+0x48>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000914 <get_random+0x48>)
 80008da:	f043 0304 	orr.w	r3, r3, #4
 80008de:	6013      	str	r3, [r2, #0]

    while (!(RNG->SR & RNG_SR_DRDY));
 80008e0:	bf00      	nop
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <get_random+0x48>)
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d0f9      	beq.n	80008e2 <get_random+0x16>

    value = RNG->DR;
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <get_random+0x48>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	4a09      	ldr	r2, [pc, #36]	@ (8000918 <get_random+0x4c>)
 80008f4:	6013      	str	r3, [r2, #0]

    return value % n;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <get_random+0x4c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	fb01 f202 	mul.w	r2, r1, r2
 8000906:	1a9b      	subs	r3, r3, r2
}
 8000908:	4618      	mov	r0, r3
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	50060800 	.word	0x50060800
 8000918:	20000470 	.word	0x20000470

0800091c <main>:
#include "Objects.h"
#include "RNG.h"

void SystemClock_Config(void);

int main(void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b0cc      	sub	sp, #304	@ 0x130
 8000920:	af24      	add	r7, sp, #144	@ 0x90
    HAL_Init();
 8000922:	f000 fac0 	bl	8000ea6 <HAL_Init>
    SystemClock_Config();
 8000926:	f000 f838 	bl	800099a <SystemClock_Config>

    rng_init();
 800092a:	f7ff ffc1 	bl	80008b0 <rng_init>
    uart_init();
 800092e:	f000 f9d3 	bl	8000cd8 <uart_init>

    Snake_t snake = snake_init();
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fd31 	bl	800039c <snake_init>
    Food_t food = food_init();
 800093a:	f7ff ff64 	bl	8000806 <food_init>
 800093e:	4603      	mov	r3, r0
 8000940:	803b      	strh	r3, [r7, #0]


    while (1) {
        snake_move(&snake);
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fd8d 	bl	8000464 <snake_move>
        if (snake_check_food(snake, food)) {
 800094a:	883b      	ldrh	r3, [r7, #0]
 800094c:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8000950:	4668      	mov	r0, sp
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	228a      	movs	r2, #138	@ 0x8a
 8000958:	4619      	mov	r1, r3
 800095a:	f001 ffb7 	bl	80028cc <memcpy>
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000962:	f7ff ff2f 	bl	80007c4 <snake_check_food>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d003      	beq.n	8000974 <main+0x58>
            snake_grow(&snake);
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ff3f 	bl	80007f2 <snake_grow>
        }
        
        grid_draw(snake, food);
 8000974:	883b      	ldrh	r3, [r7, #0]
 8000976:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 800097a:	4668      	mov	r0, sp
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	228a      	movs	r2, #138	@ 0x8a
 8000982:	4619      	mov	r1, r3
 8000984:	f001 ffa2 	bl	80028cc <memcpy>
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800098c:	f7ff fc87 	bl	800029e <grid_draw>



        HAL_Delay(300);
 8000990:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000994:	f000 fafc 	bl	8000f90 <HAL_Delay>
        snake_move(&snake);
 8000998:	e7d3      	b.n	8000942 <main+0x26>

0800099a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b096      	sub	sp, #88	@ 0x58
 800099e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2244      	movs	r2, #68	@ 0x44
 80009a6:	2100      	movs	r1, #0
 80009a8:	4618      	mov	r0, r3
 80009aa:	f001 ff5b 	bl	8002864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ae:	463b      	mov	r3, r7
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
 80009ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009c0:	f000 fbfe 	bl	80011c0 <HAL_PWREx_ControlVoltageScaling>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009ca:	f000 f838 	bl	8000a3e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009ce:	2310      	movs	r3, #16
 80009d0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009d2:	2301      	movs	r3, #1
 80009d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009d6:	2300      	movs	r3, #0
 80009d8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009da:	2360      	movs	r3, #96	@ 0x60
 80009dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009de:	2302      	movs	r3, #2
 80009e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009e2:	2301      	movs	r3, #1
 80009e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009e6:	2301      	movs	r3, #1
 80009e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80009ea:	2310      	movs	r3, #16
 80009ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009ee:	2307      	movs	r3, #7
 80009f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009f2:	2302      	movs	r3, #2
 80009f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009f6:	2302      	movs	r3, #2
 80009f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	4618      	mov	r0, r3
 8000a00:	f000 fc34 	bl	800126c <HAL_RCC_OscConfig>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000a0a:	f000 f818 	bl	8000a3e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0e:	230f      	movs	r3, #15
 8000a10:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a12:	2303      	movs	r3, #3
 8000a14:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a22:	463b      	mov	r3, r7
 8000a24:	2101      	movs	r1, #1
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fffc 	bl	8001a24 <HAL_RCC_ClockConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a32:	f000 f804 	bl	8000a3e <Error_Handler>
  }
}
 8000a36:	bf00      	nop
 8000a38:	3758      	adds	r7, #88	@ 0x58
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a42:	b672      	cpsid	i
}
 8000a44:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a46:	bf00      	nop
 8000a48:	e7fd      	b.n	8000a46 <Error_Handler+0x8>
	...

08000a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a52:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a56:	4a0e      	ldr	r2, [pc, #56]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6a:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6e:	4a08      	ldr	r2, [pc, #32]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a74:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a76:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_MspInit+0x44>)
 8000a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40021000 	.word	0x40021000

08000a94 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b0a6      	sub	sp, #152	@ 0x98
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9c:	f107 0310 	add.w	r3, r7, #16
 8000aa0:	2288      	movs	r2, #136	@ 0x88
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f001 fedd 	bl	8002864 <memset>
  if(hrng->Instance==RNG)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a19      	ldr	r2, [pc, #100]	@ (8000b14 <HAL_RNG_MspInit+0x80>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d12b      	bne.n	8000b0c <HAL_RNG_MspInit+0x78>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8000ab4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000ab8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8000aba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000abe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000aca:	2310      	movs	r3, #16
 8000acc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ace:	2307      	movs	r3, #7
 8000ad0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000ada:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f001 f989 	bl	8001dfc <HAL_RCCEx_PeriphCLKConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 8000af0:	f7ff ffa5 	bl	8000a3e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000af4:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <HAL_RNG_MspInit+0x84>)
 8000af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af8:	4a07      	ldr	r2, [pc, #28]	@ (8000b18 <HAL_RNG_MspInit+0x84>)
 8000afa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000afe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b00:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <HAL_RNG_MspInit+0x84>)
 8000b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000b0c:	bf00      	nop
 8000b0e:	3798      	adds	r7, #152	@ 0x98
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	50060800 	.word	0x50060800
 8000b18:	40021000 	.word	0x40021000

08000b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <NMI_Handler+0x4>

08000b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <HardFault_Handler+0x4>

08000b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <MemManage_Handler+0x4>

08000b34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <BusFault_Handler+0x4>

08000b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <UsageFault_Handler+0x4>

08000b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b72:	f000 f9ed 	bl	8000f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
	...

08000b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b84:	4a14      	ldr	r2, [pc, #80]	@ (8000bd8 <_sbrk+0x5c>)
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <_sbrk+0x60>)
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <_sbrk+0x64>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <_sbrk+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bac:	f001 fe62 	bl	8002874 <__errno>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bba:	e009      	b.n	8000bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc2:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <_sbrk+0x64>)
 8000bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20018000 	.word	0x20018000
 8000bdc:	00000400 	.word	0x00000400
 8000be0:	20000474 	.word	0x20000474
 8000be4:	200005d0 	.word	0x200005d0

08000be8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bec:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <SystemInit+0x20>)
 8000bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bf2:	4a05      	ldr	r2, [pc, #20]	@ (8000c08 <SystemInit+0x20>)
 8000bf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	db0b      	blt.n	8000c36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	f003 021f 	and.w	r2, r3, #31
 8000c24:	4907      	ldr	r1, [pc, #28]	@ (8000c44 <__NVIC_EnableIRQ+0x38>)
 8000c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2a:	095b      	lsrs	r3, r3, #5
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000e100 	.word	0xe000e100

08000c48 <uart_pin_init>:

static volatile int flag;
static volatile char value;

// configure the USART pins
void uart_pin_init(void) {
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000c4c:	4b21      	ldr	r3, [pc, #132]	@ (8000cd4 <uart_pin_init+0x8c>)
 8000c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c50:	4a20      	ldr	r2, [pc, #128]	@ (8000cd4 <uart_pin_init+0x8c>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	64d3      	str	r3, [r2, #76]	@ 0x4c

    USART_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 8000c58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c66:	6213      	str	r3, [r2, #32]
    USART_PORT->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 8000c68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c72:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000c76:	6213      	str	r3, [r2, #32]

    USART_PORT->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000c78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c86:	6013      	str	r3, [r2, #0]
    USART_PORT->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 8000c88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c92:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000c96:	6013      	str	r3, [r2, #0]
    USART_PORT->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 8000c98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ca2:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000ca6:	6093      	str	r3, [r2, #8]
    USART_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000ca8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000cb6:	60d3      	str	r3, [r2, #12]
    USART_PORT->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000cb8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cc2:	f023 030c 	bic.w	r3, r3, #12
 8000cc6:	6053      	str	r3, [r2, #4]
    return;
 8000cc8:	bf00      	nop
}
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <uart_init>:

// configure the USART peripheral
void uart_init(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
    uart_pin_init();
 8000cdc:	f7ff ffb4 	bl	8000c48 <uart_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <uart_init+0x48>)
 8000ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce4:	4a0e      	ldr	r2, [pc, #56]	@ (8000d20 <uart_init+0x48>)
 8000ce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cea:	6593      	str	r3, [r2, #88]	@ 0x58
    // 8-bit data, oversampling by 16, 1 stop bit, no parity bit, rx interrupt enabled
    USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE); // might not need rx intr
 8000cec:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <uart_init+0x4c>)
 8000cee:	222c      	movs	r2, #44	@ 0x2c
 8000cf0:	601a      	str	r2, [r3, #0]
    USART2->BRR = USART_BRR;        // set baud rate
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <uart_init+0x4c>)
 8000cf4:	f240 1215 	movw	r2, #277	@ 0x115
 8000cf8:	60da      	str	r2, [r3, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 8000cfa:	2026      	movs	r0, #38	@ 0x26
 8000cfc:	f7ff ff86 	bl	8000c0c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d00:	b662      	cpsie	i
}
 8000d02:	bf00      	nop
    __enable_irq();

    USART2->CR1 |= USART_CR1_UE;   // enable USART2
 8000d04:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <uart_init+0x4c>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a06      	ldr	r2, [pc, #24]	@ (8000d24 <uart_init+0x4c>)
 8000d0a:	f043 0301 	orr.w	r3, r3, #1
 8000d0e:	6013      	str	r3, [r2, #0]

    uart_clear_screen();
 8000d10:	f000 f858 	bl	8000dc4 <uart_clear_screen>
    uart_send_escape("[?25l"); // hide cursor
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <uart_init+0x50>)
 8000d16:	f000 f847 	bl	8000da8 <uart_send_escape>
    return;
 8000d1a:	bf00      	nop
}
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40004400 	.word	0x40004400
 8000d28:	0800320c 	.word	0x0800320c

08000d2c <uart_send_char>:

void uart_send_char(char c) {
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE));
 8000d36:	bf00      	nop
 8000d38:	4b07      	ldr	r3, [pc, #28]	@ (8000d58 <uart_send_char+0x2c>)
 8000d3a:	69db      	ldr	r3, [r3, #28]
 8000d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d0f9      	beq.n	8000d38 <uart_send_char+0xc>
    USART2->TDR = c;
 8000d44:	4b04      	ldr	r3, [pc, #16]	@ (8000d58 <uart_send_char+0x2c>)
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	b292      	uxth	r2, r2
 8000d4a:	851a      	strh	r2, [r3, #40]	@ 0x28

    return;
 8000d4c:	bf00      	nop
}
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	40004400 	.word	0x40004400

08000d5c <uart_send_string>:

void uart_send_string(const char* str) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8000d64:	e007      	b.n	8000d76 <uart_send_string+0x1a>
        uart_send_char(*str);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ffde 	bl	8000d2c <uart_send_char>
        str++;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3301      	adds	r3, #1
 8000d74:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d1f3      	bne.n	8000d66 <uart_send_string+0xa>
    }

    return;
 8000d7e:	bf00      	nop
}
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <uart_println>:

void uart_println(const char* str) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
    uart_send_string(str);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff ffe3 	bl	8000d5c <uart_send_string>
    uart_send_escape("[1E");
 8000d96:	4803      	ldr	r0, [pc, #12]	@ (8000da4 <uart_println+0x1c>)
 8000d98:	f000 f806 	bl	8000da8 <uart_send_escape>

    return;
 8000d9c:	bf00      	nop
}
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	08003214 	.word	0x08003214

08000da8 <uart_send_escape>:

void uart_send_escape(const char* str) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    uart_send_char(ESC_CHAR);
 8000db0:	201b      	movs	r0, #27
 8000db2:	f7ff ffbb 	bl	8000d2c <uart_send_char>
    uart_send_string(str);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ffd0 	bl	8000d5c <uart_send_string>

    return;
 8000dbc:	bf00      	nop
}
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <uart_clear_screen>:


void uart_clear_screen(void) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
    uart_send_escape("[2J");
 8000dc8:	4803      	ldr	r0, [pc, #12]	@ (8000dd8 <uart_clear_screen+0x14>)
 8000dca:	f7ff ffed 	bl	8000da8 <uart_send_escape>
    uart_send_escape("[H");
 8000dce:	4803      	ldr	r0, [pc, #12]	@ (8000ddc <uart_clear_screen+0x18>)
 8000dd0:	f7ff ffea 	bl	8000da8 <uart_send_escape>

    return;
 8000dd4:	bf00      	nop
}
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	08003218 	.word	0x08003218
 8000ddc:	0800321c 	.word	0x0800321c

08000de0 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
    value = USART2->RDR;
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <USART2_IRQHandler+0x20>)
 8000de6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <USART2_IRQHandler+0x24>)
 8000dee:	701a      	strb	r2, [r3, #0]
    flag = 1;
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <USART2_IRQHandler+0x28>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	601a      	str	r2, [r3, #0]
    return;
 8000df6:	bf00      	nop
}
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	40004400 	.word	0x40004400
 8000e04:	2000047c 	.word	0x2000047c
 8000e08:	20000478 	.word	0x20000478

08000e0c <uart_check_flag>:

int uart_check_flag() {
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
    return flag;
 8000e10:	4b03      	ldr	r3, [pc, #12]	@ (8000e20 <uart_check_flag+0x14>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000478 	.word	0x20000478

08000e24 <uart_clear_flag>:

void uart_clear_flag() {
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
    flag = 0;
 8000e28:	4b03      	ldr	r3, [pc, #12]	@ (8000e38 <uart_clear_flag+0x14>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]

    return;
 8000e2e:	bf00      	nop
}
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	20000478 	.word	0x20000478

08000e3c <get_uart_char>:

char get_uart_char() {
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
    return value;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <get_uart_char+0x14>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	b2db      	uxtb	r3, r3
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	2000047c 	.word	0x2000047c

08000e54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e58:	f7ff fec6 	bl	8000be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e5c:	480c      	ldr	r0, [pc, #48]	@ (8000e90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e5e:	490d      	ldr	r1, [pc, #52]	@ (8000e94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e60:	4a0d      	ldr	r2, [pc, #52]	@ (8000e98 <LoopForever+0xe>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e64:	e002      	b.n	8000e6c <LoopCopyDataInit>

08000e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6a:	3304      	adds	r3, #4

08000e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e70:	d3f9      	bcc.n	8000e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea0 <LoopForever+0x16>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e78:	e001      	b.n	8000e7e <LoopFillZerobss>

08000e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e7c:	3204      	adds	r2, #4

08000e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e80:	d3fb      	bcc.n	8000e7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e82:	f001 fcfd 	bl	8002880 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e86:	f7ff fd49 	bl	800091c <main>

08000e8a <LoopForever>:

LoopForever:
    b LoopForever
 8000e8a:	e7fe      	b.n	8000e8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e94:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e98:	080032a4 	.word	0x080032a4
  ldr r2, =_sbss
 8000e9c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ea0:	200005cc 	.word	0x200005cc

08000ea4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ea4:	e7fe      	b.n	8000ea4 <ADC1_2_IRQHandler>

08000ea6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eac:	2300      	movs	r3, #0
 8000eae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb0:	2003      	movs	r0, #3
 8000eb2:	f000 f943 	bl	800113c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eb6:	200f      	movs	r0, #15
 8000eb8:	f000 f80e 	bl	8000ed8 <HAL_InitTick>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d002      	beq.n	8000ec8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	71fb      	strb	r3, [r7, #7]
 8000ec6:	e001      	b.n	8000ecc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ec8:	f7ff fdc0 	bl	8000a4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ee4:	4b17      	ldr	r3, [pc, #92]	@ (8000f44 <HAL_InitTick+0x6c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d023      	beq.n	8000f34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000eec:	4b16      	ldr	r3, [pc, #88]	@ (8000f48 <HAL_InitTick+0x70>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <HAL_InitTick+0x6c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 f941 	bl	800118a <HAL_SYSTICK_Config>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10f      	bne.n	8000f2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2b0f      	cmp	r3, #15
 8000f12:	d809      	bhi.n	8000f28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f14:	2200      	movs	r2, #0
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f1c:	f000 f919 	bl	8001152 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f20:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <HAL_InitTick+0x74>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	e007      	b.n	8000f38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	73fb      	strb	r3, [r7, #15]
 8000f2c:	e004      	b.n	8000f38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e001      	b.n	8000f38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000008 	.word	0x20000008
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	20000004 	.word	0x20000004

08000f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f54:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <HAL_IncTick+0x20>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <HAL_IncTick+0x24>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4413      	add	r3, r2
 8000f60:	4a04      	ldr	r2, [pc, #16]	@ (8000f74 <HAL_IncTick+0x24>)
 8000f62:	6013      	str	r3, [r2, #0]
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000480 	.word	0x20000480

08000f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <HAL_GetTick+0x14>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000480 	.word	0x20000480

08000f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f98:	f7ff ffee 	bl	8000f78 <HAL_GetTick>
 8000f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fa8:	d005      	beq.n	8000fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000faa:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <HAL_Delay+0x44>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fb6:	bf00      	nop
 8000fb8:	f7ff ffde 	bl	8000f78 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d8f7      	bhi.n	8000fb8 <HAL_Delay+0x28>
  {
  }
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000008 	.word	0x20000008

08000fd8 <__NVIC_SetPriorityGrouping>:
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <__NVIC_SetPriorityGrouping+0x44>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fee:	68ba      	ldr	r2, [r7, #8]
 8000ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800100a:	4a04      	ldr	r2, [pc, #16]	@ (800101c <__NVIC_SetPriorityGrouping+0x44>)
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	60d3      	str	r3, [r2, #12]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <__NVIC_GetPriorityGrouping>:
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001024:	4b04      	ldr	r3, [pc, #16]	@ (8001038 <__NVIC_GetPriorityGrouping+0x18>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	0a1b      	lsrs	r3, r3, #8
 800102a:	f003 0307 	and.w	r3, r3, #7
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001108:	d301      	bcc.n	800110e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800110a:	2301      	movs	r3, #1
 800110c:	e00f      	b.n	800112e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <SysTick_Config+0x40>)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3b01      	subs	r3, #1
 8001114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001116:	210f      	movs	r1, #15
 8001118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800111c:	f7ff ff8e 	bl	800103c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x40>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x40>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff47 	bl	8000fd8 <__NVIC_SetPriorityGrouping>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001164:	f7ff ff5c 	bl	8001020 <__NVIC_GetPriorityGrouping>
 8001168:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	6978      	ldr	r0, [r7, #20]
 8001170:	f7ff ff8e 	bl	8001090 <NVIC_EncodePriority>
 8001174:	4602      	mov	r2, r0
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff5d 	bl	800103c <__NVIC_SetPriority>
}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffb0 	bl	80010f8 <SysTick_Config>
 8001198:	4603      	mov	r3, r0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <HAL_PWREx_GetVoltageRange+0x18>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40007000 	.word	0x40007000

080011c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011ce:	d130      	bne.n	8001232 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011d0:	4b23      	ldr	r3, [pc, #140]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011dc:	d038      	beq.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001264 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2232      	movs	r2, #50	@ 0x32
 80011f4:	fb02 f303 	mul.w	r3, r2, r3
 80011f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001268 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	0c9b      	lsrs	r3, r3, #18
 8001200:	3301      	adds	r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001204:	e002      	b.n	800120c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	3b01      	subs	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001218:	d102      	bne.n	8001220 <HAL_PWREx_ControlVoltageScaling+0x60>
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1f2      	bne.n	8001206 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800122c:	d110      	bne.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e00f      	b.n	8001252 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800123a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800123e:	d007      	beq.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001240:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001248:	4a05      	ldr	r2, [pc, #20]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800124e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	40007000 	.word	0x40007000
 8001264:	20000000 	.word	0x20000000
 8001268:	431bde83 	.word	0x431bde83

0800126c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e3ca      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800127e:	4b97      	ldr	r3, [pc, #604]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
 8001286:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001288:	4b94      	ldr	r3, [pc, #592]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0310 	and.w	r3, r3, #16
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 80e4 	beq.w	8001468 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d007      	beq.n	80012b6 <HAL_RCC_OscConfig+0x4a>
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	2b0c      	cmp	r3, #12
 80012aa:	f040 808b 	bne.w	80013c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	f040 8087 	bne.w	80013c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012b6:	4b89      	ldr	r3, [pc, #548]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d005      	beq.n	80012ce <HAL_RCC_OscConfig+0x62>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e3a2      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6a1a      	ldr	r2, [r3, #32]
 80012d2:	4b82      	ldr	r3, [pc, #520]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d004      	beq.n	80012e8 <HAL_RCC_OscConfig+0x7c>
 80012de:	4b7f      	ldr	r3, [pc, #508]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012e6:	e005      	b.n	80012f4 <HAL_RCC_OscConfig+0x88>
 80012e8:	4b7c      	ldr	r3, [pc, #496]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012ee:	091b      	lsrs	r3, r3, #4
 80012f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d223      	bcs.n	8001340 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fd1d 	bl	8001d3c <RCC_SetFlashLatencyFromMSIRange>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e383      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800130c:	4b73      	ldr	r3, [pc, #460]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a72      	ldr	r2, [pc, #456]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001312:	f043 0308 	orr.w	r3, r3, #8
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	4b70      	ldr	r3, [pc, #448]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a1b      	ldr	r3, [r3, #32]
 8001324:	496d      	ldr	r1, [pc, #436]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001326:	4313      	orrs	r3, r2
 8001328:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800132a:	4b6c      	ldr	r3, [pc, #432]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	4968      	ldr	r1, [pc, #416]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800133a:	4313      	orrs	r3, r2
 800133c:	604b      	str	r3, [r1, #4]
 800133e:	e025      	b.n	800138c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001340:	4b66      	ldr	r3, [pc, #408]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a65      	ldr	r2, [pc, #404]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b63      	ldr	r3, [pc, #396]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	4960      	ldr	r1, [pc, #384]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800135e:	4b5f      	ldr	r3, [pc, #380]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	495b      	ldr	r1, [pc, #364]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800136e:	4313      	orrs	r3, r2
 8001370:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d109      	bne.n	800138c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	4618      	mov	r0, r3
 800137e:	f000 fcdd 	bl	8001d3c <RCC_SetFlashLatencyFromMSIRange>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e343      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800138c:	f000 fc4a 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 8001390:	4602      	mov	r2, r0
 8001392:	4b52      	ldr	r3, [pc, #328]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	091b      	lsrs	r3, r3, #4
 8001398:	f003 030f 	and.w	r3, r3, #15
 800139c:	4950      	ldr	r1, [pc, #320]	@ (80014e0 <HAL_RCC_OscConfig+0x274>)
 800139e:	5ccb      	ldrb	r3, [r1, r3]
 80013a0:	f003 031f 	and.w	r3, r3, #31
 80013a4:	fa22 f303 	lsr.w	r3, r2, r3
 80013a8:	4a4e      	ldr	r2, [pc, #312]	@ (80014e4 <HAL_RCC_OscConfig+0x278>)
 80013aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013ac:	4b4e      	ldr	r3, [pc, #312]	@ (80014e8 <HAL_RCC_OscConfig+0x27c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fd91 	bl	8000ed8 <HAL_InitTick>
 80013b6:	4603      	mov	r3, r0
 80013b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d052      	beq.n	8001466 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	e327      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d032      	beq.n	8001432 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013cc:	4b43      	ldr	r3, [pc, #268]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a42      	ldr	r2, [pc, #264]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013d2:	f043 0301 	orr.w	r3, r3, #1
 80013d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013d8:	f7ff fdce 	bl	8000f78 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013e0:	f7ff fdca 	bl	8000f78 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e310      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013f2:	4b3a      	ldr	r3, [pc, #232]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d0f0      	beq.n	80013e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013fe:	4b37      	ldr	r3, [pc, #220]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a36      	ldr	r2, [pc, #216]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001404:	f043 0308 	orr.w	r3, r3, #8
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	4b34      	ldr	r3, [pc, #208]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	4931      	ldr	r1, [pc, #196]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001418:	4313      	orrs	r3, r2
 800141a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800141c:	4b2f      	ldr	r3, [pc, #188]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	021b      	lsls	r3, r3, #8
 800142a:	492c      	ldr	r1, [pc, #176]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800142c:	4313      	orrs	r3, r2
 800142e:	604b      	str	r3, [r1, #4]
 8001430:	e01a      	b.n	8001468 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001432:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a29      	ldr	r2, [pc, #164]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001438:	f023 0301 	bic.w	r3, r3, #1
 800143c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800143e:	f7ff fd9b 	bl	8000f78 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001446:	f7ff fd97 	bl	8000f78 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e2dd      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001458:	4b20      	ldr	r3, [pc, #128]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1f0      	bne.n	8001446 <HAL_RCC_OscConfig+0x1da>
 8001464:	e000      	b.n	8001468 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001466:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d074      	beq.n	800155e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	2b08      	cmp	r3, #8
 8001478:	d005      	beq.n	8001486 <HAL_RCC_OscConfig+0x21a>
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2b0c      	cmp	r3, #12
 800147e:	d10e      	bne.n	800149e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	2b03      	cmp	r3, #3
 8001484:	d10b      	bne.n	800149e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001486:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d064      	beq.n	800155c <HAL_RCC_OscConfig+0x2f0>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d160      	bne.n	800155c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e2ba      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a6:	d106      	bne.n	80014b6 <HAL_RCC_OscConfig+0x24a>
 80014a8:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a0b      	ldr	r2, [pc, #44]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	e026      	b.n	8001504 <HAL_RCC_OscConfig+0x298>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014be:	d115      	bne.n	80014ec <HAL_RCC_OscConfig+0x280>
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a02      	ldr	r2, [pc, #8]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	e014      	b.n	8001504 <HAL_RCC_OscConfig+0x298>
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000
 80014e0:	08003220 	.word	0x08003220
 80014e4:	20000000 	.word	0x20000000
 80014e8:	20000004 	.word	0x20000004
 80014ec:	4ba0      	ldr	r3, [pc, #640]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a9f      	ldr	r2, [pc, #636]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a9c      	ldr	r2, [pc, #624]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d013      	beq.n	8001534 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150c:	f7ff fd34 	bl	8000f78 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001514:	f7ff fd30 	bl	8000f78 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b64      	cmp	r3, #100	@ 0x64
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e276      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001526:	4b92      	ldr	r3, [pc, #584]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0x2a8>
 8001532:	e014      	b.n	800155e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001534:	f7ff fd20 	bl	8000f78 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800153c:	f7ff fd1c 	bl	8000f78 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b64      	cmp	r3, #100	@ 0x64
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e262      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800154e:	4b88      	ldr	r3, [pc, #544]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1f0      	bne.n	800153c <HAL_RCC_OscConfig+0x2d0>
 800155a:	e000      	b.n	800155e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d060      	beq.n	800162c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b04      	cmp	r3, #4
 800156e:	d005      	beq.n	800157c <HAL_RCC_OscConfig+0x310>
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	2b0c      	cmp	r3, #12
 8001574:	d119      	bne.n	80015aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d116      	bne.n	80015aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800157c:	4b7c      	ldr	r3, [pc, #496]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_RCC_OscConfig+0x328>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e23f      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001594:	4b76      	ldr	r3, [pc, #472]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	061b      	lsls	r3, r3, #24
 80015a2:	4973      	ldr	r1, [pc, #460]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015a8:	e040      	b.n	800162c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d023      	beq.n	80015fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b2:	4b6f      	ldr	r3, [pc, #444]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a6e      	ldr	r2, [pc, #440]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015be:	f7ff fcdb 	bl	8000f78 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff fcd7 	bl	8000f78 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e21d      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015d8:	4b65      	ldr	r3, [pc, #404]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	4b62      	ldr	r3, [pc, #392]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	061b      	lsls	r3, r3, #24
 80015f2:	495f      	ldr	r1, [pc, #380]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	604b      	str	r3, [r1, #4]
 80015f8:	e018      	b.n	800162c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001606:	f7ff fcb7 	bl	8000f78 <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff fcb3 	bl	8000f78 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e1f9      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001620:	4b53      	ldr	r3, [pc, #332]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1f0      	bne.n	800160e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	2b00      	cmp	r3, #0
 8001636:	d03c      	beq.n	80016b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d01c      	beq.n	800167a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001640:	4b4b      	ldr	r3, [pc, #300]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001646:	4a4a      	ldr	r2, [pc, #296]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001650:	f7ff fc92 	bl	8000f78 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001658:	f7ff fc8e 	bl	8000f78 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e1d4      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800166a:	4b41      	ldr	r3, [pc, #260]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800166c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d0ef      	beq.n	8001658 <HAL_RCC_OscConfig+0x3ec>
 8001678:	e01b      	b.n	80016b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800167a:	4b3d      	ldr	r3, [pc, #244]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800167c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001680:	4a3b      	ldr	r2, [pc, #236]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001682:	f023 0301 	bic.w	r3, r3, #1
 8001686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168a:	f7ff fc75 	bl	8000f78 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001692:	f7ff fc71 	bl	8000f78 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e1b7      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016a4:	4b32      	ldr	r3, [pc, #200]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1ef      	bne.n	8001692 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 80a6 	beq.w	800180c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d10d      	bne.n	80016ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016d0:	4b27      	ldr	r3, [pc, #156]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d4:	4a26      	ldr	r2, [pc, #152]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016da:	6593      	str	r3, [r2, #88]	@ 0x58
 80016dc:	4b24      	ldr	r3, [pc, #144]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016e8:	2301      	movs	r3, #1
 80016ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ec:	4b21      	ldr	r3, [pc, #132]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d118      	bne.n	800172a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001702:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001704:	f7ff fc38 	bl	8000f78 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170c:	f7ff fc34 	bl	8000f78 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e17a      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f0      	beq.n	800170c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d108      	bne.n	8001744 <HAL_RCC_OscConfig+0x4d8>
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001742:	e029      	b.n	8001798 <HAL_RCC_OscConfig+0x52c>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b05      	cmp	r3, #5
 800174a:	d115      	bne.n	8001778 <HAL_RCC_OscConfig+0x50c>
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800174e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001752:	4a07      	ldr	r2, [pc, #28]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800175c:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800175e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001762:	4a03      	ldr	r2, [pc, #12]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800176c:	e014      	b.n	8001798 <HAL_RCC_OscConfig+0x52c>
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	40007000 	.word	0x40007000
 8001778:	4b9c      	ldr	r3, [pc, #624]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800177a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177e:	4a9b      	ldr	r2, [pc, #620]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001788:	4b98      	ldr	r3, [pc, #608]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800178a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800178e:	4a97      	ldr	r2, [pc, #604]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001790:	f023 0304 	bic.w	r3, r3, #4
 8001794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d016      	beq.n	80017ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a0:	f7ff fbea 	bl	8000f78 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a8:	f7ff fbe6 	bl	8000f78 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e12a      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017be:	4b8b      	ldr	r3, [pc, #556]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80017c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0ed      	beq.n	80017a8 <HAL_RCC_OscConfig+0x53c>
 80017cc:	e015      	b.n	80017fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ce:	f7ff fbd3 	bl	8000f78 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017d4:	e00a      	b.n	80017ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d6:	f7ff fbcf 	bl	8000f78 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e113      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017ec:	4b7f      	ldr	r3, [pc, #508]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80017ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1ed      	bne.n	80017d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017fa:	7ffb      	ldrb	r3, [r7, #31]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d105      	bne.n	800180c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001800:	4b7a      	ldr	r3, [pc, #488]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001804:	4a79      	ldr	r2, [pc, #484]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800180a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 80fe 	beq.w	8001a12 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800181a:	2b02      	cmp	r3, #2
 800181c:	f040 80d0 	bne.w	80019c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001820:	4b72      	ldr	r3, [pc, #456]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f003 0203 	and.w	r2, r3, #3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001830:	429a      	cmp	r2, r3
 8001832:	d130      	bne.n	8001896 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	3b01      	subs	r3, #1
 8001840:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001842:	429a      	cmp	r2, r3
 8001844:	d127      	bne.n	8001896 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001850:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001852:	429a      	cmp	r2, r3
 8001854:	d11f      	bne.n	8001896 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001860:	2a07      	cmp	r2, #7
 8001862:	bf14      	ite	ne
 8001864:	2201      	movne	r2, #1
 8001866:	2200      	moveq	r2, #0
 8001868:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800186a:	4293      	cmp	r3, r2
 800186c:	d113      	bne.n	8001896 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	3b01      	subs	r3, #1
 800187c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800187e:	429a      	cmp	r2, r3
 8001880:	d109      	bne.n	8001896 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188c:	085b      	lsrs	r3, r3, #1
 800188e:	3b01      	subs	r3, #1
 8001890:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001892:	429a      	cmp	r2, r3
 8001894:	d06e      	beq.n	8001974 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	2b0c      	cmp	r3, #12
 800189a:	d069      	beq.n	8001970 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800189c:	4b53      	ldr	r3, [pc, #332]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d105      	bne.n	80018b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018a8:	4b50      	ldr	r3, [pc, #320]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e0ad      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018b8:	4b4c      	ldr	r3, [pc, #304]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a4b      	ldr	r2, [pc, #300]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80018be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018c4:	f7ff fb58 	bl	8000f78 <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018cc:	f7ff fb54 	bl	8000f78 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e09a      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018de:	4b43      	ldr	r3, [pc, #268]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f0      	bne.n	80018cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ea:	4b40      	ldr	r3, [pc, #256]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80018ec:	68da      	ldr	r2, [r3, #12]
 80018ee:	4b40      	ldr	r3, [pc, #256]	@ (80019f0 <HAL_RCC_OscConfig+0x784>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80018fa:	3a01      	subs	r2, #1
 80018fc:	0112      	lsls	r2, r2, #4
 80018fe:	4311      	orrs	r1, r2
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001904:	0212      	lsls	r2, r2, #8
 8001906:	4311      	orrs	r1, r2
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800190c:	0852      	lsrs	r2, r2, #1
 800190e:	3a01      	subs	r2, #1
 8001910:	0552      	lsls	r2, r2, #21
 8001912:	4311      	orrs	r1, r2
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001918:	0852      	lsrs	r2, r2, #1
 800191a:	3a01      	subs	r2, #1
 800191c:	0652      	lsls	r2, r2, #25
 800191e:	4311      	orrs	r1, r2
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001924:	0912      	lsrs	r2, r2, #4
 8001926:	0452      	lsls	r2, r2, #17
 8001928:	430a      	orrs	r2, r1
 800192a:	4930      	ldr	r1, [pc, #192]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800192c:	4313      	orrs	r3, r2
 800192e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001930:	4b2e      	ldr	r3, [pc, #184]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a2d      	ldr	r2, [pc, #180]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001936:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800193a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800193c:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	4a2a      	ldr	r2, [pc, #168]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001942:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001946:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001948:	f7ff fb16 	bl	8000f78 <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001950:	f7ff fb12 	bl	8000f78 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e058      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001962:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f0      	beq.n	8001950 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800196e:	e050      	b.n	8001a12 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e04f      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d148      	bne.n	8001a12 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001980:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800198a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800198c:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	4a16      	ldr	r2, [pc, #88]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 8001992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001996:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001998:	f7ff faee 	bl	8000f78 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a0:	f7ff faea 	bl	8000f78 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e030      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b2:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x734>
 80019be:	e028      	b.n	8001a12 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d023      	beq.n	8001a0e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c6:	4b09      	ldr	r3, [pc, #36]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a08      	ldr	r2, [pc, #32]	@ (80019ec <HAL_RCC_OscConfig+0x780>)
 80019cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d2:	f7ff fad1 	bl	8000f78 <HAL_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d8:	e00c      	b.n	80019f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019da:	f7ff facd 	bl	8000f78 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d905      	bls.n	80019f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e013      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
 80019ec:	40021000 	.word	0x40021000
 80019f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <HAL_RCC_OscConfig+0x7b0>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1ec      	bne.n	80019da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_RCC_OscConfig+0x7b0>)
 8001a02:	68da      	ldr	r2, [r3, #12]
 8001a04:	4905      	ldr	r1, [pc, #20]	@ (8001a1c <HAL_RCC_OscConfig+0x7b0>)
 8001a06:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <HAL_RCC_OscConfig+0x7b4>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	60cb      	str	r3, [r1, #12]
 8001a0c:	e001      	b.n	8001a12 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3720      	adds	r7, #32
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	feeefffc 	.word	0xfeeefffc

08001a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d101      	bne.n	8001a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e0e7      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a38:	4b75      	ldr	r3, [pc, #468]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d910      	bls.n	8001a68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a46:	4b72      	ldr	r3, [pc, #456]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 0207 	bic.w	r2, r3, #7
 8001a4e:	4970      	ldr	r1, [pc, #448]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a56:	4b6e      	ldr	r3, [pc, #440]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d001      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0cf      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d010      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	4b66      	ldr	r3, [pc, #408]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d908      	bls.n	8001a96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a84:	4b63      	ldr	r3, [pc, #396]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4960      	ldr	r1, [pc, #384]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d04c      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d107      	bne.n	8001aba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aaa:	4b5a      	ldr	r3, [pc, #360]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d121      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e0a6      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d107      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ac2:	4b54      	ldr	r3, [pc, #336]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d115      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e09a      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ada:	4b4e      	ldr	r3, [pc, #312]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d109      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e08e      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aea:	4b4a      	ldr	r3, [pc, #296]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e086      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001afa:	4b46      	ldr	r3, [pc, #280]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f023 0203 	bic.w	r2, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	4943      	ldr	r1, [pc, #268]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b0c:	f7ff fa34 	bl	8000f78 <HAL_GetTick>
 8001b10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b12:	e00a      	b.n	8001b2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b14:	f7ff fa30 	bl	8000f78 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e06e      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 020c 	and.w	r2, r3, #12
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d1eb      	bne.n	8001b14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d010      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	4b31      	ldr	r3, [pc, #196]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d208      	bcs.n	8001b6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b58:	4b2e      	ldr	r3, [pc, #184]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	492b      	ldr	r1, [pc, #172]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b6a:	4b29      	ldr	r3, [pc, #164]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d210      	bcs.n	8001b9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b78:	4b25      	ldr	r3, [pc, #148]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 0207 	bic.w	r2, r3, #7
 8001b80:	4923      	ldr	r1, [pc, #140]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b88:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d001      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e036      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d008      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	4918      	ldr	r1, [pc, #96]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d009      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bc4:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4910      	ldr	r1, [pc, #64]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bd8:	f000 f824 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	f003 030f 	and.w	r3, r3, #15
 8001be8:	490b      	ldr	r1, [pc, #44]	@ (8001c18 <HAL_RCC_ClockConfig+0x1f4>)
 8001bea:	5ccb      	ldrb	r3, [r1, r3]
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf4:	4a09      	ldr	r2, [pc, #36]	@ (8001c1c <HAL_RCC_ClockConfig+0x1f8>)
 8001bf6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_RCC_ClockConfig+0x1fc>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff f96b 	bl	8000ed8 <HAL_InitTick>
 8001c02:	4603      	mov	r3, r0
 8001c04:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c06:	7afb      	ldrb	r3, [r7, #11]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40022000 	.word	0x40022000
 8001c14:	40021000 	.word	0x40021000
 8001c18:	08003220 	.word	0x08003220
 8001c1c:	20000000 	.word	0x20000000
 8001c20:	20000004 	.word	0x20000004

08001c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b089      	sub	sp, #36	@ 0x24
 8001c28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c32:	4b3e      	ldr	r3, [pc, #248]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c3c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_GetSysClockFreq+0x34>
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d121      	bne.n	8001c96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d11e      	bne.n	8001c96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c58:	4b34      	ldr	r3, [pc, #208]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d107      	bne.n	8001c74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c64:	4b31      	ldr	r3, [pc, #196]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c6a:	0a1b      	lsrs	r3, r3, #8
 8001c6c:	f003 030f 	and.w	r3, r3, #15
 8001c70:	61fb      	str	r3, [r7, #28]
 8001c72:	e005      	b.n	8001c80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c74:	4b2d      	ldr	r3, [pc, #180]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	091b      	lsrs	r3, r3, #4
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c80:	4a2b      	ldr	r2, [pc, #172]	@ (8001d30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10d      	bne.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c94:	e00a      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d102      	bne.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c9c:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c9e:	61bb      	str	r3, [r7, #24]
 8001ca0:	e004      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d101      	bne.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ca8:	4b23      	ldr	r3, [pc, #140]	@ (8001d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001caa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	2b0c      	cmp	r3, #12
 8001cb0:	d134      	bne.n	8001d1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d003      	beq.n	8001cca <HAL_RCC_GetSysClockFreq+0xa6>
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	d003      	beq.n	8001cd0 <HAL_RCC_GetSysClockFreq+0xac>
 8001cc8:	e005      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001ccc:	617b      	str	r3, [r7, #20]
      break;
 8001cce:	e005      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001cd0:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cd2:	617b      	str	r3, [r7, #20]
      break;
 8001cd4:	e002      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	617b      	str	r3, [r7, #20]
      break;
 8001cda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cdc:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	091b      	lsrs	r3, r3, #4
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	0a1b      	lsrs	r3, r3, #8
 8001cf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	fb03 f202 	mul.w	r2, r3, r2
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d02:	4b0a      	ldr	r3, [pc, #40]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	0e5b      	lsrs	r3, r3, #25
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d1c:	69bb      	ldr	r3, [r7, #24]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	08003230 	.word	0x08003230
 8001d34:	00f42400 	.word	0x00f42400
 8001d38:	007a1200 	.word	0x007a1200

08001d3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d48:	4b2a      	ldr	r3, [pc, #168]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d54:	f7ff fa26 	bl	80011a4 <HAL_PWREx_GetVoltageRange>
 8001d58:	6178      	str	r0, [r7, #20]
 8001d5a:	e014      	b.n	8001d86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d5c:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d60:	4a24      	ldr	r2, [pc, #144]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d68:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d74:	f7ff fa16 	bl	80011a4 <HAL_PWREx_GetVoltageRange>
 8001d78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d8c:	d10b      	bne.n	8001da6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b80      	cmp	r3, #128	@ 0x80
 8001d92:	d919      	bls.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2ba0      	cmp	r3, #160	@ 0xa0
 8001d98:	d902      	bls.n	8001da0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	613b      	str	r3, [r7, #16]
 8001d9e:	e013      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001da0:	2301      	movs	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	e010      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b80      	cmp	r3, #128	@ 0x80
 8001daa:	d902      	bls.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001dac:	2303      	movs	r3, #3
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	e00a      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b80      	cmp	r3, #128	@ 0x80
 8001db6:	d102      	bne.n	8001dbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001db8:	2302      	movs	r3, #2
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	e004      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b70      	cmp	r3, #112	@ 0x70
 8001dc2:	d101      	bne.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f023 0207 	bic.w	r2, r3, #7
 8001dd0:	4909      	ldr	r1, [pc, #36]	@ (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dd8:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d001      	beq.n	8001dea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40022000 	.word	0x40022000

08001dfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e04:	2300      	movs	r3, #0
 8001e06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e08:	2300      	movs	r3, #0
 8001e0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d041      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e20:	d02a      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e22:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e26:	d824      	bhi.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e2c:	d008      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e32:	d81e      	bhi.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00a      	beq.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e3c:	d010      	beq.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e3e:	e018      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e40:	4b86      	ldr	r3, [pc, #536]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	4a85      	ldr	r2, [pc, #532]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e4c:	e015      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3304      	adds	r3, #4
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fabb 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e5e:	e00c      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3320      	adds	r3, #32
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 fba6 	bl	80025b8 <RCCEx_PLLSAI2_Config>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e70:	e003      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	74fb      	strb	r3, [r7, #19]
      break;
 8001e76:	e000      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e7a:	7cfb      	ldrb	r3, [r7, #19]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d10b      	bne.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e80:	4b76      	ldr	r3, [pc, #472]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e8e:	4973      	ldr	r1, [pc, #460]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001e96:	e001      	b.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e98:	7cfb      	ldrb	r3, [r7, #19]
 8001e9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d041      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001eac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001eb0:	d02a      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001eb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001eb6:	d824      	bhi.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001eb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001ebc:	d008      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001ebe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001ec2:	d81e      	bhi.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00a      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001ec8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ecc:	d010      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ece:	e018      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ed0:	4b62      	ldr	r3, [pc, #392]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	4a61      	ldr	r2, [pc, #388]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eda:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001edc:	e015      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 fa73 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 8001eea:	4603      	mov	r3, r0
 8001eec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001eee:	e00c      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3320      	adds	r3, #32
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 fb5e 	bl	80025b8 <RCCEx_PLLSAI2_Config>
 8001efc:	4603      	mov	r3, r0
 8001efe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f00:	e003      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	74fb      	strb	r3, [r7, #19]
      break;
 8001f06:	e000      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f0a:	7cfb      	ldrb	r3, [r7, #19]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10b      	bne.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f10:	4b52      	ldr	r3, [pc, #328]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f1e:	494f      	ldr	r1, [pc, #316]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f26:	e001      	b.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f28:	7cfb      	ldrb	r3, [r7, #19]
 8001f2a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80a0 	beq.w	800207a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f3e:	4b47      	ldr	r3, [pc, #284]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f4e:	2300      	movs	r3, #0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00d      	beq.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f54:	4b41      	ldr	r3, [pc, #260]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	4a40      	ldr	r2, [pc, #256]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f60:	4b3e      	ldr	r3, [pc, #248]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f70:	4b3b      	ldr	r3, [pc, #236]	@ (8002060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a3a      	ldr	r2, [pc, #232]	@ (8002060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f7c:	f7fe fffc 	bl	8000f78 <HAL_GetTick>
 8001f80:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f82:	e009      	b.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f84:	f7fe fff8 	bl	8000f78 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d902      	bls.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	74fb      	strb	r3, [r7, #19]
        break;
 8001f96:	e005      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f98:	4b31      	ldr	r3, [pc, #196]	@ (8002060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0ef      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001fa4:	7cfb      	ldrb	r3, [r7, #19]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d15c      	bne.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001faa:	4b2c      	ldr	r3, [pc, #176]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fb4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01f      	beq.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fc2:	697a      	ldr	r2, [r7, #20]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d019      	beq.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fc8:	4b24      	ldr	r3, [pc, #144]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fd4:	4b21      	ldr	r3, [pc, #132]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fda:	4a20      	ldr	r2, [pc, #128]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fea:	4a1c      	ldr	r2, [pc, #112]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ff4:	4a19      	ldr	r2, [pc, #100]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d016      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002006:	f7fe ffb7 	bl	8000f78 <HAL_GetTick>
 800200a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800200c:	e00b      	b.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200e:	f7fe ffb3 	bl	8000f78 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800201c:	4293      	cmp	r3, r2
 800201e:	d902      	bls.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	74fb      	strb	r3, [r7, #19]
            break;
 8002024:	e006      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002026:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0ec      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002034:	7cfb      	ldrb	r3, [r7, #19]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10c      	bne.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800203a:	4b08      	ldr	r3, [pc, #32]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002040:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800204a:	4904      	ldr	r1, [pc, #16]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204c:	4313      	orrs	r3, r2
 800204e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002052:	e009      	b.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002054:	7cfb      	ldrb	r3, [r7, #19]
 8002056:	74bb      	strb	r3, [r7, #18]
 8002058:	e006      	b.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800205a:	bf00      	nop
 800205c:	40021000 	.word	0x40021000
 8002060:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002064:	7cfb      	ldrb	r3, [r7, #19]
 8002066:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002068:	7c7b      	ldrb	r3, [r7, #17]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d105      	bne.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800206e:	4b9e      	ldr	r3, [pc, #632]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002072:	4a9d      	ldr	r2, [pc, #628]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002074:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002078:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00a      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002086:	4b98      	ldr	r3, [pc, #608]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800208c:	f023 0203 	bic.w	r2, r3, #3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002094:	4994      	ldr	r1, [pc, #592]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002096:	4313      	orrs	r3, r2
 8002098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d00a      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020a8:	4b8f      	ldr	r3, [pc, #572]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ae:	f023 020c 	bic.w	r2, r3, #12
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020b6:	498c      	ldr	r1, [pc, #560]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00a      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020ca:	4b87      	ldr	r3, [pc, #540]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	4983      	ldr	r1, [pc, #524]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0308 	and.w	r3, r3, #8
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00a      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020ec:	4b7e      	ldr	r3, [pc, #504]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	497b      	ldr	r1, [pc, #492]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0310 	and.w	r3, r3, #16
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00a      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800210e:	4b76      	ldr	r3, [pc, #472]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002114:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800211c:	4972      	ldr	r1, [pc, #456]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800211e:	4313      	orrs	r3, r2
 8002120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0320 	and.w	r3, r3, #32
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00a      	beq.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002130:	4b6d      	ldr	r3, [pc, #436]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002136:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213e:	496a      	ldr	r1, [pc, #424]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002140:	4313      	orrs	r3, r2
 8002142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00a      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002152:	4b65      	ldr	r3, [pc, #404]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002158:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002160:	4961      	ldr	r1, [pc, #388]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002162:	4313      	orrs	r3, r2
 8002164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002174:	4b5c      	ldr	r3, [pc, #368]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800217a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	4959      	ldr	r1, [pc, #356]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002184:	4313      	orrs	r3, r2
 8002186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002196:	4b54      	ldr	r3, [pc, #336]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a4:	4950      	ldr	r1, [pc, #320]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00a      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021b8:	4b4b      	ldr	r3, [pc, #300]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c6:	4948      	ldr	r1, [pc, #288]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00a      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021da:	4b43      	ldr	r3, [pc, #268]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e8:	493f      	ldr	r1, [pc, #252]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d028      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021fc:	4b3a      	ldr	r3, [pc, #232]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800220a:	4937      	ldr	r1, [pc, #220]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800221a:	d106      	bne.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800221c:	4b32      	ldr	r3, [pc, #200]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4a31      	ldr	r2, [pc, #196]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002226:	60d3      	str	r3, [r2, #12]
 8002228:	e011      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800222e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002232:	d10c      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3304      	adds	r3, #4
 8002238:	2101      	movs	r1, #1
 800223a:	4618      	mov	r0, r3
 800223c:	f000 f8c8 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 8002240:	4603      	mov	r3, r0
 8002242:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002244:	7cfb      	ldrb	r3, [r7, #19]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800224a:	7cfb      	ldrb	r3, [r7, #19]
 800224c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d028      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800225a:	4b23      	ldr	r3, [pc, #140]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002260:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002268:	491f      	ldr	r1, [pc, #124]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226a:	4313      	orrs	r3, r2
 800226c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002278:	d106      	bne.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800227a:	4b1b      	ldr	r3, [pc, #108]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	4a1a      	ldr	r2, [pc, #104]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002284:	60d3      	str	r3, [r2, #12]
 8002286:	e011      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800228c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002290:	d10c      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3304      	adds	r3, #4
 8002296:	2101      	movs	r1, #1
 8002298:	4618      	mov	r0, r3
 800229a:	f000 f899 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 800229e:	4603      	mov	r3, r0
 80022a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022a2:	7cfb      	ldrb	r3, [r7, #19]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80022a8:	7cfb      	ldrb	r3, [r7, #19]
 80022aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d02b      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022b8:	4b0b      	ldr	r3, [pc, #44]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022c6:	4908      	ldr	r1, [pc, #32]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022d6:	d109      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d8:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4a02      	ldr	r2, [pc, #8]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022e2:	60d3      	str	r3, [r2, #12]
 80022e4:	e014      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022e6:	bf00      	nop
 80022e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022f4:	d10c      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3304      	adds	r3, #4
 80022fa:	2101      	movs	r1, #1
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 f867 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 8002302:	4603      	mov	r3, r0
 8002304:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002306:	7cfb      	ldrb	r3, [r7, #19]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800230c:	7cfb      	ldrb	r3, [r7, #19]
 800230e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d02f      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800231c:	4b2b      	ldr	r3, [pc, #172]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800231e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002322:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800232a:	4928      	ldr	r1, [pc, #160]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800232c:	4313      	orrs	r3, r2
 800232e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800233a:	d10d      	bne.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	2102      	movs	r1, #2
 8002342:	4618      	mov	r0, r3
 8002344:	f000 f844 	bl	80023d0 <RCCEx_PLLSAI1_Config>
 8002348:	4603      	mov	r3, r0
 800234a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800234c:	7cfb      	ldrb	r3, [r7, #19]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d014      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002352:	7cfb      	ldrb	r3, [r7, #19]
 8002354:	74bb      	strb	r3, [r7, #18]
 8002356:	e011      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800235c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002360:	d10c      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3320      	adds	r3, #32
 8002366:	2102      	movs	r1, #2
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f925 	bl	80025b8 <RCCEx_PLLSAI2_Config>
 800236e:	4603      	mov	r3, r0
 8002370:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002372:	7cfb      	ldrb	r3, [r7, #19]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002378:	7cfb      	ldrb	r3, [r7, #19]
 800237a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00a      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002388:	4b10      	ldr	r3, [pc, #64]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002396:	490d      	ldr	r1, [pc, #52]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00b      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023ba:	4904      	ldr	r1, [pc, #16]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40021000 	.word	0x40021000

080023d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023de:	4b75      	ldr	r3, [pc, #468]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d018      	beq.n	800241c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023ea:	4b72      	ldr	r3, [pc, #456]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0203 	and.w	r2, r3, #3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d10d      	bne.n	8002416 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
       ||
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d009      	beq.n	8002416 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002402:	4b6c      	ldr	r3, [pc, #432]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	091b      	lsrs	r3, r3, #4
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
       ||
 8002412:	429a      	cmp	r2, r3
 8002414:	d047      	beq.n	80024a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	73fb      	strb	r3, [r7, #15]
 800241a:	e044      	b.n	80024a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b03      	cmp	r3, #3
 8002422:	d018      	beq.n	8002456 <RCCEx_PLLSAI1_Config+0x86>
 8002424:	2b03      	cmp	r3, #3
 8002426:	d825      	bhi.n	8002474 <RCCEx_PLLSAI1_Config+0xa4>
 8002428:	2b01      	cmp	r3, #1
 800242a:	d002      	beq.n	8002432 <RCCEx_PLLSAI1_Config+0x62>
 800242c:	2b02      	cmp	r3, #2
 800242e:	d009      	beq.n	8002444 <RCCEx_PLLSAI1_Config+0x74>
 8002430:	e020      	b.n	8002474 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002432:	4b60      	ldr	r3, [pc, #384]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d11d      	bne.n	800247a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002442:	e01a      	b.n	800247a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002444:	4b5b      	ldr	r3, [pc, #364]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800244c:	2b00      	cmp	r3, #0
 800244e:	d116      	bne.n	800247e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002454:	e013      	b.n	800247e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002456:	4b57      	ldr	r3, [pc, #348]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10f      	bne.n	8002482 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002462:	4b54      	ldr	r3, [pc, #336]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d109      	bne.n	8002482 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002472:	e006      	b.n	8002482 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	73fb      	strb	r3, [r7, #15]
      break;
 8002478:	e004      	b.n	8002484 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800247a:	bf00      	nop
 800247c:	e002      	b.n	8002484 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800247e:	bf00      	nop
 8002480:	e000      	b.n	8002484 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002482:	bf00      	nop
    }

    if(status == HAL_OK)
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10d      	bne.n	80024a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800248a:	4b4a      	ldr	r3, [pc, #296]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6819      	ldr	r1, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	3b01      	subs	r3, #1
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	430b      	orrs	r3, r1
 80024a0:	4944      	ldr	r1, [pc, #272]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d17d      	bne.n	80025a8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024ac:	4b41      	ldr	r3, [pc, #260]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a40      	ldr	r2, [pc, #256]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80024b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024b8:	f7fe fd5e 	bl	8000f78 <HAL_GetTick>
 80024bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024be:	e009      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024c0:	f7fe fd5a 	bl	8000f78 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d902      	bls.n	80024d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	73fb      	strb	r3, [r7, #15]
        break;
 80024d2:	e005      	b.n	80024e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024d4:	4b37      	ldr	r3, [pc, #220]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1ef      	bne.n	80024c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d160      	bne.n	80025a8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d111      	bne.n	8002510 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024ec:	4b31      	ldr	r3, [pc, #196]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80024f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	6892      	ldr	r2, [r2, #8]
 80024fc:	0211      	lsls	r1, r2, #8
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68d2      	ldr	r2, [r2, #12]
 8002502:	0912      	lsrs	r2, r2, #4
 8002504:	0452      	lsls	r2, r2, #17
 8002506:	430a      	orrs	r2, r1
 8002508:	492a      	ldr	r1, [pc, #168]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800250a:	4313      	orrs	r3, r2
 800250c:	610b      	str	r3, [r1, #16]
 800250e:	e027      	b.n	8002560 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d112      	bne.n	800253c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002516:	4b27      	ldr	r3, [pc, #156]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800251e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6892      	ldr	r2, [r2, #8]
 8002526:	0211      	lsls	r1, r2, #8
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6912      	ldr	r2, [r2, #16]
 800252c:	0852      	lsrs	r2, r2, #1
 800252e:	3a01      	subs	r2, #1
 8002530:	0552      	lsls	r2, r2, #21
 8002532:	430a      	orrs	r2, r1
 8002534:	491f      	ldr	r1, [pc, #124]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002536:	4313      	orrs	r3, r2
 8002538:	610b      	str	r3, [r1, #16]
 800253a:	e011      	b.n	8002560 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800253c:	4b1d      	ldr	r3, [pc, #116]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002544:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6892      	ldr	r2, [r2, #8]
 800254c:	0211      	lsls	r1, r2, #8
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6952      	ldr	r2, [r2, #20]
 8002552:	0852      	lsrs	r2, r2, #1
 8002554:	3a01      	subs	r2, #1
 8002556:	0652      	lsls	r2, r2, #25
 8002558:	430a      	orrs	r2, r1
 800255a:	4916      	ldr	r1, [pc, #88]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800255c:	4313      	orrs	r3, r2
 800255e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002560:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a13      	ldr	r2, [pc, #76]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002566:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800256a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256c:	f7fe fd04 	bl	8000f78 <HAL_GetTick>
 8002570:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002572:	e009      	b.n	8002588 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002574:	f7fe fd00 	bl	8000f78 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d902      	bls.n	8002588 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	73fb      	strb	r3, [r7, #15]
          break;
 8002586:	e005      	b.n	8002594 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002588:	4b0a      	ldr	r3, [pc, #40]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0ef      	beq.n	8002574 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d106      	bne.n	80025a8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800259a:	4b06      	ldr	r3, [pc, #24]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800259c:	691a      	ldr	r2, [r3, #16]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	4904      	ldr	r1, [pc, #16]	@ (80025b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000

080025b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025c6:	4b6a      	ldr	r3, [pc, #424]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d018      	beq.n	8002604 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025d2:	4b67      	ldr	r3, [pc, #412]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 0203 	and.w	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d10d      	bne.n	80025fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
       ||
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d009      	beq.n	80025fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025ea:	4b61      	ldr	r3, [pc, #388]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	091b      	lsrs	r3, r3, #4
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
       ||
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d047      	beq.n	800268e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	e044      	b.n	800268e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b03      	cmp	r3, #3
 800260a:	d018      	beq.n	800263e <RCCEx_PLLSAI2_Config+0x86>
 800260c:	2b03      	cmp	r3, #3
 800260e:	d825      	bhi.n	800265c <RCCEx_PLLSAI2_Config+0xa4>
 8002610:	2b01      	cmp	r3, #1
 8002612:	d002      	beq.n	800261a <RCCEx_PLLSAI2_Config+0x62>
 8002614:	2b02      	cmp	r3, #2
 8002616:	d009      	beq.n	800262c <RCCEx_PLLSAI2_Config+0x74>
 8002618:	e020      	b.n	800265c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800261a:	4b55      	ldr	r3, [pc, #340]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d11d      	bne.n	8002662 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262a:	e01a      	b.n	8002662 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800262c:	4b50      	ldr	r3, [pc, #320]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002634:	2b00      	cmp	r3, #0
 8002636:	d116      	bne.n	8002666 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800263c:	e013      	b.n	8002666 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800263e:	4b4c      	ldr	r3, [pc, #304]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10f      	bne.n	800266a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800264a:	4b49      	ldr	r3, [pc, #292]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d109      	bne.n	800266a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800265a:	e006      	b.n	800266a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e004      	b.n	800266c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002662:	bf00      	nop
 8002664:	e002      	b.n	800266c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002666:	bf00      	nop
 8002668:	e000      	b.n	800266c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800266a:	bf00      	nop
    }

    if(status == HAL_OK)
 800266c:	7bfb      	ldrb	r3, [r7, #15]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002672:	4b3f      	ldr	r3, [pc, #252]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6819      	ldr	r1, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	3b01      	subs	r3, #1
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	430b      	orrs	r3, r1
 8002688:	4939      	ldr	r1, [pc, #228]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268a:	4313      	orrs	r3, r2
 800268c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d167      	bne.n	8002764 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002694:	4b36      	ldr	r3, [pc, #216]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a35      	ldr	r2, [pc, #212]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800269a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800269e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026a0:	f7fe fc6a 	bl	8000f78 <HAL_GetTick>
 80026a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026a6:	e009      	b.n	80026bc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026a8:	f7fe fc66 	bl	8000f78 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d902      	bls.n	80026bc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	73fb      	strb	r3, [r7, #15]
        break;
 80026ba:	e005      	b.n	80026c8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1ef      	bne.n	80026a8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d14a      	bne.n	8002764 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d111      	bne.n	80026f8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026d4:	4b26      	ldr	r3, [pc, #152]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80026dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6892      	ldr	r2, [r2, #8]
 80026e4:	0211      	lsls	r1, r2, #8
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68d2      	ldr	r2, [r2, #12]
 80026ea:	0912      	lsrs	r2, r2, #4
 80026ec:	0452      	lsls	r2, r2, #17
 80026ee:	430a      	orrs	r2, r1
 80026f0:	491f      	ldr	r1, [pc, #124]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	614b      	str	r3, [r1, #20]
 80026f6:	e011      	b.n	800271c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002700:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6892      	ldr	r2, [r2, #8]
 8002708:	0211      	lsls	r1, r2, #8
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6912      	ldr	r2, [r2, #16]
 800270e:	0852      	lsrs	r2, r2, #1
 8002710:	3a01      	subs	r2, #1
 8002712:	0652      	lsls	r2, r2, #25
 8002714:	430a      	orrs	r2, r1
 8002716:	4916      	ldr	r1, [pc, #88]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002718:	4313      	orrs	r3, r2
 800271a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800271c:	4b14      	ldr	r3, [pc, #80]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a13      	ldr	r2, [pc, #76]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002726:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002728:	f7fe fc26 	bl	8000f78 <HAL_GetTick>
 800272c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800272e:	e009      	b.n	8002744 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002730:	f7fe fc22 	bl	8000f78 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d902      	bls.n	8002744 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	73fb      	strb	r3, [r7, #15]
          break;
 8002742:	e005      	b.n	8002750 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002744:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0ef      	beq.n	8002730 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d106      	bne.n	8002764 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	4904      	ldr	r1, [pc, #16]	@ (8002770 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002760:	4313      	orrs	r3, r2
 8002762:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000

08002774 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e049      	b.n	800281a <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	795b      	ldrb	r3, [r3, #5]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d105      	bne.n	800279c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7fe f97c 	bl	8000a94 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0204 	orr.w	r2, r2, #4
 80027b0:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027bc:	2b40      	cmp	r3, #64	@ 0x40
 80027be:	d104      	bne.n	80027ca <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2204      	movs	r2, #4
 80027c4:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e027      	b.n	800281a <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 80027ca:	f7fe fbd5 	bl	8000f78 <HAL_GetTick>
 80027ce:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80027d0:	e015      	b.n	80027fe <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80027d2:	f7fe fbd1 	bl	8000f78 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d90e      	bls.n	80027fe <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 0304 	and.w	r3, r3, #4
 80027ea:	2b04      	cmp	r3, #4
 80027ec:	d107      	bne.n	80027fe <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2204      	movs	r2, #4
 80027f2:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00d      	b.n	800281a <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b04      	cmp	r3, #4
 800280a:	d0e2      	beq.n	80027d2 <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <siprintf>:
 8002824:	b40e      	push	{r1, r2, r3}
 8002826:	b500      	push	{lr}
 8002828:	b09c      	sub	sp, #112	@ 0x70
 800282a:	ab1d      	add	r3, sp, #116	@ 0x74
 800282c:	9002      	str	r0, [sp, #8]
 800282e:	9006      	str	r0, [sp, #24]
 8002830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002834:	4809      	ldr	r0, [pc, #36]	@ (800285c <siprintf+0x38>)
 8002836:	9107      	str	r1, [sp, #28]
 8002838:	9104      	str	r1, [sp, #16]
 800283a:	4909      	ldr	r1, [pc, #36]	@ (8002860 <siprintf+0x3c>)
 800283c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002840:	9105      	str	r1, [sp, #20]
 8002842:	6800      	ldr	r0, [r0, #0]
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	a902      	add	r1, sp, #8
 8002848:	f000 f9a2 	bl	8002b90 <_svfiprintf_r>
 800284c:	9b02      	ldr	r3, [sp, #8]
 800284e:	2200      	movs	r2, #0
 8002850:	701a      	strb	r2, [r3, #0]
 8002852:	b01c      	add	sp, #112	@ 0x70
 8002854:	f85d eb04 	ldr.w	lr, [sp], #4
 8002858:	b003      	add	sp, #12
 800285a:	4770      	bx	lr
 800285c:	2000000c 	.word	0x2000000c
 8002860:	ffff0208 	.word	0xffff0208

08002864 <memset>:
 8002864:	4402      	add	r2, r0
 8002866:	4603      	mov	r3, r0
 8002868:	4293      	cmp	r3, r2
 800286a:	d100      	bne.n	800286e <memset+0xa>
 800286c:	4770      	bx	lr
 800286e:	f803 1b01 	strb.w	r1, [r3], #1
 8002872:	e7f9      	b.n	8002868 <memset+0x4>

08002874 <__errno>:
 8002874:	4b01      	ldr	r3, [pc, #4]	@ (800287c <__errno+0x8>)
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	2000000c 	.word	0x2000000c

08002880 <__libc_init_array>:
 8002880:	b570      	push	{r4, r5, r6, lr}
 8002882:	4d0d      	ldr	r5, [pc, #52]	@ (80028b8 <__libc_init_array+0x38>)
 8002884:	4c0d      	ldr	r4, [pc, #52]	@ (80028bc <__libc_init_array+0x3c>)
 8002886:	1b64      	subs	r4, r4, r5
 8002888:	10a4      	asrs	r4, r4, #2
 800288a:	2600      	movs	r6, #0
 800288c:	42a6      	cmp	r6, r4
 800288e:	d109      	bne.n	80028a4 <__libc_init_array+0x24>
 8002890:	4d0b      	ldr	r5, [pc, #44]	@ (80028c0 <__libc_init_array+0x40>)
 8002892:	4c0c      	ldr	r4, [pc, #48]	@ (80028c4 <__libc_init_array+0x44>)
 8002894:	f000 fc66 	bl	8003164 <_init>
 8002898:	1b64      	subs	r4, r4, r5
 800289a:	10a4      	asrs	r4, r4, #2
 800289c:	2600      	movs	r6, #0
 800289e:	42a6      	cmp	r6, r4
 80028a0:	d105      	bne.n	80028ae <__libc_init_array+0x2e>
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028a8:	4798      	blx	r3
 80028aa:	3601      	adds	r6, #1
 80028ac:	e7ee      	b.n	800288c <__libc_init_array+0xc>
 80028ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b2:	4798      	blx	r3
 80028b4:	3601      	adds	r6, #1
 80028b6:	e7f2      	b.n	800289e <__libc_init_array+0x1e>
 80028b8:	0800329c 	.word	0x0800329c
 80028bc:	0800329c 	.word	0x0800329c
 80028c0:	0800329c 	.word	0x0800329c
 80028c4:	080032a0 	.word	0x080032a0

080028c8 <__retarget_lock_acquire_recursive>:
 80028c8:	4770      	bx	lr

080028ca <__retarget_lock_release_recursive>:
 80028ca:	4770      	bx	lr

080028cc <memcpy>:
 80028cc:	440a      	add	r2, r1
 80028ce:	4291      	cmp	r1, r2
 80028d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80028d4:	d100      	bne.n	80028d8 <memcpy+0xc>
 80028d6:	4770      	bx	lr
 80028d8:	b510      	push	{r4, lr}
 80028da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028e2:	4291      	cmp	r1, r2
 80028e4:	d1f9      	bne.n	80028da <memcpy+0xe>
 80028e6:	bd10      	pop	{r4, pc}

080028e8 <_free_r>:
 80028e8:	b538      	push	{r3, r4, r5, lr}
 80028ea:	4605      	mov	r5, r0
 80028ec:	2900      	cmp	r1, #0
 80028ee:	d041      	beq.n	8002974 <_free_r+0x8c>
 80028f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028f4:	1f0c      	subs	r4, r1, #4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	bfb8      	it	lt
 80028fa:	18e4      	addlt	r4, r4, r3
 80028fc:	f000 f8e0 	bl	8002ac0 <__malloc_lock>
 8002900:	4a1d      	ldr	r2, [pc, #116]	@ (8002978 <_free_r+0x90>)
 8002902:	6813      	ldr	r3, [r2, #0]
 8002904:	b933      	cbnz	r3, 8002914 <_free_r+0x2c>
 8002906:	6063      	str	r3, [r4, #4]
 8002908:	6014      	str	r4, [r2, #0]
 800290a:	4628      	mov	r0, r5
 800290c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002910:	f000 b8dc 	b.w	8002acc <__malloc_unlock>
 8002914:	42a3      	cmp	r3, r4
 8002916:	d908      	bls.n	800292a <_free_r+0x42>
 8002918:	6820      	ldr	r0, [r4, #0]
 800291a:	1821      	adds	r1, r4, r0
 800291c:	428b      	cmp	r3, r1
 800291e:	bf01      	itttt	eq
 8002920:	6819      	ldreq	r1, [r3, #0]
 8002922:	685b      	ldreq	r3, [r3, #4]
 8002924:	1809      	addeq	r1, r1, r0
 8002926:	6021      	streq	r1, [r4, #0]
 8002928:	e7ed      	b.n	8002906 <_free_r+0x1e>
 800292a:	461a      	mov	r2, r3
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	b10b      	cbz	r3, 8002934 <_free_r+0x4c>
 8002930:	42a3      	cmp	r3, r4
 8002932:	d9fa      	bls.n	800292a <_free_r+0x42>
 8002934:	6811      	ldr	r1, [r2, #0]
 8002936:	1850      	adds	r0, r2, r1
 8002938:	42a0      	cmp	r0, r4
 800293a:	d10b      	bne.n	8002954 <_free_r+0x6c>
 800293c:	6820      	ldr	r0, [r4, #0]
 800293e:	4401      	add	r1, r0
 8002940:	1850      	adds	r0, r2, r1
 8002942:	4283      	cmp	r3, r0
 8002944:	6011      	str	r1, [r2, #0]
 8002946:	d1e0      	bne.n	800290a <_free_r+0x22>
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	6053      	str	r3, [r2, #4]
 800294e:	4408      	add	r0, r1
 8002950:	6010      	str	r0, [r2, #0]
 8002952:	e7da      	b.n	800290a <_free_r+0x22>
 8002954:	d902      	bls.n	800295c <_free_r+0x74>
 8002956:	230c      	movs	r3, #12
 8002958:	602b      	str	r3, [r5, #0]
 800295a:	e7d6      	b.n	800290a <_free_r+0x22>
 800295c:	6820      	ldr	r0, [r4, #0]
 800295e:	1821      	adds	r1, r4, r0
 8002960:	428b      	cmp	r3, r1
 8002962:	bf04      	itt	eq
 8002964:	6819      	ldreq	r1, [r3, #0]
 8002966:	685b      	ldreq	r3, [r3, #4]
 8002968:	6063      	str	r3, [r4, #4]
 800296a:	bf04      	itt	eq
 800296c:	1809      	addeq	r1, r1, r0
 800296e:	6021      	streq	r1, [r4, #0]
 8002970:	6054      	str	r4, [r2, #4]
 8002972:	e7ca      	b.n	800290a <_free_r+0x22>
 8002974:	bd38      	pop	{r3, r4, r5, pc}
 8002976:	bf00      	nop
 8002978:	200005c8 	.word	0x200005c8

0800297c <sbrk_aligned>:
 800297c:	b570      	push	{r4, r5, r6, lr}
 800297e:	4e0f      	ldr	r6, [pc, #60]	@ (80029bc <sbrk_aligned+0x40>)
 8002980:	460c      	mov	r4, r1
 8002982:	6831      	ldr	r1, [r6, #0]
 8002984:	4605      	mov	r5, r0
 8002986:	b911      	cbnz	r1, 800298e <sbrk_aligned+0x12>
 8002988:	f000 fba6 	bl	80030d8 <_sbrk_r>
 800298c:	6030      	str	r0, [r6, #0]
 800298e:	4621      	mov	r1, r4
 8002990:	4628      	mov	r0, r5
 8002992:	f000 fba1 	bl	80030d8 <_sbrk_r>
 8002996:	1c43      	adds	r3, r0, #1
 8002998:	d103      	bne.n	80029a2 <sbrk_aligned+0x26>
 800299a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800299e:	4620      	mov	r0, r4
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	1cc4      	adds	r4, r0, #3
 80029a4:	f024 0403 	bic.w	r4, r4, #3
 80029a8:	42a0      	cmp	r0, r4
 80029aa:	d0f8      	beq.n	800299e <sbrk_aligned+0x22>
 80029ac:	1a21      	subs	r1, r4, r0
 80029ae:	4628      	mov	r0, r5
 80029b0:	f000 fb92 	bl	80030d8 <_sbrk_r>
 80029b4:	3001      	adds	r0, #1
 80029b6:	d1f2      	bne.n	800299e <sbrk_aligned+0x22>
 80029b8:	e7ef      	b.n	800299a <sbrk_aligned+0x1e>
 80029ba:	bf00      	nop
 80029bc:	200005c4 	.word	0x200005c4

080029c0 <_malloc_r>:
 80029c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029c4:	1ccd      	adds	r5, r1, #3
 80029c6:	f025 0503 	bic.w	r5, r5, #3
 80029ca:	3508      	adds	r5, #8
 80029cc:	2d0c      	cmp	r5, #12
 80029ce:	bf38      	it	cc
 80029d0:	250c      	movcc	r5, #12
 80029d2:	2d00      	cmp	r5, #0
 80029d4:	4606      	mov	r6, r0
 80029d6:	db01      	blt.n	80029dc <_malloc_r+0x1c>
 80029d8:	42a9      	cmp	r1, r5
 80029da:	d904      	bls.n	80029e6 <_malloc_r+0x26>
 80029dc:	230c      	movs	r3, #12
 80029de:	6033      	str	r3, [r6, #0]
 80029e0:	2000      	movs	r0, #0
 80029e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002abc <_malloc_r+0xfc>
 80029ea:	f000 f869 	bl	8002ac0 <__malloc_lock>
 80029ee:	f8d8 3000 	ldr.w	r3, [r8]
 80029f2:	461c      	mov	r4, r3
 80029f4:	bb44      	cbnz	r4, 8002a48 <_malloc_r+0x88>
 80029f6:	4629      	mov	r1, r5
 80029f8:	4630      	mov	r0, r6
 80029fa:	f7ff ffbf 	bl	800297c <sbrk_aligned>
 80029fe:	1c43      	adds	r3, r0, #1
 8002a00:	4604      	mov	r4, r0
 8002a02:	d158      	bne.n	8002ab6 <_malloc_r+0xf6>
 8002a04:	f8d8 4000 	ldr.w	r4, [r8]
 8002a08:	4627      	mov	r7, r4
 8002a0a:	2f00      	cmp	r7, #0
 8002a0c:	d143      	bne.n	8002a96 <_malloc_r+0xd6>
 8002a0e:	2c00      	cmp	r4, #0
 8002a10:	d04b      	beq.n	8002aaa <_malloc_r+0xea>
 8002a12:	6823      	ldr	r3, [r4, #0]
 8002a14:	4639      	mov	r1, r7
 8002a16:	4630      	mov	r0, r6
 8002a18:	eb04 0903 	add.w	r9, r4, r3
 8002a1c:	f000 fb5c 	bl	80030d8 <_sbrk_r>
 8002a20:	4581      	cmp	r9, r0
 8002a22:	d142      	bne.n	8002aaa <_malloc_r+0xea>
 8002a24:	6821      	ldr	r1, [r4, #0]
 8002a26:	1a6d      	subs	r5, r5, r1
 8002a28:	4629      	mov	r1, r5
 8002a2a:	4630      	mov	r0, r6
 8002a2c:	f7ff ffa6 	bl	800297c <sbrk_aligned>
 8002a30:	3001      	adds	r0, #1
 8002a32:	d03a      	beq.n	8002aaa <_malloc_r+0xea>
 8002a34:	6823      	ldr	r3, [r4, #0]
 8002a36:	442b      	add	r3, r5
 8002a38:	6023      	str	r3, [r4, #0]
 8002a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	bb62      	cbnz	r2, 8002a9c <_malloc_r+0xdc>
 8002a42:	f8c8 7000 	str.w	r7, [r8]
 8002a46:	e00f      	b.n	8002a68 <_malloc_r+0xa8>
 8002a48:	6822      	ldr	r2, [r4, #0]
 8002a4a:	1b52      	subs	r2, r2, r5
 8002a4c:	d420      	bmi.n	8002a90 <_malloc_r+0xd0>
 8002a4e:	2a0b      	cmp	r2, #11
 8002a50:	d917      	bls.n	8002a82 <_malloc_r+0xc2>
 8002a52:	1961      	adds	r1, r4, r5
 8002a54:	42a3      	cmp	r3, r4
 8002a56:	6025      	str	r5, [r4, #0]
 8002a58:	bf18      	it	ne
 8002a5a:	6059      	strne	r1, [r3, #4]
 8002a5c:	6863      	ldr	r3, [r4, #4]
 8002a5e:	bf08      	it	eq
 8002a60:	f8c8 1000 	streq.w	r1, [r8]
 8002a64:	5162      	str	r2, [r4, r5]
 8002a66:	604b      	str	r3, [r1, #4]
 8002a68:	4630      	mov	r0, r6
 8002a6a:	f000 f82f 	bl	8002acc <__malloc_unlock>
 8002a6e:	f104 000b 	add.w	r0, r4, #11
 8002a72:	1d23      	adds	r3, r4, #4
 8002a74:	f020 0007 	bic.w	r0, r0, #7
 8002a78:	1ac2      	subs	r2, r0, r3
 8002a7a:	bf1c      	itt	ne
 8002a7c:	1a1b      	subne	r3, r3, r0
 8002a7e:	50a3      	strne	r3, [r4, r2]
 8002a80:	e7af      	b.n	80029e2 <_malloc_r+0x22>
 8002a82:	6862      	ldr	r2, [r4, #4]
 8002a84:	42a3      	cmp	r3, r4
 8002a86:	bf0c      	ite	eq
 8002a88:	f8c8 2000 	streq.w	r2, [r8]
 8002a8c:	605a      	strne	r2, [r3, #4]
 8002a8e:	e7eb      	b.n	8002a68 <_malloc_r+0xa8>
 8002a90:	4623      	mov	r3, r4
 8002a92:	6864      	ldr	r4, [r4, #4]
 8002a94:	e7ae      	b.n	80029f4 <_malloc_r+0x34>
 8002a96:	463c      	mov	r4, r7
 8002a98:	687f      	ldr	r7, [r7, #4]
 8002a9a:	e7b6      	b.n	8002a0a <_malloc_r+0x4a>
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	d1fb      	bne.n	8002a9c <_malloc_r+0xdc>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	6053      	str	r3, [r2, #4]
 8002aa8:	e7de      	b.n	8002a68 <_malloc_r+0xa8>
 8002aaa:	230c      	movs	r3, #12
 8002aac:	6033      	str	r3, [r6, #0]
 8002aae:	4630      	mov	r0, r6
 8002ab0:	f000 f80c 	bl	8002acc <__malloc_unlock>
 8002ab4:	e794      	b.n	80029e0 <_malloc_r+0x20>
 8002ab6:	6005      	str	r5, [r0, #0]
 8002ab8:	e7d6      	b.n	8002a68 <_malloc_r+0xa8>
 8002aba:	bf00      	nop
 8002abc:	200005c8 	.word	0x200005c8

08002ac0 <__malloc_lock>:
 8002ac0:	4801      	ldr	r0, [pc, #4]	@ (8002ac8 <__malloc_lock+0x8>)
 8002ac2:	f7ff bf01 	b.w	80028c8 <__retarget_lock_acquire_recursive>
 8002ac6:	bf00      	nop
 8002ac8:	200005c0 	.word	0x200005c0

08002acc <__malloc_unlock>:
 8002acc:	4801      	ldr	r0, [pc, #4]	@ (8002ad4 <__malloc_unlock+0x8>)
 8002ace:	f7ff befc 	b.w	80028ca <__retarget_lock_release_recursive>
 8002ad2:	bf00      	nop
 8002ad4:	200005c0 	.word	0x200005c0

08002ad8 <__ssputs_r>:
 8002ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002adc:	688e      	ldr	r6, [r1, #8]
 8002ade:	461f      	mov	r7, r3
 8002ae0:	42be      	cmp	r6, r7
 8002ae2:	680b      	ldr	r3, [r1, #0]
 8002ae4:	4682      	mov	sl, r0
 8002ae6:	460c      	mov	r4, r1
 8002ae8:	4690      	mov	r8, r2
 8002aea:	d82d      	bhi.n	8002b48 <__ssputs_r+0x70>
 8002aec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002af0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002af4:	d026      	beq.n	8002b44 <__ssputs_r+0x6c>
 8002af6:	6965      	ldr	r5, [r4, #20]
 8002af8:	6909      	ldr	r1, [r1, #16]
 8002afa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002afe:	eba3 0901 	sub.w	r9, r3, r1
 8002b02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b06:	1c7b      	adds	r3, r7, #1
 8002b08:	444b      	add	r3, r9
 8002b0a:	106d      	asrs	r5, r5, #1
 8002b0c:	429d      	cmp	r5, r3
 8002b0e:	bf38      	it	cc
 8002b10:	461d      	movcc	r5, r3
 8002b12:	0553      	lsls	r3, r2, #21
 8002b14:	d527      	bpl.n	8002b66 <__ssputs_r+0x8e>
 8002b16:	4629      	mov	r1, r5
 8002b18:	f7ff ff52 	bl	80029c0 <_malloc_r>
 8002b1c:	4606      	mov	r6, r0
 8002b1e:	b360      	cbz	r0, 8002b7a <__ssputs_r+0xa2>
 8002b20:	6921      	ldr	r1, [r4, #16]
 8002b22:	464a      	mov	r2, r9
 8002b24:	f7ff fed2 	bl	80028cc <memcpy>
 8002b28:	89a3      	ldrh	r3, [r4, #12]
 8002b2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b32:	81a3      	strh	r3, [r4, #12]
 8002b34:	6126      	str	r6, [r4, #16]
 8002b36:	6165      	str	r5, [r4, #20]
 8002b38:	444e      	add	r6, r9
 8002b3a:	eba5 0509 	sub.w	r5, r5, r9
 8002b3e:	6026      	str	r6, [r4, #0]
 8002b40:	60a5      	str	r5, [r4, #8]
 8002b42:	463e      	mov	r6, r7
 8002b44:	42be      	cmp	r6, r7
 8002b46:	d900      	bls.n	8002b4a <__ssputs_r+0x72>
 8002b48:	463e      	mov	r6, r7
 8002b4a:	6820      	ldr	r0, [r4, #0]
 8002b4c:	4632      	mov	r2, r6
 8002b4e:	4641      	mov	r1, r8
 8002b50:	f000 faa8 	bl	80030a4 <memmove>
 8002b54:	68a3      	ldr	r3, [r4, #8]
 8002b56:	1b9b      	subs	r3, r3, r6
 8002b58:	60a3      	str	r3, [r4, #8]
 8002b5a:	6823      	ldr	r3, [r4, #0]
 8002b5c:	4433      	add	r3, r6
 8002b5e:	6023      	str	r3, [r4, #0]
 8002b60:	2000      	movs	r0, #0
 8002b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b66:	462a      	mov	r2, r5
 8002b68:	f000 fac6 	bl	80030f8 <_realloc_r>
 8002b6c:	4606      	mov	r6, r0
 8002b6e:	2800      	cmp	r0, #0
 8002b70:	d1e0      	bne.n	8002b34 <__ssputs_r+0x5c>
 8002b72:	6921      	ldr	r1, [r4, #16]
 8002b74:	4650      	mov	r0, sl
 8002b76:	f7ff feb7 	bl	80028e8 <_free_r>
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	f8ca 3000 	str.w	r3, [sl]
 8002b80:	89a3      	ldrh	r3, [r4, #12]
 8002b82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b86:	81a3      	strh	r3, [r4, #12]
 8002b88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b8c:	e7e9      	b.n	8002b62 <__ssputs_r+0x8a>
	...

08002b90 <_svfiprintf_r>:
 8002b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b94:	4698      	mov	r8, r3
 8002b96:	898b      	ldrh	r3, [r1, #12]
 8002b98:	061b      	lsls	r3, r3, #24
 8002b9a:	b09d      	sub	sp, #116	@ 0x74
 8002b9c:	4607      	mov	r7, r0
 8002b9e:	460d      	mov	r5, r1
 8002ba0:	4614      	mov	r4, r2
 8002ba2:	d510      	bpl.n	8002bc6 <_svfiprintf_r+0x36>
 8002ba4:	690b      	ldr	r3, [r1, #16]
 8002ba6:	b973      	cbnz	r3, 8002bc6 <_svfiprintf_r+0x36>
 8002ba8:	2140      	movs	r1, #64	@ 0x40
 8002baa:	f7ff ff09 	bl	80029c0 <_malloc_r>
 8002bae:	6028      	str	r0, [r5, #0]
 8002bb0:	6128      	str	r0, [r5, #16]
 8002bb2:	b930      	cbnz	r0, 8002bc2 <_svfiprintf_r+0x32>
 8002bb4:	230c      	movs	r3, #12
 8002bb6:	603b      	str	r3, [r7, #0]
 8002bb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bbc:	b01d      	add	sp, #116	@ 0x74
 8002bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bc2:	2340      	movs	r3, #64	@ 0x40
 8002bc4:	616b      	str	r3, [r5, #20]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002bca:	2320      	movs	r3, #32
 8002bcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002bd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002bd4:	2330      	movs	r3, #48	@ 0x30
 8002bd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002d74 <_svfiprintf_r+0x1e4>
 8002bda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002bde:	f04f 0901 	mov.w	r9, #1
 8002be2:	4623      	mov	r3, r4
 8002be4:	469a      	mov	sl, r3
 8002be6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002bea:	b10a      	cbz	r2, 8002bf0 <_svfiprintf_r+0x60>
 8002bec:	2a25      	cmp	r2, #37	@ 0x25
 8002bee:	d1f9      	bne.n	8002be4 <_svfiprintf_r+0x54>
 8002bf0:	ebba 0b04 	subs.w	fp, sl, r4
 8002bf4:	d00b      	beq.n	8002c0e <_svfiprintf_r+0x7e>
 8002bf6:	465b      	mov	r3, fp
 8002bf8:	4622      	mov	r2, r4
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	4638      	mov	r0, r7
 8002bfe:	f7ff ff6b 	bl	8002ad8 <__ssputs_r>
 8002c02:	3001      	adds	r0, #1
 8002c04:	f000 80a7 	beq.w	8002d56 <_svfiprintf_r+0x1c6>
 8002c08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002c0a:	445a      	add	r2, fp
 8002c0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8002c0e:	f89a 3000 	ldrb.w	r3, [sl]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 809f 	beq.w	8002d56 <_svfiprintf_r+0x1c6>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c22:	f10a 0a01 	add.w	sl, sl, #1
 8002c26:	9304      	str	r3, [sp, #16]
 8002c28:	9307      	str	r3, [sp, #28]
 8002c2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002c2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002c30:	4654      	mov	r4, sl
 8002c32:	2205      	movs	r2, #5
 8002c34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c38:	484e      	ldr	r0, [pc, #312]	@ (8002d74 <_svfiprintf_r+0x1e4>)
 8002c3a:	f7fd fac9 	bl	80001d0 <memchr>
 8002c3e:	9a04      	ldr	r2, [sp, #16]
 8002c40:	b9d8      	cbnz	r0, 8002c7a <_svfiprintf_r+0xea>
 8002c42:	06d0      	lsls	r0, r2, #27
 8002c44:	bf44      	itt	mi
 8002c46:	2320      	movmi	r3, #32
 8002c48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c4c:	0711      	lsls	r1, r2, #28
 8002c4e:	bf44      	itt	mi
 8002c50:	232b      	movmi	r3, #43	@ 0x2b
 8002c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c56:	f89a 3000 	ldrb.w	r3, [sl]
 8002c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c5c:	d015      	beq.n	8002c8a <_svfiprintf_r+0xfa>
 8002c5e:	9a07      	ldr	r2, [sp, #28]
 8002c60:	4654      	mov	r4, sl
 8002c62:	2000      	movs	r0, #0
 8002c64:	f04f 0c0a 	mov.w	ip, #10
 8002c68:	4621      	mov	r1, r4
 8002c6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c6e:	3b30      	subs	r3, #48	@ 0x30
 8002c70:	2b09      	cmp	r3, #9
 8002c72:	d94b      	bls.n	8002d0c <_svfiprintf_r+0x17c>
 8002c74:	b1b0      	cbz	r0, 8002ca4 <_svfiprintf_r+0x114>
 8002c76:	9207      	str	r2, [sp, #28]
 8002c78:	e014      	b.n	8002ca4 <_svfiprintf_r+0x114>
 8002c7a:	eba0 0308 	sub.w	r3, r0, r8
 8002c7e:	fa09 f303 	lsl.w	r3, r9, r3
 8002c82:	4313      	orrs	r3, r2
 8002c84:	9304      	str	r3, [sp, #16]
 8002c86:	46a2      	mov	sl, r4
 8002c88:	e7d2      	b.n	8002c30 <_svfiprintf_r+0xa0>
 8002c8a:	9b03      	ldr	r3, [sp, #12]
 8002c8c:	1d19      	adds	r1, r3, #4
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	9103      	str	r1, [sp, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	bfbb      	ittet	lt
 8002c96:	425b      	neglt	r3, r3
 8002c98:	f042 0202 	orrlt.w	r2, r2, #2
 8002c9c:	9307      	strge	r3, [sp, #28]
 8002c9e:	9307      	strlt	r3, [sp, #28]
 8002ca0:	bfb8      	it	lt
 8002ca2:	9204      	strlt	r2, [sp, #16]
 8002ca4:	7823      	ldrb	r3, [r4, #0]
 8002ca6:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ca8:	d10a      	bne.n	8002cc0 <_svfiprintf_r+0x130>
 8002caa:	7863      	ldrb	r3, [r4, #1]
 8002cac:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cae:	d132      	bne.n	8002d16 <_svfiprintf_r+0x186>
 8002cb0:	9b03      	ldr	r3, [sp, #12]
 8002cb2:	1d1a      	adds	r2, r3, #4
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	9203      	str	r2, [sp, #12]
 8002cb8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002cbc:	3402      	adds	r4, #2
 8002cbe:	9305      	str	r3, [sp, #20]
 8002cc0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002d84 <_svfiprintf_r+0x1f4>
 8002cc4:	7821      	ldrb	r1, [r4, #0]
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	4650      	mov	r0, sl
 8002cca:	f7fd fa81 	bl	80001d0 <memchr>
 8002cce:	b138      	cbz	r0, 8002ce0 <_svfiprintf_r+0x150>
 8002cd0:	9b04      	ldr	r3, [sp, #16]
 8002cd2:	eba0 000a 	sub.w	r0, r0, sl
 8002cd6:	2240      	movs	r2, #64	@ 0x40
 8002cd8:	4082      	lsls	r2, r0
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	3401      	adds	r4, #1
 8002cde:	9304      	str	r3, [sp, #16]
 8002ce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ce4:	4824      	ldr	r0, [pc, #144]	@ (8002d78 <_svfiprintf_r+0x1e8>)
 8002ce6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002cea:	2206      	movs	r2, #6
 8002cec:	f7fd fa70 	bl	80001d0 <memchr>
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	d036      	beq.n	8002d62 <_svfiprintf_r+0x1d2>
 8002cf4:	4b21      	ldr	r3, [pc, #132]	@ (8002d7c <_svfiprintf_r+0x1ec>)
 8002cf6:	bb1b      	cbnz	r3, 8002d40 <_svfiprintf_r+0x1b0>
 8002cf8:	9b03      	ldr	r3, [sp, #12]
 8002cfa:	3307      	adds	r3, #7
 8002cfc:	f023 0307 	bic.w	r3, r3, #7
 8002d00:	3308      	adds	r3, #8
 8002d02:	9303      	str	r3, [sp, #12]
 8002d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d06:	4433      	add	r3, r6
 8002d08:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d0a:	e76a      	b.n	8002be2 <_svfiprintf_r+0x52>
 8002d0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d10:	460c      	mov	r4, r1
 8002d12:	2001      	movs	r0, #1
 8002d14:	e7a8      	b.n	8002c68 <_svfiprintf_r+0xd8>
 8002d16:	2300      	movs	r3, #0
 8002d18:	3401      	adds	r4, #1
 8002d1a:	9305      	str	r3, [sp, #20]
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f04f 0c0a 	mov.w	ip, #10
 8002d22:	4620      	mov	r0, r4
 8002d24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d28:	3a30      	subs	r2, #48	@ 0x30
 8002d2a:	2a09      	cmp	r2, #9
 8002d2c:	d903      	bls.n	8002d36 <_svfiprintf_r+0x1a6>
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0c6      	beq.n	8002cc0 <_svfiprintf_r+0x130>
 8002d32:	9105      	str	r1, [sp, #20]
 8002d34:	e7c4      	b.n	8002cc0 <_svfiprintf_r+0x130>
 8002d36:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e7f0      	b.n	8002d22 <_svfiprintf_r+0x192>
 8002d40:	ab03      	add	r3, sp, #12
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	462a      	mov	r2, r5
 8002d46:	4b0e      	ldr	r3, [pc, #56]	@ (8002d80 <_svfiprintf_r+0x1f0>)
 8002d48:	a904      	add	r1, sp, #16
 8002d4a:	4638      	mov	r0, r7
 8002d4c:	f3af 8000 	nop.w
 8002d50:	1c42      	adds	r2, r0, #1
 8002d52:	4606      	mov	r6, r0
 8002d54:	d1d6      	bne.n	8002d04 <_svfiprintf_r+0x174>
 8002d56:	89ab      	ldrh	r3, [r5, #12]
 8002d58:	065b      	lsls	r3, r3, #25
 8002d5a:	f53f af2d 	bmi.w	8002bb8 <_svfiprintf_r+0x28>
 8002d5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002d60:	e72c      	b.n	8002bbc <_svfiprintf_r+0x2c>
 8002d62:	ab03      	add	r3, sp, #12
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	462a      	mov	r2, r5
 8002d68:	4b05      	ldr	r3, [pc, #20]	@ (8002d80 <_svfiprintf_r+0x1f0>)
 8002d6a:	a904      	add	r1, sp, #16
 8002d6c:	4638      	mov	r0, r7
 8002d6e:	f000 f879 	bl	8002e64 <_printf_i>
 8002d72:	e7ed      	b.n	8002d50 <_svfiprintf_r+0x1c0>
 8002d74:	08003260 	.word	0x08003260
 8002d78:	0800326a 	.word	0x0800326a
 8002d7c:	00000000 	.word	0x00000000
 8002d80:	08002ad9 	.word	0x08002ad9
 8002d84:	08003266 	.word	0x08003266

08002d88 <_printf_common>:
 8002d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d8c:	4616      	mov	r6, r2
 8002d8e:	4698      	mov	r8, r3
 8002d90:	688a      	ldr	r2, [r1, #8]
 8002d92:	690b      	ldr	r3, [r1, #16]
 8002d94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	bfb8      	it	lt
 8002d9c:	4613      	movlt	r3, r2
 8002d9e:	6033      	str	r3, [r6, #0]
 8002da0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002da4:	4607      	mov	r7, r0
 8002da6:	460c      	mov	r4, r1
 8002da8:	b10a      	cbz	r2, 8002dae <_printf_common+0x26>
 8002daa:	3301      	adds	r3, #1
 8002dac:	6033      	str	r3, [r6, #0]
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	0699      	lsls	r1, r3, #26
 8002db2:	bf42      	ittt	mi
 8002db4:	6833      	ldrmi	r3, [r6, #0]
 8002db6:	3302      	addmi	r3, #2
 8002db8:	6033      	strmi	r3, [r6, #0]
 8002dba:	6825      	ldr	r5, [r4, #0]
 8002dbc:	f015 0506 	ands.w	r5, r5, #6
 8002dc0:	d106      	bne.n	8002dd0 <_printf_common+0x48>
 8002dc2:	f104 0a19 	add.w	sl, r4, #25
 8002dc6:	68e3      	ldr	r3, [r4, #12]
 8002dc8:	6832      	ldr	r2, [r6, #0]
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	42ab      	cmp	r3, r5
 8002dce:	dc26      	bgt.n	8002e1e <_printf_common+0x96>
 8002dd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002dd4:	6822      	ldr	r2, [r4, #0]
 8002dd6:	3b00      	subs	r3, #0
 8002dd8:	bf18      	it	ne
 8002dda:	2301      	movne	r3, #1
 8002ddc:	0692      	lsls	r2, r2, #26
 8002dde:	d42b      	bmi.n	8002e38 <_printf_common+0xb0>
 8002de0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002de4:	4641      	mov	r1, r8
 8002de6:	4638      	mov	r0, r7
 8002de8:	47c8      	blx	r9
 8002dea:	3001      	adds	r0, #1
 8002dec:	d01e      	beq.n	8002e2c <_printf_common+0xa4>
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	6922      	ldr	r2, [r4, #16]
 8002df2:	f003 0306 	and.w	r3, r3, #6
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	bf02      	ittt	eq
 8002dfa:	68e5      	ldreq	r5, [r4, #12]
 8002dfc:	6833      	ldreq	r3, [r6, #0]
 8002dfe:	1aed      	subeq	r5, r5, r3
 8002e00:	68a3      	ldr	r3, [r4, #8]
 8002e02:	bf0c      	ite	eq
 8002e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e08:	2500      	movne	r5, #0
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	bfc4      	itt	gt
 8002e0e:	1a9b      	subgt	r3, r3, r2
 8002e10:	18ed      	addgt	r5, r5, r3
 8002e12:	2600      	movs	r6, #0
 8002e14:	341a      	adds	r4, #26
 8002e16:	42b5      	cmp	r5, r6
 8002e18:	d11a      	bne.n	8002e50 <_printf_common+0xc8>
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	e008      	b.n	8002e30 <_printf_common+0xa8>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	4652      	mov	r2, sl
 8002e22:	4641      	mov	r1, r8
 8002e24:	4638      	mov	r0, r7
 8002e26:	47c8      	blx	r9
 8002e28:	3001      	adds	r0, #1
 8002e2a:	d103      	bne.n	8002e34 <_printf_common+0xac>
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e34:	3501      	adds	r5, #1
 8002e36:	e7c6      	b.n	8002dc6 <_printf_common+0x3e>
 8002e38:	18e1      	adds	r1, r4, r3
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	2030      	movs	r0, #48	@ 0x30
 8002e3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002e42:	4422      	add	r2, r4
 8002e44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002e48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	e7c7      	b.n	8002de0 <_printf_common+0x58>
 8002e50:	2301      	movs	r3, #1
 8002e52:	4622      	mov	r2, r4
 8002e54:	4641      	mov	r1, r8
 8002e56:	4638      	mov	r0, r7
 8002e58:	47c8      	blx	r9
 8002e5a:	3001      	adds	r0, #1
 8002e5c:	d0e6      	beq.n	8002e2c <_printf_common+0xa4>
 8002e5e:	3601      	adds	r6, #1
 8002e60:	e7d9      	b.n	8002e16 <_printf_common+0x8e>
	...

08002e64 <_printf_i>:
 8002e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e68:	7e0f      	ldrb	r7, [r1, #24]
 8002e6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002e6c:	2f78      	cmp	r7, #120	@ 0x78
 8002e6e:	4691      	mov	r9, r2
 8002e70:	4680      	mov	r8, r0
 8002e72:	460c      	mov	r4, r1
 8002e74:	469a      	mov	sl, r3
 8002e76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e7a:	d807      	bhi.n	8002e8c <_printf_i+0x28>
 8002e7c:	2f62      	cmp	r7, #98	@ 0x62
 8002e7e:	d80a      	bhi.n	8002e96 <_printf_i+0x32>
 8002e80:	2f00      	cmp	r7, #0
 8002e82:	f000 80d2 	beq.w	800302a <_printf_i+0x1c6>
 8002e86:	2f58      	cmp	r7, #88	@ 0x58
 8002e88:	f000 80b9 	beq.w	8002ffe <_printf_i+0x19a>
 8002e8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002e94:	e03a      	b.n	8002f0c <_printf_i+0xa8>
 8002e96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002e9a:	2b15      	cmp	r3, #21
 8002e9c:	d8f6      	bhi.n	8002e8c <_printf_i+0x28>
 8002e9e:	a101      	add	r1, pc, #4	@ (adr r1, 8002ea4 <_printf_i+0x40>)
 8002ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ea4:	08002efd 	.word	0x08002efd
 8002ea8:	08002f11 	.word	0x08002f11
 8002eac:	08002e8d 	.word	0x08002e8d
 8002eb0:	08002e8d 	.word	0x08002e8d
 8002eb4:	08002e8d 	.word	0x08002e8d
 8002eb8:	08002e8d 	.word	0x08002e8d
 8002ebc:	08002f11 	.word	0x08002f11
 8002ec0:	08002e8d 	.word	0x08002e8d
 8002ec4:	08002e8d 	.word	0x08002e8d
 8002ec8:	08002e8d 	.word	0x08002e8d
 8002ecc:	08002e8d 	.word	0x08002e8d
 8002ed0:	08003011 	.word	0x08003011
 8002ed4:	08002f3b 	.word	0x08002f3b
 8002ed8:	08002fcb 	.word	0x08002fcb
 8002edc:	08002e8d 	.word	0x08002e8d
 8002ee0:	08002e8d 	.word	0x08002e8d
 8002ee4:	08003033 	.word	0x08003033
 8002ee8:	08002e8d 	.word	0x08002e8d
 8002eec:	08002f3b 	.word	0x08002f3b
 8002ef0:	08002e8d 	.word	0x08002e8d
 8002ef4:	08002e8d 	.word	0x08002e8d
 8002ef8:	08002fd3 	.word	0x08002fd3
 8002efc:	6833      	ldr	r3, [r6, #0]
 8002efe:	1d1a      	adds	r2, r3, #4
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6032      	str	r2, [r6, #0]
 8002f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e09d      	b.n	800304c <_printf_i+0x1e8>
 8002f10:	6833      	ldr	r3, [r6, #0]
 8002f12:	6820      	ldr	r0, [r4, #0]
 8002f14:	1d19      	adds	r1, r3, #4
 8002f16:	6031      	str	r1, [r6, #0]
 8002f18:	0606      	lsls	r6, r0, #24
 8002f1a:	d501      	bpl.n	8002f20 <_printf_i+0xbc>
 8002f1c:	681d      	ldr	r5, [r3, #0]
 8002f1e:	e003      	b.n	8002f28 <_printf_i+0xc4>
 8002f20:	0645      	lsls	r5, r0, #25
 8002f22:	d5fb      	bpl.n	8002f1c <_printf_i+0xb8>
 8002f24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002f28:	2d00      	cmp	r5, #0
 8002f2a:	da03      	bge.n	8002f34 <_printf_i+0xd0>
 8002f2c:	232d      	movs	r3, #45	@ 0x2d
 8002f2e:	426d      	negs	r5, r5
 8002f30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f34:	4859      	ldr	r0, [pc, #356]	@ (800309c <_printf_i+0x238>)
 8002f36:	230a      	movs	r3, #10
 8002f38:	e011      	b.n	8002f5e <_printf_i+0xfa>
 8002f3a:	6821      	ldr	r1, [r4, #0]
 8002f3c:	6833      	ldr	r3, [r6, #0]
 8002f3e:	0608      	lsls	r0, r1, #24
 8002f40:	f853 5b04 	ldr.w	r5, [r3], #4
 8002f44:	d402      	bmi.n	8002f4c <_printf_i+0xe8>
 8002f46:	0649      	lsls	r1, r1, #25
 8002f48:	bf48      	it	mi
 8002f4a:	b2ad      	uxthmi	r5, r5
 8002f4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002f4e:	4853      	ldr	r0, [pc, #332]	@ (800309c <_printf_i+0x238>)
 8002f50:	6033      	str	r3, [r6, #0]
 8002f52:	bf14      	ite	ne
 8002f54:	230a      	movne	r3, #10
 8002f56:	2308      	moveq	r3, #8
 8002f58:	2100      	movs	r1, #0
 8002f5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002f5e:	6866      	ldr	r6, [r4, #4]
 8002f60:	60a6      	str	r6, [r4, #8]
 8002f62:	2e00      	cmp	r6, #0
 8002f64:	bfa2      	ittt	ge
 8002f66:	6821      	ldrge	r1, [r4, #0]
 8002f68:	f021 0104 	bicge.w	r1, r1, #4
 8002f6c:	6021      	strge	r1, [r4, #0]
 8002f6e:	b90d      	cbnz	r5, 8002f74 <_printf_i+0x110>
 8002f70:	2e00      	cmp	r6, #0
 8002f72:	d04b      	beq.n	800300c <_printf_i+0x1a8>
 8002f74:	4616      	mov	r6, r2
 8002f76:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f7a:	fb03 5711 	mls	r7, r3, r1, r5
 8002f7e:	5dc7      	ldrb	r7, [r0, r7]
 8002f80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f84:	462f      	mov	r7, r5
 8002f86:	42bb      	cmp	r3, r7
 8002f88:	460d      	mov	r5, r1
 8002f8a:	d9f4      	bls.n	8002f76 <_printf_i+0x112>
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d10b      	bne.n	8002fa8 <_printf_i+0x144>
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	07df      	lsls	r7, r3, #31
 8002f94:	d508      	bpl.n	8002fa8 <_printf_i+0x144>
 8002f96:	6923      	ldr	r3, [r4, #16]
 8002f98:	6861      	ldr	r1, [r4, #4]
 8002f9a:	4299      	cmp	r1, r3
 8002f9c:	bfde      	ittt	le
 8002f9e:	2330      	movle	r3, #48	@ 0x30
 8002fa0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002fa4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002fa8:	1b92      	subs	r2, r2, r6
 8002faa:	6122      	str	r2, [r4, #16]
 8002fac:	f8cd a000 	str.w	sl, [sp]
 8002fb0:	464b      	mov	r3, r9
 8002fb2:	aa03      	add	r2, sp, #12
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	4640      	mov	r0, r8
 8002fb8:	f7ff fee6 	bl	8002d88 <_printf_common>
 8002fbc:	3001      	adds	r0, #1
 8002fbe:	d14a      	bne.n	8003056 <_printf_i+0x1f2>
 8002fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fc4:	b004      	add	sp, #16
 8002fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	f043 0320 	orr.w	r3, r3, #32
 8002fd0:	6023      	str	r3, [r4, #0]
 8002fd2:	4833      	ldr	r0, [pc, #204]	@ (80030a0 <_printf_i+0x23c>)
 8002fd4:	2778      	movs	r7, #120	@ 0x78
 8002fd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	6831      	ldr	r1, [r6, #0]
 8002fde:	061f      	lsls	r7, r3, #24
 8002fe0:	f851 5b04 	ldr.w	r5, [r1], #4
 8002fe4:	d402      	bmi.n	8002fec <_printf_i+0x188>
 8002fe6:	065f      	lsls	r7, r3, #25
 8002fe8:	bf48      	it	mi
 8002fea:	b2ad      	uxthmi	r5, r5
 8002fec:	6031      	str	r1, [r6, #0]
 8002fee:	07d9      	lsls	r1, r3, #31
 8002ff0:	bf44      	itt	mi
 8002ff2:	f043 0320 	orrmi.w	r3, r3, #32
 8002ff6:	6023      	strmi	r3, [r4, #0]
 8002ff8:	b11d      	cbz	r5, 8003002 <_printf_i+0x19e>
 8002ffa:	2310      	movs	r3, #16
 8002ffc:	e7ac      	b.n	8002f58 <_printf_i+0xf4>
 8002ffe:	4827      	ldr	r0, [pc, #156]	@ (800309c <_printf_i+0x238>)
 8003000:	e7e9      	b.n	8002fd6 <_printf_i+0x172>
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	f023 0320 	bic.w	r3, r3, #32
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	e7f6      	b.n	8002ffa <_printf_i+0x196>
 800300c:	4616      	mov	r6, r2
 800300e:	e7bd      	b.n	8002f8c <_printf_i+0x128>
 8003010:	6833      	ldr	r3, [r6, #0]
 8003012:	6825      	ldr	r5, [r4, #0]
 8003014:	6961      	ldr	r1, [r4, #20]
 8003016:	1d18      	adds	r0, r3, #4
 8003018:	6030      	str	r0, [r6, #0]
 800301a:	062e      	lsls	r6, r5, #24
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	d501      	bpl.n	8003024 <_printf_i+0x1c0>
 8003020:	6019      	str	r1, [r3, #0]
 8003022:	e002      	b.n	800302a <_printf_i+0x1c6>
 8003024:	0668      	lsls	r0, r5, #25
 8003026:	d5fb      	bpl.n	8003020 <_printf_i+0x1bc>
 8003028:	8019      	strh	r1, [r3, #0]
 800302a:	2300      	movs	r3, #0
 800302c:	6123      	str	r3, [r4, #16]
 800302e:	4616      	mov	r6, r2
 8003030:	e7bc      	b.n	8002fac <_printf_i+0x148>
 8003032:	6833      	ldr	r3, [r6, #0]
 8003034:	1d1a      	adds	r2, r3, #4
 8003036:	6032      	str	r2, [r6, #0]
 8003038:	681e      	ldr	r6, [r3, #0]
 800303a:	6862      	ldr	r2, [r4, #4]
 800303c:	2100      	movs	r1, #0
 800303e:	4630      	mov	r0, r6
 8003040:	f7fd f8c6 	bl	80001d0 <memchr>
 8003044:	b108      	cbz	r0, 800304a <_printf_i+0x1e6>
 8003046:	1b80      	subs	r0, r0, r6
 8003048:	6060      	str	r0, [r4, #4]
 800304a:	6863      	ldr	r3, [r4, #4]
 800304c:	6123      	str	r3, [r4, #16]
 800304e:	2300      	movs	r3, #0
 8003050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003054:	e7aa      	b.n	8002fac <_printf_i+0x148>
 8003056:	6923      	ldr	r3, [r4, #16]
 8003058:	4632      	mov	r2, r6
 800305a:	4649      	mov	r1, r9
 800305c:	4640      	mov	r0, r8
 800305e:	47d0      	blx	sl
 8003060:	3001      	adds	r0, #1
 8003062:	d0ad      	beq.n	8002fc0 <_printf_i+0x15c>
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	079b      	lsls	r3, r3, #30
 8003068:	d413      	bmi.n	8003092 <_printf_i+0x22e>
 800306a:	68e0      	ldr	r0, [r4, #12]
 800306c:	9b03      	ldr	r3, [sp, #12]
 800306e:	4298      	cmp	r0, r3
 8003070:	bfb8      	it	lt
 8003072:	4618      	movlt	r0, r3
 8003074:	e7a6      	b.n	8002fc4 <_printf_i+0x160>
 8003076:	2301      	movs	r3, #1
 8003078:	4632      	mov	r2, r6
 800307a:	4649      	mov	r1, r9
 800307c:	4640      	mov	r0, r8
 800307e:	47d0      	blx	sl
 8003080:	3001      	adds	r0, #1
 8003082:	d09d      	beq.n	8002fc0 <_printf_i+0x15c>
 8003084:	3501      	adds	r5, #1
 8003086:	68e3      	ldr	r3, [r4, #12]
 8003088:	9903      	ldr	r1, [sp, #12]
 800308a:	1a5b      	subs	r3, r3, r1
 800308c:	42ab      	cmp	r3, r5
 800308e:	dcf2      	bgt.n	8003076 <_printf_i+0x212>
 8003090:	e7eb      	b.n	800306a <_printf_i+0x206>
 8003092:	2500      	movs	r5, #0
 8003094:	f104 0619 	add.w	r6, r4, #25
 8003098:	e7f5      	b.n	8003086 <_printf_i+0x222>
 800309a:	bf00      	nop
 800309c:	08003271 	.word	0x08003271
 80030a0:	08003282 	.word	0x08003282

080030a4 <memmove>:
 80030a4:	4288      	cmp	r0, r1
 80030a6:	b510      	push	{r4, lr}
 80030a8:	eb01 0402 	add.w	r4, r1, r2
 80030ac:	d902      	bls.n	80030b4 <memmove+0x10>
 80030ae:	4284      	cmp	r4, r0
 80030b0:	4623      	mov	r3, r4
 80030b2:	d807      	bhi.n	80030c4 <memmove+0x20>
 80030b4:	1e43      	subs	r3, r0, #1
 80030b6:	42a1      	cmp	r1, r4
 80030b8:	d008      	beq.n	80030cc <memmove+0x28>
 80030ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030c2:	e7f8      	b.n	80030b6 <memmove+0x12>
 80030c4:	4402      	add	r2, r0
 80030c6:	4601      	mov	r1, r0
 80030c8:	428a      	cmp	r2, r1
 80030ca:	d100      	bne.n	80030ce <memmove+0x2a>
 80030cc:	bd10      	pop	{r4, pc}
 80030ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80030d6:	e7f7      	b.n	80030c8 <memmove+0x24>

080030d8 <_sbrk_r>:
 80030d8:	b538      	push	{r3, r4, r5, lr}
 80030da:	4d06      	ldr	r5, [pc, #24]	@ (80030f4 <_sbrk_r+0x1c>)
 80030dc:	2300      	movs	r3, #0
 80030de:	4604      	mov	r4, r0
 80030e0:	4608      	mov	r0, r1
 80030e2:	602b      	str	r3, [r5, #0]
 80030e4:	f7fd fd4a 	bl	8000b7c <_sbrk>
 80030e8:	1c43      	adds	r3, r0, #1
 80030ea:	d102      	bne.n	80030f2 <_sbrk_r+0x1a>
 80030ec:	682b      	ldr	r3, [r5, #0]
 80030ee:	b103      	cbz	r3, 80030f2 <_sbrk_r+0x1a>
 80030f0:	6023      	str	r3, [r4, #0]
 80030f2:	bd38      	pop	{r3, r4, r5, pc}
 80030f4:	200005bc 	.word	0x200005bc

080030f8 <_realloc_r>:
 80030f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030fc:	4680      	mov	r8, r0
 80030fe:	4615      	mov	r5, r2
 8003100:	460c      	mov	r4, r1
 8003102:	b921      	cbnz	r1, 800310e <_realloc_r+0x16>
 8003104:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003108:	4611      	mov	r1, r2
 800310a:	f7ff bc59 	b.w	80029c0 <_malloc_r>
 800310e:	b92a      	cbnz	r2, 800311c <_realloc_r+0x24>
 8003110:	f7ff fbea 	bl	80028e8 <_free_r>
 8003114:	2400      	movs	r4, #0
 8003116:	4620      	mov	r0, r4
 8003118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800311c:	f000 f81a 	bl	8003154 <_malloc_usable_size_r>
 8003120:	4285      	cmp	r5, r0
 8003122:	4606      	mov	r6, r0
 8003124:	d802      	bhi.n	800312c <_realloc_r+0x34>
 8003126:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800312a:	d8f4      	bhi.n	8003116 <_realloc_r+0x1e>
 800312c:	4629      	mov	r1, r5
 800312e:	4640      	mov	r0, r8
 8003130:	f7ff fc46 	bl	80029c0 <_malloc_r>
 8003134:	4607      	mov	r7, r0
 8003136:	2800      	cmp	r0, #0
 8003138:	d0ec      	beq.n	8003114 <_realloc_r+0x1c>
 800313a:	42b5      	cmp	r5, r6
 800313c:	462a      	mov	r2, r5
 800313e:	4621      	mov	r1, r4
 8003140:	bf28      	it	cs
 8003142:	4632      	movcs	r2, r6
 8003144:	f7ff fbc2 	bl	80028cc <memcpy>
 8003148:	4621      	mov	r1, r4
 800314a:	4640      	mov	r0, r8
 800314c:	f7ff fbcc 	bl	80028e8 <_free_r>
 8003150:	463c      	mov	r4, r7
 8003152:	e7e0      	b.n	8003116 <_realloc_r+0x1e>

08003154 <_malloc_usable_size_r>:
 8003154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003158:	1f18      	subs	r0, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	bfbc      	itt	lt
 800315e:	580b      	ldrlt	r3, [r1, r0]
 8003160:	18c0      	addlt	r0, r0, r3
 8003162:	4770      	bx	lr

08003164 <_init>:
 8003164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003166:	bf00      	nop
 8003168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800316a:	bc08      	pop	{r3}
 800316c:	469e      	mov	lr, r3
 800316e:	4770      	bx	lr

08003170 <_fini>:
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	bf00      	nop
 8003174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003176:	bc08      	pop	{r3}
 8003178:	469e      	mov	lr, r3
 800317a:	4770      	bx	lr
