Namespace(data_out=<_io.TextIOWrapper name='results.csv' mode='w' encoding='UTF-8'>, log=<_io.TextIOWrapper name='log.txt' mode='w' encoding='UTF-8'>, gem5_binary=PosixPath('/home/danielg/gem5/build/X86/gem5.opt'), gem5_configfile=PosixPath('/home/danielg/gem5/configs/deprecated/example/se.py'), gem5cmd=['-c', './bin/zip', '--options=-v0 -c1 -w1 -i1', '--cpu-type=O3CPU', '--mem-size=8GiB', '--caches', '--l2cache', '--l1d_size=64KiB', '--l1i_size=64KiB'], gem5_checkpoints=PosixPath('in'), weightfile=['125000,./in/125000.weights', '16000000,./in/16000000.weights', '4000000,./in/4000000.weights'], time=PosixPath('/usr/bin/time'), gem5tomcpat=PosixPath('gem5tomcpat.py'), gem5tomcpat_template_warm=PosixPath('template_switchcpu_x86.xml'), gem5tomcpat_template_cold=PosixPath('template_cold_x86.xml'), mcpat=PosixPath('/home/danielg/mcpat/mcpat'))
defaultdict(<class 'list'>, {'rob_size': [128, 256, 256, 128, 64, 512, 32, 64, 64, 256], 'lq_size': [64, 4, 64, 4, 16, 128, 128, 64, 64, 4], 'sq_size': [64, 128, 256, 16, 128, 64, 4, 256, 16, 16], 'p_width': [8, 12, 11, 8, 6, 4, 6, 9, 11, 8], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [222, 211, 164, 83, 77, 228, 221, 173, 59, 233], 'float_regs': [53, 70, 236, 140, 208, 248, 184, 230, 106, 93], 'vec_regs': [130, 144, 60, 99, 107, 154, 158, 165, 183, 207]})
/usr/bin/time --output /tmp/tmp2ft4hk3s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2ft4hk3s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2ft4hk3s/gem5/stats.txt --config /tmp/tmp2ft4hk3s/gem5/config.json --output /tmp/tmp2ft4hk3s/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2ft4hk3s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2ft4hk3s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1ep8pltj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1ep8pltj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1ep8pltj/gem5/stats.txt --config /tmp/tmp1ep8pltj/gem5/config.json --output /tmp/tmp1ep8pltj/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1ep8pltj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1ep8pltj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv7ir6gfp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv7ir6gfp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv7ir6gfp/gem5/stats.txt --config /tmp/tmpv7ir6gfp/gem5/config.json --output /tmp/tmpv7ir6gfp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv7ir6gfp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv7ir6gfp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp65obtnrc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp65obtnrc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp65obtnrc/gem5/stats.txt --config /tmp/tmp65obtnrc/gem5/config.json --output /tmp/tmp65obtnrc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp65obtnrc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp65obtnrc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkxlelk05/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkxlelk05/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkxlelk05/gem5/stats.txt --config /tmp/tmpkxlelk05/gem5/config.json --output /tmp/tmpkxlelk05/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkxlelk05/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkxlelk05/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp12ggwrp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp12ggwrp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp12ggwrp/gem5/stats.txt --config /tmp/tmpp12ggwrp/gem5/config.json --output /tmp/tmpp12ggwrp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp12ggwrp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp12ggwrp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzcfvk4lj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzcfvk4lj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=164 -P system.switch_cpus[:].numPhysFloatRegs=236 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmph329eg3q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph329eg3q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph329eg3q/gem5/stats.txt --config /tmp/tmph329eg3q/gem5/config.json --output /tmp/tmph329eg3q/mcpat-in.xml
/usr/bin/time --output /tmp/tmph329eg3q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph329eg3q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvqvgrkk8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvqvgrkk8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvqvgrkk8/gem5/stats.txt --config /tmp/tmpvqvgrkk8/gem5/config.json --output /tmp/tmpvqvgrkk8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvqvgrkk8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvqvgrkk8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb4sw7xw_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb4sw7xw_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb4sw7xw_/gem5/stats.txt --config /tmp/tmpb4sw7xw_/gem5/config.json --output /tmp/tmpb4sw7xw_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb4sw7xw_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb4sw7xw_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3wxaz1ic/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3wxaz1ic/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3wxaz1ic/gem5/stats.txt --config /tmp/tmp3wxaz1ic/gem5/config.json --output /tmp/tmp3wxaz1ic/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3wxaz1ic/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3wxaz1ic/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbhcxw3xm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbhcxw3xm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbhcxw3xm/gem5/stats.txt --config /tmp/tmpbhcxw3xm/gem5/config.json --output /tmp/tmpbhcxw3xm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbhcxw3xm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbhcxw3xm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprkiv25qt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprkiv25qt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprkiv25qt/gem5/stats.txt --config /tmp/tmprkiv25qt/gem5/config.json --output /tmp/tmprkiv25qt/mcpat-in.xml
/usr/bin/time --output /tmp/tmprkiv25qt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprkiv25qt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc86mb9lp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc86mb9lp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpkow8_ek5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkow8_ek5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkow8_ek5/gem5/stats.txt --config /tmp/tmpkow8_ek5/gem5/config.json --output /tmp/tmpkow8_ek5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkow8_ek5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkow8_ek5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaoeyjt2v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaoeyjt2v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaoeyjt2v/gem5/stats.txt --config /tmp/tmpaoeyjt2v/gem5/config.json --output /tmp/tmpaoeyjt2v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaoeyjt2v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaoeyjt2v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk8uvw_ib/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk8uvw_ib/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk8uvw_ib/gem5/stats.txt --config /tmp/tmpk8uvw_ib/gem5/config.json --output /tmp/tmpk8uvw_ib/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk8uvw_ib/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk8uvw_ib/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb9ufupv7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb9ufupv7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb9ufupv7/gem5/stats.txt --config /tmp/tmpb9ufupv7/gem5/config.json --output /tmp/tmpb9ufupv7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb9ufupv7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb9ufupv7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpifhwz33p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpifhwz33p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpifhwz33p/gem5/stats.txt --config /tmp/tmpifhwz33p/gem5/config.json --output /tmp/tmpifhwz33p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpifhwz33p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpifhwz33p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp09a1b01v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp09a1b01v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp09a1b01v/gem5/stats.txt --config /tmp/tmp09a1b01v/gem5/config.json --output /tmp/tmp09a1b01v/mcpat-in.xml
/usr/bin/time --output /tmp/tmp09a1b01v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp09a1b01v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_k0fe1ws/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_k0fe1ws/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5htc17a8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5htc17a8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5htc17a8/gem5/stats.txt --config /tmp/tmp5htc17a8/gem5/config.json --output /tmp/tmp5htc17a8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5htc17a8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5htc17a8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6nfb18eg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6nfb18eg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6nfb18eg/gem5/stats.txt --config /tmp/tmp6nfb18eg/gem5/config.json --output /tmp/tmp6nfb18eg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6nfb18eg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6nfb18eg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppig4wabq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppig4wabq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppig4wabq/gem5/stats.txt --config /tmp/tmppig4wabq/gem5/config.json --output /tmp/tmppig4wabq/mcpat-in.xml
/usr/bin/time --output /tmp/tmppig4wabq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppig4wabq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdnevqxd3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdnevqxd3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdnevqxd3/gem5/stats.txt --config /tmp/tmpdnevqxd3/gem5/config.json --output /tmp/tmpdnevqxd3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdnevqxd3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdnevqxd3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjeo31n25/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjeo31n25/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjeo31n25/gem5/stats.txt --config /tmp/tmpjeo31n25/gem5/config.json --output /tmp/tmpjeo31n25/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjeo31n25/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjeo31n25/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp56erjuyf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp56erjuyf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp56erjuyf/gem5/stats.txt --config /tmp/tmp56erjuyf/gem5/config.json --output /tmp/tmp56erjuyf/mcpat-in.xml
/usr/bin/time --output /tmp/tmp56erjuyf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp56erjuyf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpghf78vn4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpghf78vn4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=144 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpj7zzaoq1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj7zzaoq1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj7zzaoq1/gem5/stats.txt --config /tmp/tmpj7zzaoq1/gem5/config.json --output /tmp/tmpj7zzaoq1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj7zzaoq1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj7zzaoq1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn6y3wvxk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn6y3wvxk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn6y3wvxk/gem5/stats.txt --config /tmp/tmpn6y3wvxk/gem5/config.json --output /tmp/tmpn6y3wvxk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn6y3wvxk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn6y3wvxk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_vi7yfw1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_vi7yfw1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_vi7yfw1/gem5/stats.txt --config /tmp/tmp_vi7yfw1/gem5/config.json --output /tmp/tmp_vi7yfw1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_vi7yfw1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_vi7yfw1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6goay57_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6goay57_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6goay57_/gem5/stats.txt --config /tmp/tmp6goay57_/gem5/config.json --output /tmp/tmp6goay57_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6goay57_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6goay57_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp871mxn0u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp871mxn0u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp871mxn0u/gem5/stats.txt --config /tmp/tmp871mxn0u/gem5/config.json --output /tmp/tmp871mxn0u/mcpat-in.xml
/usr/bin/time --output /tmp/tmp871mxn0u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp871mxn0u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpokfm02ax/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpokfm02ax/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpokfm02ax/gem5/stats.txt --config /tmp/tmpokfm02ax/gem5/config.json --output /tmp/tmpokfm02ax/mcpat-in.xml
/usr/bin/time --output /tmp/tmpokfm02ax/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpokfm02ax/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsq7df4q1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsq7df4q1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=83 -P system.switch_cpus[:].numPhysFloatRegs=140 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3q7tkz5e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3q7tkz5e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3q7tkz5e/gem5/stats.txt --config /tmp/tmp3q7tkz5e/gem5/config.json --output /tmp/tmp3q7tkz5e/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3q7tkz5e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3q7tkz5e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdef1_iy9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdef1_iy9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdef1_iy9/gem5/stats.txt --config /tmp/tmpdef1_iy9/gem5/config.json --output /tmp/tmpdef1_iy9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdef1_iy9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdef1_iy9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzermc4uo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzermc4uo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzermc4uo/gem5/stats.txt --config /tmp/tmpzermc4uo/gem5/config.json --output /tmp/tmpzermc4uo/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzermc4uo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzermc4uo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm_8a0toy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm_8a0toy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm_8a0toy/gem5/stats.txt --config /tmp/tmpm_8a0toy/gem5/config.json --output /tmp/tmpm_8a0toy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm_8a0toy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm_8a0toy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpts7nq65t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpts7nq65t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpts7nq65t/gem5/stats.txt --config /tmp/tmpts7nq65t/gem5/config.json --output /tmp/tmpts7nq65t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpts7nq65t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpts7nq65t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcg821o8e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcg821o8e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcg821o8e/gem5/stats.txt --config /tmp/tmpcg821o8e/gem5/config.json --output /tmp/tmpcg821o8e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcg821o8e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcg821o8e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxky4stws/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxky4stws/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=228 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpujwpxkrc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpujwpxkrc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpujwpxkrc/gem5/stats.txt --config /tmp/tmpujwpxkrc/gem5/config.json --output /tmp/tmpujwpxkrc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpujwpxkrc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpujwpxkrc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcs11ql93/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcs11ql93/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcs11ql93/gem5/stats.txt --config /tmp/tmpcs11ql93/gem5/config.json --output /tmp/tmpcs11ql93/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcs11ql93/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcs11ql93/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyq1pa4zt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyq1pa4zt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyq1pa4zt/gem5/stats.txt --config /tmp/tmpyq1pa4zt/gem5/config.json --output /tmp/tmpyq1pa4zt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyq1pa4zt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyq1pa4zt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp834a1l3t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp834a1l3t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp834a1l3t/gem5/stats.txt --config /tmp/tmp834a1l3t/gem5/config.json --output /tmp/tmp834a1l3t/mcpat-in.xml
/usr/bin/time --output /tmp/tmp834a1l3t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp834a1l3t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxaqni6of/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxaqni6of/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxaqni6of/gem5/stats.txt --config /tmp/tmpxaqni6of/gem5/config.json --output /tmp/tmpxaqni6of/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxaqni6of/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxaqni6of/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw2zc5w35/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw2zc5w35/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw2zc5w35/gem5/stats.txt --config /tmp/tmpw2zc5w35/gem5/config.json --output /tmp/tmpw2zc5w35/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw2zc5w35/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw2zc5w35/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2x1a8282/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2x1a8282/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=208 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmplc2uhkxe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplc2uhkxe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplc2uhkxe/gem5/stats.txt --config /tmp/tmplc2uhkxe/gem5/config.json --output /tmp/tmplc2uhkxe/mcpat-in.xml
/usr/bin/time --output /tmp/tmplc2uhkxe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplc2uhkxe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_35uuu_g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_35uuu_g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_35uuu_g/gem5/stats.txt --config /tmp/tmp_35uuu_g/gem5/config.json --output /tmp/tmp_35uuu_g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_35uuu_g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_35uuu_g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmk0_h8z0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmk0_h8z0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmk0_h8z0/gem5/stats.txt --config /tmp/tmpmk0_h8z0/gem5/config.json --output /tmp/tmpmk0_h8z0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmk0_h8z0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmk0_h8z0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5z42osf8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5z42osf8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5z42osf8/gem5/stats.txt --config /tmp/tmp5z42osf8/gem5/config.json --output /tmp/tmp5z42osf8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5z42osf8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5z42osf8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpohxfyumq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpohxfyumq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpohxfyumq/gem5/stats.txt --config /tmp/tmpohxfyumq/gem5/config.json --output /tmp/tmpohxfyumq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpohxfyumq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpohxfyumq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_je5qocn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_je5qocn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_je5qocn/gem5/stats.txt --config /tmp/tmp_je5qocn/gem5/config.json --output /tmp/tmp_je5qocn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_je5qocn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_je5qocn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa5ma_lp2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa5ma_lp2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=184 -P system.switch_cpus[:].numPhysVecRegs=158 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpkk2_o5c5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkk2_o5c5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkk2_o5c5/gem5/stats.txt --config /tmp/tmpkk2_o5c5/gem5/config.json --output /tmp/tmpkk2_o5c5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkk2_o5c5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkk2_o5c5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgdp4qogm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgdp4qogm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgdp4qogm/gem5/stats.txt --config /tmp/tmpgdp4qogm/gem5/config.json --output /tmp/tmpgdp4qogm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgdp4qogm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgdp4qogm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1wl8oqug/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1wl8oqug/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1wl8oqug/gem5/stats.txt --config /tmp/tmp1wl8oqug/gem5/config.json --output /tmp/tmp1wl8oqug/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1wl8oqug/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1wl8oqug/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9z6bgu6g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9z6bgu6g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9z6bgu6g/gem5/stats.txt --config /tmp/tmp9z6bgu6g/gem5/config.json --output /tmp/tmp9z6bgu6g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9z6bgu6g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9z6bgu6g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5rvvqbjc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5rvvqbjc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5rvvqbjc/gem5/stats.txt --config /tmp/tmp5rvvqbjc/gem5/config.json --output /tmp/tmp5rvvqbjc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5rvvqbjc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5rvvqbjc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4bso19vu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4bso19vu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4bso19vu/gem5/stats.txt --config /tmp/tmp4bso19vu/gem5/config.json --output /tmp/tmp4bso19vu/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4bso19vu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4bso19vu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqwccbj3b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqwccbj3b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=230 -P system.switch_cpus[:].numPhysVecRegs=165 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbcn0lcq4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbcn0lcq4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbcn0lcq4/gem5/stats.txt --config /tmp/tmpbcn0lcq4/gem5/config.json --output /tmp/tmpbcn0lcq4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbcn0lcq4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbcn0lcq4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwucpgkgh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwucpgkgh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwucpgkgh/gem5/stats.txt --config /tmp/tmpwucpgkgh/gem5/config.json --output /tmp/tmpwucpgkgh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwucpgkgh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwucpgkgh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8h8n_4sz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8h8n_4sz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8h8n_4sz/gem5/stats.txt --config /tmp/tmp8h8n_4sz/gem5/config.json --output /tmp/tmp8h8n_4sz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8h8n_4sz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8h8n_4sz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5prpp2dl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5prpp2dl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5prpp2dl/gem5/stats.txt --config /tmp/tmp5prpp2dl/gem5/config.json --output /tmp/tmp5prpp2dl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5prpp2dl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5prpp2dl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp43vr75n4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp43vr75n4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp43vr75n4/gem5/stats.txt --config /tmp/tmp43vr75n4/gem5/config.json --output /tmp/tmp43vr75n4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp43vr75n4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp43vr75n4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiy1je3sf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiy1je3sf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiy1je3sf/gem5/stats.txt --config /tmp/tmpiy1je3sf/gem5/config.json --output /tmp/tmpiy1je3sf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiy1je3sf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiy1je3sf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu4ta08fk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu4ta08fk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=106 -P system.switch_cpus[:].numPhysVecRegs=183 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [64, 256, 128, 32, 32, 16, 256, 32, 64, 32], 'lq_size': [64, 256, 256, 128, 4, 16, 256, 64, 64, 256], 'sq_size': [256, 4, 128, 128, 256, 4, 16, 4, 64, 64], 'p_width': [5, 4, 11, 6, 12, 10, 12, 8, 12, 8], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [51, 213, 50, 71, 145, 117, 112, 253, 206, 130], 'float_regs': [243, 158, 204, 251, 182, 154, 199, 126, 67, 139], 'vec_regs': [121, 64, 243, 185, 88, 226, 247, 197, 153, 125]})
/usr/bin/time --output /tmp/tmp3sdfgqrb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3sdfgqrb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3sdfgqrb/gem5/stats.txt --config /tmp/tmp3sdfgqrb/gem5/config.json --output /tmp/tmp3sdfgqrb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3sdfgqrb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3sdfgqrb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpox2m5xbt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpox2m5xbt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpox2m5xbt/gem5/stats.txt --config /tmp/tmpox2m5xbt/gem5/config.json --output /tmp/tmpox2m5xbt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpox2m5xbt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpox2m5xbt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9t_o78rl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9t_o78rl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9t_o78rl/gem5/stats.txt --config /tmp/tmp9t_o78rl/gem5/config.json --output /tmp/tmp9t_o78rl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9t_o78rl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9t_o78rl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9rahay69/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9rahay69/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9rahay69/gem5/stats.txt --config /tmp/tmp9rahay69/gem5/config.json --output /tmp/tmp9rahay69/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9rahay69/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9rahay69/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx582c3m0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx582c3m0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx582c3m0/gem5/stats.txt --config /tmp/tmpx582c3m0/gem5/config.json --output /tmp/tmpx582c3m0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx582c3m0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx582c3m0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnjx5nfpi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnjx5nfpi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnjx5nfpi/gem5/stats.txt --config /tmp/tmpnjx5nfpi/gem5/config.json --output /tmp/tmpnjx5nfpi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnjx5nfpi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnjx5nfpi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa5lxwxoo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa5lxwxoo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=247 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmptqantoqe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptqantoqe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptqantoqe/gem5/stats.txt --config /tmp/tmptqantoqe/gem5/config.json --output /tmp/tmptqantoqe/mcpat-in.xml
/usr/bin/time --output /tmp/tmptqantoqe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptqantoqe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7wzzy7hf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7wzzy7hf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7wzzy7hf/gem5/stats.txt --config /tmp/tmp7wzzy7hf/gem5/config.json --output /tmp/tmp7wzzy7hf/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7wzzy7hf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7wzzy7hf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp68_bz3ig/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp68_bz3ig/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp68_bz3ig/gem5/stats.txt --config /tmp/tmp68_bz3ig/gem5/config.json --output /tmp/tmp68_bz3ig/mcpat-in.xml
/usr/bin/time --output /tmp/tmp68_bz3ig/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp68_bz3ig/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprzg3ytfz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprzg3ytfz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprzg3ytfz/gem5/stats.txt --config /tmp/tmprzg3ytfz/gem5/config.json --output /tmp/tmprzg3ytfz/mcpat-in.xml
/usr/bin/time --output /tmp/tmprzg3ytfz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprzg3ytfz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4xh14pny/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4xh14pny/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4xh14pny/gem5/stats.txt --config /tmp/tmp4xh14pny/gem5/config.json --output /tmp/tmp4xh14pny/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4xh14pny/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4xh14pny/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv9h9izjc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv9h9izjc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv9h9izjc/gem5/stats.txt --config /tmp/tmpv9h9izjc/gem5/config.json --output /tmp/tmpv9h9izjc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv9h9izjc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv9h9izjc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2rsxbpj9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2rsxbpj9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=206 -P system.switch_cpus[:].numPhysFloatRegs=67 -P system.switch_cpus[:].numPhysVecRegs=153 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpcp6o8z1h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcp6o8z1h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcp6o8z1h/gem5/stats.txt --config /tmp/tmpcp6o8z1h/gem5/config.json --output /tmp/tmpcp6o8z1h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcp6o8z1h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcp6o8z1h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaq4nda52/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaq4nda52/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaq4nda52/gem5/stats.txt --config /tmp/tmpaq4nda52/gem5/config.json --output /tmp/tmpaq4nda52/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaq4nda52/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaq4nda52/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5lpdp4s5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5lpdp4s5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5lpdp4s5/gem5/stats.txt --config /tmp/tmp5lpdp4s5/gem5/config.json --output /tmp/tmp5lpdp4s5/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5lpdp4s5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5lpdp4s5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmf21l7m0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmf21l7m0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmf21l7m0/gem5/stats.txt --config /tmp/tmpmf21l7m0/gem5/config.json --output /tmp/tmpmf21l7m0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmf21l7m0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmf21l7m0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8gk_qua4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8gk_qua4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8gk_qua4/gem5/stats.txt --config /tmp/tmp8gk_qua4/gem5/config.json --output /tmp/tmp8gk_qua4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8gk_qua4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8gk_qua4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbathi99x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbathi99x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbathi99x/gem5/stats.txt --config /tmp/tmpbathi99x/gem5/config.json --output /tmp/tmpbathi99x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbathi99x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbathi99x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5lzgd6d_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5lzgd6d_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=64 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpgwyq63e0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgwyq63e0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgwyq63e0/gem5/stats.txt --config /tmp/tmpgwyq63e0/gem5/config.json --output /tmp/tmpgwyq63e0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgwyq63e0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgwyq63e0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm8nb_a_h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm8nb_a_h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm8nb_a_h/gem5/stats.txt --config /tmp/tmpm8nb_a_h/gem5/config.json --output /tmp/tmpm8nb_a_h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm8nb_a_h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm8nb_a_h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp34a0u56j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp34a0u56j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp34a0u56j/gem5/stats.txt --config /tmp/tmp34a0u56j/gem5/config.json --output /tmp/tmp34a0u56j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp34a0u56j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp34a0u56j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcb_jj99a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcb_jj99a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcb_jj99a/gem5/stats.txt --config /tmp/tmpcb_jj99a/gem5/config.json --output /tmp/tmpcb_jj99a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcb_jj99a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcb_jj99a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkjzwsv9y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkjzwsv9y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkjzwsv9y/gem5/stats.txt --config /tmp/tmpkjzwsv9y/gem5/config.json --output /tmp/tmpkjzwsv9y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkjzwsv9y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkjzwsv9y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2k9jd9yd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2k9jd9yd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2k9jd9yd/gem5/stats.txt --config /tmp/tmp2k9jd9yd/gem5/config.json --output /tmp/tmp2k9jd9yd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2k9jd9yd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2k9jd9yd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_sibxlmn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_sibxlmn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=182 -P system.switch_cpus[:].numPhysVecRegs=88 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpdg38oyyz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdg38oyyz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdg38oyyz/gem5/stats.txt --config /tmp/tmpdg38oyyz/gem5/config.json --output /tmp/tmpdg38oyyz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdg38oyyz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdg38oyyz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprjnkijm_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprjnkijm_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprjnkijm_/gem5/stats.txt --config /tmp/tmprjnkijm_/gem5/config.json --output /tmp/tmprjnkijm_/mcpat-in.xml
/usr/bin/time --output /tmp/tmprjnkijm_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprjnkijm_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt5dc2768/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt5dc2768/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt5dc2768/gem5/stats.txt --config /tmp/tmpt5dc2768/gem5/config.json --output /tmp/tmpt5dc2768/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt5dc2768/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt5dc2768/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx1frlrzr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx1frlrzr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx1frlrzr/gem5/stats.txt --config /tmp/tmpx1frlrzr/gem5/config.json --output /tmp/tmpx1frlrzr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx1frlrzr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx1frlrzr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8zqkr031/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8zqkr031/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8zqkr031/gem5/stats.txt --config /tmp/tmp8zqkr031/gem5/config.json --output /tmp/tmp8zqkr031/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8zqkr031/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8zqkr031/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprnxlbtsr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprnxlbtsr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprnxlbtsr/gem5/stats.txt --config /tmp/tmprnxlbtsr/gem5/config.json --output /tmp/tmprnxlbtsr/mcpat-in.xml
/usr/bin/time --output /tmp/tmprnxlbtsr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprnxlbtsr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdkqw9fu9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdkqw9fu9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=126 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpyqyu6tql/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyqyu6tql/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyqyu6tql/gem5/stats.txt --config /tmp/tmpyqyu6tql/gem5/config.json --output /tmp/tmpyqyu6tql/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyqyu6tql/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyqyu6tql/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9k72epq1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9k72epq1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9k72epq1/gem5/stats.txt --config /tmp/tmp9k72epq1/gem5/config.json --output /tmp/tmp9k72epq1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9k72epq1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9k72epq1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz_gt7fvn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz_gt7fvn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz_gt7fvn/gem5/stats.txt --config /tmp/tmpz_gt7fvn/gem5/config.json --output /tmp/tmpz_gt7fvn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz_gt7fvn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz_gt7fvn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1iw_uda9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1iw_uda9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1iw_uda9/gem5/stats.txt --config /tmp/tmp1iw_uda9/gem5/config.json --output /tmp/tmp1iw_uda9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1iw_uda9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1iw_uda9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkpfhoso4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkpfhoso4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkpfhoso4/gem5/stats.txt --config /tmp/tmpkpfhoso4/gem5/config.json --output /tmp/tmpkpfhoso4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkpfhoso4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkpfhoso4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvw_uxwan/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvw_uxwan/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvw_uxwan/gem5/stats.txt --config /tmp/tmpvw_uxwan/gem5/config.json --output /tmp/tmpvw_uxwan/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvw_uxwan/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvw_uxwan/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmbdwanxn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmbdwanxn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=130 -P system.switch_cpus[:].numPhysFloatRegs=139 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpnyjzhq5n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnyjzhq5n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnyjzhq5n/gem5/stats.txt --config /tmp/tmpnyjzhq5n/gem5/config.json --output /tmp/tmpnyjzhq5n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnyjzhq5n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnyjzhq5n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpypctpl33/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpypctpl33/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpypctpl33/gem5/stats.txt --config /tmp/tmpypctpl33/gem5/config.json --output /tmp/tmpypctpl33/mcpat-in.xml
/usr/bin/time --output /tmp/tmpypctpl33/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpypctpl33/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6qpt_vsr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6qpt_vsr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6qpt_vsr/gem5/stats.txt --config /tmp/tmp6qpt_vsr/gem5/config.json --output /tmp/tmp6qpt_vsr/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6qpt_vsr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6qpt_vsr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwmv3jsyj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwmv3jsyj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwmv3jsyj/gem5/stats.txt --config /tmp/tmpwmv3jsyj/gem5/config.json --output /tmp/tmpwmv3jsyj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwmv3jsyj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwmv3jsyj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsk4n77n2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsk4n77n2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsk4n77n2/gem5/stats.txt --config /tmp/tmpsk4n77n2/gem5/config.json --output /tmp/tmpsk4n77n2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsk4n77n2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsk4n77n2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsa7pqa38/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsa7pqa38/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsa7pqa38/gem5/stats.txt --config /tmp/tmpsa7pqa38/gem5/config.json --output /tmp/tmpsa7pqa38/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsa7pqa38/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsa7pqa38/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp12k_nd9j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp12k_nd9j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpm5t8mhf5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm5t8mhf5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm5t8mhf5/gem5/stats.txt --config /tmp/tmpm5t8mhf5/gem5/config.json --output /tmp/tmpm5t8mhf5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm5t8mhf5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm5t8mhf5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnphva8vp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnphva8vp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnphva8vp/gem5/stats.txt --config /tmp/tmpnphva8vp/gem5/config.json --output /tmp/tmpnphva8vp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnphva8vp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnphva8vp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbzt8uh1j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbzt8uh1j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbzt8uh1j/gem5/stats.txt --config /tmp/tmpbzt8uh1j/gem5/config.json --output /tmp/tmpbzt8uh1j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbzt8uh1j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbzt8uh1j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4xf48gfp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4xf48gfp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4xf48gfp/gem5/stats.txt --config /tmp/tmp4xf48gfp/gem5/config.json --output /tmp/tmp4xf48gfp/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4xf48gfp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4xf48gfp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxi0sxpnv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxi0sxpnv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxi0sxpnv/gem5/stats.txt --config /tmp/tmpxi0sxpnv/gem5/config.json --output /tmp/tmpxi0sxpnv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxi0sxpnv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxi0sxpnv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4u26f3q0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4u26f3q0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4u26f3q0/gem5/stats.txt --config /tmp/tmp4u26f3q0/gem5/config.json --output /tmp/tmp4u26f3q0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4u26f3q0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4u26f3q0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqp2_46wr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqp2_46wr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=117 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpijgt6w2h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpijgt6w2h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpijgt6w2h/gem5/stats.txt --config /tmp/tmpijgt6w2h/gem5/config.json --output /tmp/tmpijgt6w2h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpijgt6w2h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpijgt6w2h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq9jpahwq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq9jpahwq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq9jpahwq/gem5/stats.txt --config /tmp/tmpq9jpahwq/gem5/config.json --output /tmp/tmpq9jpahwq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq9jpahwq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq9jpahwq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps89o9nio/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps89o9nio/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps89o9nio/gem5/stats.txt --config /tmp/tmps89o9nio/gem5/config.json --output /tmp/tmps89o9nio/mcpat-in.xml
/usr/bin/time --output /tmp/tmps89o9nio/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps89o9nio/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9gepqp9k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9gepqp9k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9gepqp9k/gem5/stats.txt --config /tmp/tmp9gepqp9k/gem5/config.json --output /tmp/tmp9gepqp9k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9gepqp9k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9gepqp9k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpflg4deus/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpflg4deus/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpflg4deus/gem5/stats.txt --config /tmp/tmpflg4deus/gem5/config.json --output /tmp/tmpflg4deus/mcpat-in.xml
/usr/bin/time --output /tmp/tmpflg4deus/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpflg4deus/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1x44ya4j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1x44ya4j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1x44ya4j/gem5/stats.txt --config /tmp/tmp1x44ya4j/gem5/config.json --output /tmp/tmp1x44ya4j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1x44ya4j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1x44ya4j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzxe52j2l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzxe52j2l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=50 -P system.switch_cpus[:].numPhysFloatRegs=204 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn2xies4w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn2xies4w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn2xies4w/gem5/stats.txt --config /tmp/tmpn2xies4w/gem5/config.json --output /tmp/tmpn2xies4w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn2xies4w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn2xies4w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvfd8tul0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvfd8tul0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvfd8tul0/gem5/stats.txt --config /tmp/tmpvfd8tul0/gem5/config.json --output /tmp/tmpvfd8tul0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvfd8tul0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvfd8tul0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe2r5x6u3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe2r5x6u3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe2r5x6u3/gem5/stats.txt --config /tmp/tmpe2r5x6u3/gem5/config.json --output /tmp/tmpe2r5x6u3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe2r5x6u3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe2r5x6u3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdfu87w94/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdfu87w94/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdfu87w94/gem5/stats.txt --config /tmp/tmpdfu87w94/gem5/config.json --output /tmp/tmpdfu87w94/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdfu87w94/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdfu87w94/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5nsv2e9c/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5nsv2e9c/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5nsv2e9c/gem5/stats.txt --config /tmp/tmp5nsv2e9c/gem5/config.json --output /tmp/tmp5nsv2e9c/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5nsv2e9c/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5nsv2e9c/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn0pwsz26/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn0pwsz26/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn0pwsz26/gem5/stats.txt --config /tmp/tmpn0pwsz26/gem5/config.json --output /tmp/tmpn0pwsz26/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn0pwsz26/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn0pwsz26/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfxh8u5xh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfxh8u5xh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=51 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=121 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [128, 512, 256, 32, 256, 64, 16, 256, 128, 16], 'lq_size': [16, 4, 64, 256, 256, 64, 128, 256, 4, 256], 'sq_size': [256, 256, 128, 16, 16, 128, 4, 256, 128, 16], 'p_width': [12, 9, 11, 6, 10, 9, 10, 5, 7, 6], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [58, 248, 66, 160, 238, 109, 187, 80, 202, 127], 'float_regs': [118, 115, 198, 233, 157, 81, 54, 200, 62, 107], 'vec_regs': [107, 228, 134, 147, 95, 168, 230, 182, 201, 154]})
/usr/bin/time --output /tmp/tmp3atbbg46/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3atbbg46/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3atbbg46/gem5/stats.txt --config /tmp/tmp3atbbg46/gem5/config.json --output /tmp/tmp3atbbg46/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3atbbg46/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3atbbg46/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqvkte8zr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqvkte8zr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqvkte8zr/gem5/stats.txt --config /tmp/tmpqvkte8zr/gem5/config.json --output /tmp/tmpqvkte8zr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqvkte8zr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqvkte8zr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa1ppf865/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa1ppf865/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa1ppf865/gem5/stats.txt --config /tmp/tmpa1ppf865/gem5/config.json --output /tmp/tmpa1ppf865/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa1ppf865/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa1ppf865/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1rwd_4n2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1rwd_4n2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1rwd_4n2/gem5/stats.txt --config /tmp/tmp1rwd_4n2/gem5/config.json --output /tmp/tmp1rwd_4n2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1rwd_4n2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1rwd_4n2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpznaqzzq5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpznaqzzq5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpznaqzzq5/gem5/stats.txt --config /tmp/tmpznaqzzq5/gem5/config.json --output /tmp/tmpznaqzzq5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpznaqzzq5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpznaqzzq5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp74gcxh6j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp74gcxh6j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp74gcxh6j/gem5/stats.txt --config /tmp/tmp74gcxh6j/gem5/config.json --output /tmp/tmp74gcxh6j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp74gcxh6j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp74gcxh6j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvod_0i9w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvod_0i9w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=95 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpli3vke8s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpli3vke8s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpli3vke8s/gem5/stats.txt --config /tmp/tmpli3vke8s/gem5/config.json --output /tmp/tmpli3vke8s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpli3vke8s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpli3vke8s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvfp0fpiz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvfp0fpiz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvfp0fpiz/gem5/stats.txt --config /tmp/tmpvfp0fpiz/gem5/config.json --output /tmp/tmpvfp0fpiz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvfp0fpiz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvfp0fpiz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbtju8meo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbtju8meo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbtju8meo/gem5/stats.txt --config /tmp/tmpbtju8meo/gem5/config.json --output /tmp/tmpbtju8meo/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbtju8meo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbtju8meo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuzgkzur2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuzgkzur2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuzgkzur2/gem5/stats.txt --config /tmp/tmpuzgkzur2/gem5/config.json --output /tmp/tmpuzgkzur2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuzgkzur2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuzgkzur2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbs8n2hry/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbs8n2hry/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbs8n2hry/gem5/stats.txt --config /tmp/tmpbs8n2hry/gem5/config.json --output /tmp/tmpbs8n2hry/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbs8n2hry/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbs8n2hry/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa403ftdy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa403ftdy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa403ftdy/gem5/stats.txt --config /tmp/tmpa403ftdy/gem5/config.json --output /tmp/tmpa403ftdy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa403ftdy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa403ftdy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqer2reo0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqer2reo0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=228 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp68slotpb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp68slotpb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp68slotpb/gem5/stats.txt --config /tmp/tmp68slotpb/gem5/config.json --output /tmp/tmp68slotpb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp68slotpb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp68slotpb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfrk3fy1f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfrk3fy1f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfrk3fy1f/gem5/stats.txt --config /tmp/tmpfrk3fy1f/gem5/config.json --output /tmp/tmpfrk3fy1f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfrk3fy1f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfrk3fy1f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_8tbitip/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_8tbitip/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_8tbitip/gem5/stats.txt --config /tmp/tmp_8tbitip/gem5/config.json --output /tmp/tmp_8tbitip/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_8tbitip/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_8tbitip/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplsst9xks/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplsst9xks/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplsst9xks/gem5/stats.txt --config /tmp/tmplsst9xks/gem5/config.json --output /tmp/tmplsst9xks/mcpat-in.xml
/usr/bin/time --output /tmp/tmplsst9xks/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplsst9xks/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjnnxu9ko/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjnnxu9ko/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjnnxu9ko/gem5/stats.txt --config /tmp/tmpjnnxu9ko/gem5/config.json --output /tmp/tmpjnnxu9ko/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjnnxu9ko/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjnnxu9ko/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpazul8_at/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpazul8_at/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpazul8_at/gem5/stats.txt --config /tmp/tmpazul8_at/gem5/config.json --output /tmp/tmpazul8_at/mcpat-in.xml
/usr/bin/time --output /tmp/tmpazul8_at/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpazul8_at/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbudbs6dp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbudbs6dp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=202 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=201 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmphye2ul5s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphye2ul5s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphye2ul5s/gem5/stats.txt --config /tmp/tmphye2ul5s/gem5/config.json --output /tmp/tmphye2ul5s/mcpat-in.xml
/usr/bin/time --output /tmp/tmphye2ul5s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphye2ul5s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq2d8zp77/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq2d8zp77/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq2d8zp77/gem5/stats.txt --config /tmp/tmpq2d8zp77/gem5/config.json --output /tmp/tmpq2d8zp77/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq2d8zp77/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq2d8zp77/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzdsweuvf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzdsweuvf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzdsweuvf/gem5/stats.txt --config /tmp/tmpzdsweuvf/gem5/config.json --output /tmp/tmpzdsweuvf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzdsweuvf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzdsweuvf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsbeafvu2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsbeafvu2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsbeafvu2/gem5/stats.txt --config /tmp/tmpsbeafvu2/gem5/config.json --output /tmp/tmpsbeafvu2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsbeafvu2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsbeafvu2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfkuaowem/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfkuaowem/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfkuaowem/gem5/stats.txt --config /tmp/tmpfkuaowem/gem5/config.json --output /tmp/tmpfkuaowem/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfkuaowem/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfkuaowem/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt_x_4heo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt_x_4heo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt_x_4heo/gem5/stats.txt --config /tmp/tmpt_x_4heo/gem5/config.json --output /tmp/tmpt_x_4heo/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt_x_4heo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt_x_4heo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6or0nd49/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6or0nd49/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=81 -P system.switch_cpus[:].numPhysVecRegs=168 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp92yiz_rz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp92yiz_rz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp92yiz_rz/gem5/stats.txt --config /tmp/tmp92yiz_rz/gem5/config.json --output /tmp/tmp92yiz_rz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp92yiz_rz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp92yiz_rz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdrg29zfe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdrg29zfe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdrg29zfe/gem5/stats.txt --config /tmp/tmpdrg29zfe/gem5/config.json --output /tmp/tmpdrg29zfe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdrg29zfe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdrg29zfe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq17i8q8u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq17i8q8u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq17i8q8u/gem5/stats.txt --config /tmp/tmpq17i8q8u/gem5/config.json --output /tmp/tmpq17i8q8u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq17i8q8u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq17i8q8u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkt48m6gp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkt48m6gp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkt48m6gp/gem5/stats.txt --config /tmp/tmpkt48m6gp/gem5/config.json --output /tmp/tmpkt48m6gp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkt48m6gp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkt48m6gp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvod86_wi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvod86_wi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvod86_wi/gem5/stats.txt --config /tmp/tmpvod86_wi/gem5/config.json --output /tmp/tmpvod86_wi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvod86_wi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvod86_wi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphix9nqdg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphix9nqdg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphix9nqdg/gem5/stats.txt --config /tmp/tmphix9nqdg/gem5/config.json --output /tmp/tmphix9nqdg/mcpat-in.xml
/usr/bin/time --output /tmp/tmphix9nqdg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphix9nqdg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx10myh8v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx10myh8v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp70basvp6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp70basvp6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp70basvp6/gem5/stats.txt --config /tmp/tmp70basvp6/gem5/config.json --output /tmp/tmp70basvp6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp70basvp6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp70basvp6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvnft7h6j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvnft7h6j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvnft7h6j/gem5/stats.txt --config /tmp/tmpvnft7h6j/gem5/config.json --output /tmp/tmpvnft7h6j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvnft7h6j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvnft7h6j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp42f64rmv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp42f64rmv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp42f64rmv/gem5/stats.txt --config /tmp/tmp42f64rmv/gem5/config.json --output /tmp/tmp42f64rmv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp42f64rmv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp42f64rmv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcfz_bxor/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcfz_bxor/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcfz_bxor/gem5/stats.txt --config /tmp/tmpcfz_bxor/gem5/config.json --output /tmp/tmpcfz_bxor/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcfz_bxor/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcfz_bxor/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4xompl9k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4xompl9k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4xompl9k/gem5/stats.txt --config /tmp/tmp4xompl9k/gem5/config.json --output /tmp/tmp4xompl9k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4xompl9k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4xompl9k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmi6hzhxk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmi6hzhxk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmi6hzhxk/gem5/stats.txt --config /tmp/tmpmi6hzhxk/gem5/config.json --output /tmp/tmpmi6hzhxk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmi6hzhxk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmi6hzhxk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7gxqabjh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7gxqabjh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=118 -P system.switch_cpus[:].numPhysVecRegs=107 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpmhskd2f3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmhskd2f3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmhskd2f3/gem5/stats.txt --config /tmp/tmpmhskd2f3/gem5/config.json --output /tmp/tmpmhskd2f3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmhskd2f3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmhskd2f3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppm80sjf4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppm80sjf4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppm80sjf4/gem5/stats.txt --config /tmp/tmppm80sjf4/gem5/config.json --output /tmp/tmppm80sjf4/mcpat-in.xml
/usr/bin/time --output /tmp/tmppm80sjf4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppm80sjf4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxjdzp0jh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxjdzp0jh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxjdzp0jh/gem5/stats.txt --config /tmp/tmpxjdzp0jh/gem5/config.json --output /tmp/tmpxjdzp0jh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxjdzp0jh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxjdzp0jh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqr15w7k3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqr15w7k3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqr15w7k3/gem5/stats.txt --config /tmp/tmpqr15w7k3/gem5/config.json --output /tmp/tmpqr15w7k3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqr15w7k3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqr15w7k3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3ne9sdtd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3ne9sdtd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3ne9sdtd/gem5/stats.txt --config /tmp/tmp3ne9sdtd/gem5/config.json --output /tmp/tmp3ne9sdtd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3ne9sdtd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3ne9sdtd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnh2qsrii/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnh2qsrii/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnh2qsrii/gem5/stats.txt --config /tmp/tmpnh2qsrii/gem5/config.json --output /tmp/tmpnh2qsrii/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnh2qsrii/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnh2qsrii/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpized62vq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpized62vq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=127 -P system.switch_cpus[:].numPhysFloatRegs=107 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpb593nknf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb593nknf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb593nknf/gem5/stats.txt --config /tmp/tmpb593nknf/gem5/config.json --output /tmp/tmpb593nknf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb593nknf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb593nknf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3mtjnt_n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3mtjnt_n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3mtjnt_n/gem5/stats.txt --config /tmp/tmp3mtjnt_n/gem5/config.json --output /tmp/tmp3mtjnt_n/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3mtjnt_n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3mtjnt_n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvgcggvax/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvgcggvax/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvgcggvax/gem5/stats.txt --config /tmp/tmpvgcggvax/gem5/config.json --output /tmp/tmpvgcggvax/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvgcggvax/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvgcggvax/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8o7ca17k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8o7ca17k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8o7ca17k/gem5/stats.txt --config /tmp/tmp8o7ca17k/gem5/config.json --output /tmp/tmp8o7ca17k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8o7ca17k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8o7ca17k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbfgxuupv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbfgxuupv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbfgxuupv/gem5/stats.txt --config /tmp/tmpbfgxuupv/gem5/config.json --output /tmp/tmpbfgxuupv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbfgxuupv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbfgxuupv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5dvs2tr4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5dvs2tr4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5dvs2tr4/gem5/stats.txt --config /tmp/tmp5dvs2tr4/gem5/config.json --output /tmp/tmp5dvs2tr4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5dvs2tr4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5dvs2tr4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl0cuww37/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl0cuww37/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=54 -P system.switch_cpus[:].numPhysVecRegs=230 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmplolmbvz5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplolmbvz5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplolmbvz5/gem5/stats.txt --config /tmp/tmplolmbvz5/gem5/config.json --output /tmp/tmplolmbvz5/mcpat-in.xml
/usr/bin/time --output /tmp/tmplolmbvz5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplolmbvz5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgm1dbqwt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgm1dbqwt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgm1dbqwt/gem5/stats.txt --config /tmp/tmpgm1dbqwt/gem5/config.json --output /tmp/tmpgm1dbqwt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgm1dbqwt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgm1dbqwt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphk9riyfc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphk9riyfc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphk9riyfc/gem5/stats.txt --config /tmp/tmphk9riyfc/gem5/config.json --output /tmp/tmphk9riyfc/mcpat-in.xml
/usr/bin/time --output /tmp/tmphk9riyfc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphk9riyfc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxwelp0ku/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxwelp0ku/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxwelp0ku/gem5/stats.txt --config /tmp/tmpxwelp0ku/gem5/config.json --output /tmp/tmpxwelp0ku/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxwelp0ku/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxwelp0ku/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbqondu9b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbqondu9b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbqondu9b/gem5/stats.txt --config /tmp/tmpbqondu9b/gem5/config.json --output /tmp/tmpbqondu9b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbqondu9b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbqondu9b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1h_pdhih/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1h_pdhih/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1h_pdhih/gem5/stats.txt --config /tmp/tmp1h_pdhih/gem5/config.json --output /tmp/tmp1h_pdhih/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1h_pdhih/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1h_pdhih/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxqyiaqc2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxqyiaqc2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3zlipl90/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3zlipl90/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3zlipl90/gem5/stats.txt --config /tmp/tmp3zlipl90/gem5/config.json --output /tmp/tmp3zlipl90/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3zlipl90/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3zlipl90/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz11bn79f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz11bn79f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz11bn79f/gem5/stats.txt --config /tmp/tmpz11bn79f/gem5/config.json --output /tmp/tmpz11bn79f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz11bn79f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz11bn79f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx3vayv_e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx3vayv_e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx3vayv_e/gem5/stats.txt --config /tmp/tmpx3vayv_e/gem5/config.json --output /tmp/tmpx3vayv_e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx3vayv_e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx3vayv_e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw7j2c0c9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw7j2c0c9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw7j2c0c9/gem5/stats.txt --config /tmp/tmpw7j2c0c9/gem5/config.json --output /tmp/tmpw7j2c0c9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw7j2c0c9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw7j2c0c9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp17dtmo3h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp17dtmo3h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp17dtmo3h/gem5/stats.txt --config /tmp/tmp17dtmo3h/gem5/config.json --output /tmp/tmp17dtmo3h/mcpat-in.xml
/usr/bin/time --output /tmp/tmp17dtmo3h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp17dtmo3h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptox5i0b3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptox5i0b3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptox5i0b3/gem5/stats.txt --config /tmp/tmptox5i0b3/gem5/config.json --output /tmp/tmptox5i0b3/mcpat-in.xml
/usr/bin/time --output /tmp/tmptox5i0b3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptox5i0b3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9986two7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9986two7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=66 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=134 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [128, 128, 32, 64, 16, 512, 128, 32, 512, 32], 'lq_size': [64, 4, 256, 16, 16, 16, 4, 256, 16, 128], 'sq_size': [256, 256, 16, 4, 16, 128, 128, 128, 128, 128], 'p_width': [5, 10, 8, 4, 8, 7, 5, 12, 12, 4], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [233, 159, 214, 152, 108, 125, 221, 179, 62, 100], 'float_regs': [245, 155, 171, 51, 100, 190, 174, 61, 157, 85], 'vec_regs': [232, 127, 52, 233, 82, 221, 100, 130, 252, 157]})
/usr/bin/time --output /tmp/tmpv6qno158/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv6qno158/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv6qno158/gem5/stats.txt --config /tmp/tmpv6qno158/gem5/config.json --output /tmp/tmpv6qno158/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv6qno158/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv6qno158/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb6h2mtkd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb6h2mtkd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb6h2mtkd/gem5/stats.txt --config /tmp/tmpb6h2mtkd/gem5/config.json --output /tmp/tmpb6h2mtkd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb6h2mtkd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb6h2mtkd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpphcy1zrv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpphcy1zrv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpphcy1zrv/gem5/stats.txt --config /tmp/tmpphcy1zrv/gem5/config.json --output /tmp/tmpphcy1zrv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpphcy1zrv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpphcy1zrv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb48y_d99/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb48y_d99/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb48y_d99/gem5/stats.txt --config /tmp/tmpb48y_d99/gem5/config.json --output /tmp/tmpb48y_d99/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb48y_d99/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb48y_d99/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3_my617v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3_my617v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3_my617v/gem5/stats.txt --config /tmp/tmp3_my617v/gem5/config.json --output /tmp/tmp3_my617v/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3_my617v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3_my617v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp874prm0s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp874prm0s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp874prm0s/gem5/stats.txt --config /tmp/tmp874prm0s/gem5/config.json --output /tmp/tmp874prm0s/mcpat-in.xml
/usr/bin/time --output /tmp/tmp874prm0s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp874prm0s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl7r0rdat/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl7r0rdat/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpaqe7rod0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaqe7rod0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaqe7rod0/gem5/stats.txt --config /tmp/tmpaqe7rod0/gem5/config.json --output /tmp/tmpaqe7rod0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaqe7rod0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaqe7rod0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_vbadkof/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_vbadkof/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_vbadkof/gem5/stats.txt --config /tmp/tmp_vbadkof/gem5/config.json --output /tmp/tmp_vbadkof/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_vbadkof/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_vbadkof/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiftjis1e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiftjis1e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiftjis1e/gem5/stats.txt --config /tmp/tmpiftjis1e/gem5/config.json --output /tmp/tmpiftjis1e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiftjis1e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiftjis1e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplzgm8pba/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplzgm8pba/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplzgm8pba/gem5/stats.txt --config /tmp/tmplzgm8pba/gem5/config.json --output /tmp/tmplzgm8pba/mcpat-in.xml
/usr/bin/time --output /tmp/tmplzgm8pba/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplzgm8pba/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp16a024s9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp16a024s9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp16a024s9/gem5/stats.txt --config /tmp/tmp16a024s9/gem5/config.json --output /tmp/tmp16a024s9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp16a024s9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp16a024s9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5ntxgnze/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5ntxgnze/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5ntxgnze/gem5/stats.txt --config /tmp/tmp5ntxgnze/gem5/config.json --output /tmp/tmp5ntxgnze/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5ntxgnze/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5ntxgnze/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7v4vvdw6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7v4vvdw6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=125 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=221 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpryokeq9y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpryokeq9y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpryokeq9y/gem5/stats.txt --config /tmp/tmpryokeq9y/gem5/config.json --output /tmp/tmpryokeq9y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpryokeq9y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpryokeq9y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcd5ehtj2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcd5ehtj2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcd5ehtj2/gem5/stats.txt --config /tmp/tmpcd5ehtj2/gem5/config.json --output /tmp/tmpcd5ehtj2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcd5ehtj2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcd5ehtj2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3drud6vm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3drud6vm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3drud6vm/gem5/stats.txt --config /tmp/tmp3drud6vm/gem5/config.json --output /tmp/tmp3drud6vm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3drud6vm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3drud6vm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp084krvjb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp084krvjb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp084krvjb/gem5/stats.txt --config /tmp/tmp084krvjb/gem5/config.json --output /tmp/tmp084krvjb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp084krvjb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp084krvjb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3zs7vuhi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3zs7vuhi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3zs7vuhi/gem5/stats.txt --config /tmp/tmp3zs7vuhi/gem5/config.json --output /tmp/tmp3zs7vuhi/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3zs7vuhi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3zs7vuhi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpau34psdv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpau34psdv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpau34psdv/gem5/stats.txt --config /tmp/tmpau34psdv/gem5/config.json --output /tmp/tmpau34psdv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpau34psdv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpau34psdv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp37uov9ev/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp37uov9ev/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=159 -P system.switch_cpus[:].numPhysFloatRegs=155 -P system.switch_cpus[:].numPhysVecRegs=127 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpd26jvf64/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd26jvf64/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd26jvf64/gem5/stats.txt --config /tmp/tmpd26jvf64/gem5/config.json --output /tmp/tmpd26jvf64/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd26jvf64/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd26jvf64/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfobo58u0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfobo58u0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfobo58u0/gem5/stats.txt --config /tmp/tmpfobo58u0/gem5/config.json --output /tmp/tmpfobo58u0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfobo58u0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfobo58u0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwhh3eoov/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwhh3eoov/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwhh3eoov/gem5/stats.txt --config /tmp/tmpwhh3eoov/gem5/config.json --output /tmp/tmpwhh3eoov/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwhh3eoov/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwhh3eoov/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7ebb3bja/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7ebb3bja/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7ebb3bja/gem5/stats.txt --config /tmp/tmp7ebb3bja/gem5/config.json --output /tmp/tmp7ebb3bja/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7ebb3bja/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7ebb3bja/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgyt7_951/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgyt7_951/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgyt7_951/gem5/stats.txt --config /tmp/tmpgyt7_951/gem5/config.json --output /tmp/tmpgyt7_951/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgyt7_951/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgyt7_951/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzly207mh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzly207mh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzly207mh/gem5/stats.txt --config /tmp/tmpzly207mh/gem5/config.json --output /tmp/tmpzly207mh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzly207mh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzly207mh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8tftmwlp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8tftmwlp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=152 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpmfelz_6y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmfelz_6y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmfelz_6y/gem5/stats.txt --config /tmp/tmpmfelz_6y/gem5/config.json --output /tmp/tmpmfelz_6y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmfelz_6y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmfelz_6y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps43gm05a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps43gm05a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps43gm05a/gem5/stats.txt --config /tmp/tmps43gm05a/gem5/config.json --output /tmp/tmps43gm05a/mcpat-in.xml
/usr/bin/time --output /tmp/tmps43gm05a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps43gm05a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpatsjej5k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpatsjej5k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpatsjej5k/gem5/stats.txt --config /tmp/tmpatsjej5k/gem5/config.json --output /tmp/tmpatsjej5k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpatsjej5k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpatsjej5k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpex_15635/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpex_15635/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpex_15635/gem5/stats.txt --config /tmp/tmpex_15635/gem5/config.json --output /tmp/tmpex_15635/mcpat-in.xml
/usr/bin/time --output /tmp/tmpex_15635/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpex_15635/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7uvzvnzs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7uvzvnzs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7uvzvnzs/gem5/stats.txt --config /tmp/tmp7uvzvnzs/gem5/config.json --output /tmp/tmp7uvzvnzs/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7uvzvnzs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7uvzvnzs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaknxt54b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaknxt54b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaknxt54b/gem5/stats.txt --config /tmp/tmpaknxt54b/gem5/config.json --output /tmp/tmpaknxt54b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaknxt54b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaknxt54b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp10ewt89d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp10ewt89d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=100 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpi3gi_ynx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi3gi_ynx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi3gi_ynx/gem5/stats.txt --config /tmp/tmpi3gi_ynx/gem5/config.json --output /tmp/tmpi3gi_ynx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi3gi_ynx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi3gi_ynx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_4f38bsm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_4f38bsm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_4f38bsm/gem5/stats.txt --config /tmp/tmp_4f38bsm/gem5/config.json --output /tmp/tmp_4f38bsm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_4f38bsm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_4f38bsm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgdbmdonx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgdbmdonx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgdbmdonx/gem5/stats.txt --config /tmp/tmpgdbmdonx/gem5/config.json --output /tmp/tmpgdbmdonx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgdbmdonx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgdbmdonx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3_o_osna/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3_o_osna/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3_o_osna/gem5/stats.txt --config /tmp/tmp3_o_osna/gem5/config.json --output /tmp/tmp3_o_osna/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3_o_osna/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3_o_osna/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk8kwa586/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk8kwa586/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk8kwa586/gem5/stats.txt --config /tmp/tmpk8kwa586/gem5/config.json --output /tmp/tmpk8kwa586/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk8kwa586/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk8kwa586/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptth_ea8t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptth_ea8t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptth_ea8t/gem5/stats.txt --config /tmp/tmptth_ea8t/gem5/config.json --output /tmp/tmptth_ea8t/mcpat-in.xml
/usr/bin/time --output /tmp/tmptth_ea8t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptth_ea8t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpok123jn9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpok123jn9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpflb8288k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpflb8288k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpflb8288k/gem5/stats.txt --config /tmp/tmpflb8288k/gem5/config.json --output /tmp/tmpflb8288k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpflb8288k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpflb8288k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplfqxy_o6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplfqxy_o6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplfqxy_o6/gem5/stats.txt --config /tmp/tmplfqxy_o6/gem5/config.json --output /tmp/tmplfqxy_o6/mcpat-in.xml
/usr/bin/time --output /tmp/tmplfqxy_o6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplfqxy_o6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp28190428/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp28190428/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp28190428/gem5/stats.txt --config /tmp/tmp28190428/gem5/config.json --output /tmp/tmp28190428/mcpat-in.xml
/usr/bin/time --output /tmp/tmp28190428/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp28190428/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0xj_rrns/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0xj_rrns/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0xj_rrns/gem5/stats.txt --config /tmp/tmp0xj_rrns/gem5/config.json --output /tmp/tmp0xj_rrns/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0xj_rrns/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0xj_rrns/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpinl9tl__/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpinl9tl__/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpinl9tl__/gem5/stats.txt --config /tmp/tmpinl9tl__/gem5/config.json --output /tmp/tmpinl9tl__/mcpat-in.xml
/usr/bin/time --output /tmp/tmpinl9tl__/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpinl9tl__/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmparvwt167/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmparvwt167/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmparvwt167/gem5/stats.txt --config /tmp/tmparvwt167/gem5/config.json --output /tmp/tmparvwt167/mcpat-in.xml
/usr/bin/time --output /tmp/tmparvwt167/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmparvwt167/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6y_tdsor/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6y_tdsor/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=82 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5g5wa_cd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5g5wa_cd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5g5wa_cd/gem5/stats.txt --config /tmp/tmp5g5wa_cd/gem5/config.json --output /tmp/tmp5g5wa_cd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5g5wa_cd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5g5wa_cd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp87pr4hru/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp87pr4hru/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp87pr4hru/gem5/stats.txt --config /tmp/tmp87pr4hru/gem5/config.json --output /tmp/tmp87pr4hru/mcpat-in.xml
/usr/bin/time --output /tmp/tmp87pr4hru/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp87pr4hru/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5nm0ubzt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5nm0ubzt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5nm0ubzt/gem5/stats.txt --config /tmp/tmp5nm0ubzt/gem5/config.json --output /tmp/tmp5nm0ubzt/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5nm0ubzt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5nm0ubzt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0e3zn8b2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0e3zn8b2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0e3zn8b2/gem5/stats.txt --config /tmp/tmp0e3zn8b2/gem5/config.json --output /tmp/tmp0e3zn8b2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0e3zn8b2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0e3zn8b2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_ryr17ih/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_ryr17ih/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_ryr17ih/gem5/stats.txt --config /tmp/tmp_ryr17ih/gem5/config.json --output /tmp/tmp_ryr17ih/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_ryr17ih/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_ryr17ih/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpza_d_6my/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpza_d_6my/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpza_d_6my/gem5/stats.txt --config /tmp/tmpza_d_6my/gem5/config.json --output /tmp/tmpza_d_6my/mcpat-in.xml
/usr/bin/time --output /tmp/tmpza_d_6my/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpza_d_6my/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfwa5_o3o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfwa5_o3o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=171 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp1bst9afv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1bst9afv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1bst9afv/gem5/stats.txt --config /tmp/tmp1bst9afv/gem5/config.json --output /tmp/tmp1bst9afv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1bst9afv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1bst9afv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxlwue18p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxlwue18p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxlwue18p/gem5/stats.txt --config /tmp/tmpxlwue18p/gem5/config.json --output /tmp/tmpxlwue18p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxlwue18p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxlwue18p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc60bzik2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc60bzik2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc60bzik2/gem5/stats.txt --config /tmp/tmpc60bzik2/gem5/config.json --output /tmp/tmpc60bzik2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc60bzik2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc60bzik2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd9f0xvzz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd9f0xvzz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd9f0xvzz/gem5/stats.txt --config /tmp/tmpd9f0xvzz/gem5/config.json --output /tmp/tmpd9f0xvzz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd9f0xvzz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd9f0xvzz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyozaujce/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyozaujce/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyozaujce/gem5/stats.txt --config /tmp/tmpyozaujce/gem5/config.json --output /tmp/tmpyozaujce/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyozaujce/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyozaujce/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp28pqmwci/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp28pqmwci/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp28pqmwci/gem5/stats.txt --config /tmp/tmp28pqmwci/gem5/config.json --output /tmp/tmp28pqmwci/mcpat-in.xml
/usr/bin/time --output /tmp/tmp28pqmwci/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp28pqmwci/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp24mxhj9e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp24mxhj9e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=100 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpej7enxa3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpej7enxa3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpej7enxa3/gem5/stats.txt --config /tmp/tmpej7enxa3/gem5/config.json --output /tmp/tmpej7enxa3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpej7enxa3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpej7enxa3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpti2c616n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpti2c616n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpti2c616n/gem5/stats.txt --config /tmp/tmpti2c616n/gem5/config.json --output /tmp/tmpti2c616n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpti2c616n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpti2c616n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_wr6q4a7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_wr6q4a7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_wr6q4a7/gem5/stats.txt --config /tmp/tmp_wr6q4a7/gem5/config.json --output /tmp/tmp_wr6q4a7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_wr6q4a7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_wr6q4a7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzbpso1bx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzbpso1bx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzbpso1bx/gem5/stats.txt --config /tmp/tmpzbpso1bx/gem5/config.json --output /tmp/tmpzbpso1bx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzbpso1bx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzbpso1bx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpesn0luir/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpesn0luir/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpesn0luir/gem5/stats.txt --config /tmp/tmpesn0luir/gem5/config.json --output /tmp/tmpesn0luir/mcpat-in.xml
/usr/bin/time --output /tmp/tmpesn0luir/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpesn0luir/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpizbzux78/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpizbzux78/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpizbzux78/gem5/stats.txt --config /tmp/tmpizbzux78/gem5/config.json --output /tmp/tmpizbzux78/mcpat-in.xml
/usr/bin/time --output /tmp/tmpizbzux78/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpizbzux78/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb4mhd0gk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb4mhd0gk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=179 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=130 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [128, 256, 32, 512, 128, 32, 128, 128, 16, 32], 'lq_size': [16, 4, 256, 64, 128, 128, 256, 64, 16, 16], 'sq_size': [4, 16, 4, 128, 64, 256, 4, 4, 64, 128], 'p_width': [4, 7, 7, 5, 10, 4, 7, 12, 10, 6], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [109, 55, 173, 192, 141, 94, 154, 96, 153, 145], 'float_regs': [55, 82, 88, 220, 192, 62, 166, 238, 166, 213], 'vec_regs': [50, 141, 177, 206, 218, 66, 217, 78, 197, 233]})
/usr/bin/time --output /tmp/tmpw6vhw2vb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw6vhw2vb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw6vhw2vb/gem5/stats.txt --config /tmp/tmpw6vhw2vb/gem5/config.json --output /tmp/tmpw6vhw2vb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw6vhw2vb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw6vhw2vb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_m5rk93h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_m5rk93h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_m5rk93h/gem5/stats.txt --config /tmp/tmp_m5rk93h/gem5/config.json --output /tmp/tmp_m5rk93h/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_m5rk93h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_m5rk93h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_r59htfi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_r59htfi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_r59htfi/gem5/stats.txt --config /tmp/tmp_r59htfi/gem5/config.json --output /tmp/tmp_r59htfi/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_r59htfi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_r59htfi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplf1ozxpg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplf1ozxpg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplf1ozxpg/gem5/stats.txt --config /tmp/tmplf1ozxpg/gem5/config.json --output /tmp/tmplf1ozxpg/mcpat-in.xml
/usr/bin/time --output /tmp/tmplf1ozxpg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplf1ozxpg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy1pb4ufj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy1pb4ufj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy1pb4ufj/gem5/stats.txt --config /tmp/tmpy1pb4ufj/gem5/config.json --output /tmp/tmpy1pb4ufj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy1pb4ufj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy1pb4ufj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphc6rc6i0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphc6rc6i0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphc6rc6i0/gem5/stats.txt --config /tmp/tmphc6rc6i0/gem5/config.json --output /tmp/tmphc6rc6i0/mcpat-in.xml
/usr/bin/time --output /tmp/tmphc6rc6i0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphc6rc6i0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkqmre7uq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkqmre7uq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpahb_0sxf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpahb_0sxf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpahb_0sxf/gem5/stats.txt --config /tmp/tmpahb_0sxf/gem5/config.json --output /tmp/tmpahb_0sxf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpahb_0sxf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpahb_0sxf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps1ad8s47/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps1ad8s47/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps1ad8s47/gem5/stats.txt --config /tmp/tmps1ad8s47/gem5/config.json --output /tmp/tmps1ad8s47/mcpat-in.xml
/usr/bin/time --output /tmp/tmps1ad8s47/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps1ad8s47/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8epypld9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8epypld9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8epypld9/gem5/stats.txt --config /tmp/tmp8epypld9/gem5/config.json --output /tmp/tmp8epypld9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8epypld9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8epypld9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxpzbmq5k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxpzbmq5k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxpzbmq5k/gem5/stats.txt --config /tmp/tmpxpzbmq5k/gem5/config.json --output /tmp/tmpxpzbmq5k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxpzbmq5k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxpzbmq5k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp10we41o5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp10we41o5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp10we41o5/gem5/stats.txt --config /tmp/tmp10we41o5/gem5/config.json --output /tmp/tmp10we41o5/mcpat-in.xml
/usr/bin/time --output /tmp/tmp10we41o5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp10we41o5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprbbqreqy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprbbqreqy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprbbqreqy/gem5/stats.txt --config /tmp/tmprbbqreqy/gem5/config.json --output /tmp/tmprbbqreqy/mcpat-in.xml
/usr/bin/time --output /tmp/tmprbbqreqy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprbbqreqy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgws8g1im/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgws8g1im/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=154 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=217 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp_8_x99vu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_8_x99vu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_8_x99vu/gem5/stats.txt --config /tmp/tmp_8_x99vu/gem5/config.json --output /tmp/tmp_8_x99vu/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_8_x99vu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_8_x99vu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpewxyqhl2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpewxyqhl2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpewxyqhl2/gem5/stats.txt --config /tmp/tmpewxyqhl2/gem5/config.json --output /tmp/tmpewxyqhl2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpewxyqhl2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpewxyqhl2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg_te4j94/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg_te4j94/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg_te4j94/gem5/stats.txt --config /tmp/tmpg_te4j94/gem5/config.json --output /tmp/tmpg_te4j94/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg_te4j94/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg_te4j94/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkoxnx1v_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkoxnx1v_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkoxnx1v_/gem5/stats.txt --config /tmp/tmpkoxnx1v_/gem5/config.json --output /tmp/tmpkoxnx1v_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkoxnx1v_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkoxnx1v_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqa6or9kv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqa6or9kv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqa6or9kv/gem5/stats.txt --config /tmp/tmpqa6or9kv/gem5/config.json --output /tmp/tmpqa6or9kv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqa6or9kv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqa6or9kv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr4pdd0tf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr4pdd0tf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr4pdd0tf/gem5/stats.txt --config /tmp/tmpr4pdd0tf/gem5/config.json --output /tmp/tmpr4pdd0tf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr4pdd0tf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr4pdd0tf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpot805ew2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpot805ew2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=96 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=78 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpnvv_nayn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnvv_nayn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnvv_nayn/gem5/stats.txt --config /tmp/tmpnvv_nayn/gem5/config.json --output /tmp/tmpnvv_nayn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnvv_nayn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnvv_nayn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvmwatuns/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvmwatuns/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvmwatuns/gem5/stats.txt --config /tmp/tmpvmwatuns/gem5/config.json --output /tmp/tmpvmwatuns/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvmwatuns/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvmwatuns/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4ffe7e82/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4ffe7e82/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4ffe7e82/gem5/stats.txt --config /tmp/tmp4ffe7e82/gem5/config.json --output /tmp/tmp4ffe7e82/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4ffe7e82/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4ffe7e82/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxcic3h24/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxcic3h24/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxcic3h24/gem5/stats.txt --config /tmp/tmpxcic3h24/gem5/config.json --output /tmp/tmpxcic3h24/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxcic3h24/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxcic3h24/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwc4s0mb2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwc4s0mb2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwc4s0mb2/gem5/stats.txt --config /tmp/tmpwc4s0mb2/gem5/config.json --output /tmp/tmpwc4s0mb2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwc4s0mb2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwc4s0mb2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp462l85ls/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp462l85ls/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp462l85ls/gem5/stats.txt --config /tmp/tmp462l85ls/gem5/config.json --output /tmp/tmp462l85ls/mcpat-in.xml
/usr/bin/time --output /tmp/tmp462l85ls/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp462l85ls/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaqvt23ig/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaqvt23ig/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=192 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpd468qqsg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd468qqsg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd468qqsg/gem5/stats.txt --config /tmp/tmpd468qqsg/gem5/config.json --output /tmp/tmpd468qqsg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd468qqsg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd468qqsg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppyqi0nvf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppyqi0nvf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppyqi0nvf/gem5/stats.txt --config /tmp/tmppyqi0nvf/gem5/config.json --output /tmp/tmppyqi0nvf/mcpat-in.xml
/usr/bin/time --output /tmp/tmppyqi0nvf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppyqi0nvf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps521vqjl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps521vqjl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps521vqjl/gem5/stats.txt --config /tmp/tmps521vqjl/gem5/config.json --output /tmp/tmps521vqjl/mcpat-in.xml
/usr/bin/time --output /tmp/tmps521vqjl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps521vqjl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0yi_6qfh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0yi_6qfh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0yi_6qfh/gem5/stats.txt --config /tmp/tmp0yi_6qfh/gem5/config.json --output /tmp/tmp0yi_6qfh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0yi_6qfh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0yi_6qfh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz2uw0tf4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz2uw0tf4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz2uw0tf4/gem5/stats.txt --config /tmp/tmpz2uw0tf4/gem5/config.json --output /tmp/tmpz2uw0tf4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz2uw0tf4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz2uw0tf4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppc8u9ye2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppc8u9ye2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppc8u9ye2/gem5/stats.txt --config /tmp/tmppc8u9ye2/gem5/config.json --output /tmp/tmppc8u9ye2/mcpat-in.xml
/usr/bin/time --output /tmp/tmppc8u9ye2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppc8u9ye2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_3ujid1j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_3ujid1j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=109 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpb0jb4jua/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb0jb4jua/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb0jb4jua/gem5/stats.txt --config /tmp/tmpb0jb4jua/gem5/config.json --output /tmp/tmpb0jb4jua/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb0jb4jua/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb0jb4jua/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1fozr6ra/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1fozr6ra/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1fozr6ra/gem5/stats.txt --config /tmp/tmp1fozr6ra/gem5/config.json --output /tmp/tmp1fozr6ra/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1fozr6ra/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1fozr6ra/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf1d8l_gs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf1d8l_gs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf1d8l_gs/gem5/stats.txt --config /tmp/tmpf1d8l_gs/gem5/config.json --output /tmp/tmpf1d8l_gs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf1d8l_gs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf1d8l_gs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdqw_3rg2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdqw_3rg2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdqw_3rg2/gem5/stats.txt --config /tmp/tmpdqw_3rg2/gem5/config.json --output /tmp/tmpdqw_3rg2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdqw_3rg2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdqw_3rg2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy38iuakc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy38iuakc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy38iuakc/gem5/stats.txt --config /tmp/tmpy38iuakc/gem5/config.json --output /tmp/tmpy38iuakc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy38iuakc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy38iuakc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa2afty_2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa2afty_2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa2afty_2/gem5/stats.txt --config /tmp/tmpa2afty_2/gem5/config.json --output /tmp/tmpa2afty_2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa2afty_2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa2afty_2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsoiay0dv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsoiay0dv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=94 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=66 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp4a8qbg0z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4a8qbg0z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4a8qbg0z/gem5/stats.txt --config /tmp/tmp4a8qbg0z/gem5/config.json --output /tmp/tmp4a8qbg0z/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4a8qbg0z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4a8qbg0z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp01_1w61m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp01_1w61m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp01_1w61m/gem5/stats.txt --config /tmp/tmp01_1w61m/gem5/config.json --output /tmp/tmp01_1w61m/mcpat-in.xml
/usr/bin/time --output /tmp/tmp01_1w61m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp01_1w61m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy8iro6ot/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy8iro6ot/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy8iro6ot/gem5/stats.txt --config /tmp/tmpy8iro6ot/gem5/config.json --output /tmp/tmpy8iro6ot/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy8iro6ot/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy8iro6ot/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbrrbnqrp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbrrbnqrp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbrrbnqrp/gem5/stats.txt --config /tmp/tmpbrrbnqrp/gem5/config.json --output /tmp/tmpbrrbnqrp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbrrbnqrp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbrrbnqrp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps2gxtnep/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps2gxtnep/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps2gxtnep/gem5/stats.txt --config /tmp/tmps2gxtnep/gem5/config.json --output /tmp/tmps2gxtnep/mcpat-in.xml
/usr/bin/time --output /tmp/tmps2gxtnep/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps2gxtnep/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo17dmova/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo17dmova/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo17dmova/gem5/stats.txt --config /tmp/tmpo17dmova/gem5/config.json --output /tmp/tmpo17dmova/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo17dmova/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo17dmova/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc5lxfsc_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc5lxfsc_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=145 -P system.switch_cpus[:].numPhysFloatRegs=213 -P system.switch_cpus[:].numPhysVecRegs=233 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpnta6fc3l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnta6fc3l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnta6fc3l/gem5/stats.txt --config /tmp/tmpnta6fc3l/gem5/config.json --output /tmp/tmpnta6fc3l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnta6fc3l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnta6fc3l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplcym4fvm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplcym4fvm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplcym4fvm/gem5/stats.txt --config /tmp/tmplcym4fvm/gem5/config.json --output /tmp/tmplcym4fvm/mcpat-in.xml
/usr/bin/time --output /tmp/tmplcym4fvm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplcym4fvm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgf1kl83d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgf1kl83d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgf1kl83d/gem5/stats.txt --config /tmp/tmpgf1kl83d/gem5/config.json --output /tmp/tmpgf1kl83d/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgf1kl83d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgf1kl83d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpld31x1w_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpld31x1w_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpld31x1w_/gem5/stats.txt --config /tmp/tmpld31x1w_/gem5/config.json --output /tmp/tmpld31x1w_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpld31x1w_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpld31x1w_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3naffo0_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3naffo0_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3naffo0_/gem5/stats.txt --config /tmp/tmp3naffo0_/gem5/config.json --output /tmp/tmp3naffo0_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3naffo0_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3naffo0_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp119hseb_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp119hseb_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp119hseb_/gem5/stats.txt --config /tmp/tmp119hseb_/gem5/config.json --output /tmp/tmp119hseb_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp119hseb_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp119hseb_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqjeoiypj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqjeoiypj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=173 -P system.switch_cpus[:].numPhysFloatRegs=88 -P system.switch_cpus[:].numPhysVecRegs=177 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpcagn5fe7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcagn5fe7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcagn5fe7/gem5/stats.txt --config /tmp/tmpcagn5fe7/gem5/config.json --output /tmp/tmpcagn5fe7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcagn5fe7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcagn5fe7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpplrnrsys/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpplrnrsys/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpplrnrsys/gem5/stats.txt --config /tmp/tmpplrnrsys/gem5/config.json --output /tmp/tmpplrnrsys/mcpat-in.xml
/usr/bin/time --output /tmp/tmpplrnrsys/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpplrnrsys/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplldco5fg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplldco5fg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplldco5fg/gem5/stats.txt --config /tmp/tmplldco5fg/gem5/config.json --output /tmp/tmplldco5fg/mcpat-in.xml
/usr/bin/time --output /tmp/tmplldco5fg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplldco5fg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq_zq7evi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq_zq7evi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq_zq7evi/gem5/stats.txt --config /tmp/tmpq_zq7evi/gem5/config.json --output /tmp/tmpq_zq7evi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq_zq7evi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq_zq7evi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptgkeu7f5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptgkeu7f5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptgkeu7f5/gem5/stats.txt --config /tmp/tmptgkeu7f5/gem5/config.json --output /tmp/tmptgkeu7f5/mcpat-in.xml
/usr/bin/time --output /tmp/tmptgkeu7f5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptgkeu7f5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm9rarho8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm9rarho8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm9rarho8/gem5/stats.txt --config /tmp/tmpm9rarho8/gem5/config.json --output /tmp/tmpm9rarho8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm9rarho8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm9rarho8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzse9h5t8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzse9h5t8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=55 -P system.switch_cpus[:].numPhysFloatRegs=82 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbeid9qy0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbeid9qy0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbeid9qy0/gem5/stats.txt --config /tmp/tmpbeid9qy0/gem5/config.json --output /tmp/tmpbeid9qy0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbeid9qy0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbeid9qy0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9bvwm28k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9bvwm28k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9bvwm28k/gem5/stats.txt --config /tmp/tmp9bvwm28k/gem5/config.json --output /tmp/tmp9bvwm28k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9bvwm28k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9bvwm28k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfecykrbe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfecykrbe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfecykrbe/gem5/stats.txt --config /tmp/tmpfecykrbe/gem5/config.json --output /tmp/tmpfecykrbe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfecykrbe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfecykrbe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1l4uhj_z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1l4uhj_z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1l4uhj_z/gem5/stats.txt --config /tmp/tmp1l4uhj_z/gem5/config.json --output /tmp/tmp1l4uhj_z/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1l4uhj_z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1l4uhj_z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjiz927bg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjiz927bg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjiz927bg/gem5/stats.txt --config /tmp/tmpjiz927bg/gem5/config.json --output /tmp/tmpjiz927bg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjiz927bg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjiz927bg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq3g5t5u3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq3g5t5u3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq3g5t5u3/gem5/stats.txt --config /tmp/tmpq3g5t5u3/gem5/config.json --output /tmp/tmpq3g5t5u3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq3g5t5u3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq3g5t5u3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg1ig88wu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg1ig88wu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=166 -P system.switch_cpus[:].numPhysVecRegs=197 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [64, 64, 16, 256, 128, 256, 128, 512, 16, 16], 'lq_size': [128, 64, 256, 128, 256, 64, 4, 256, 256, 16], 'sq_size': [64, 4, 16, 16, 4, 16, 16, 16, 256, 128], 'p_width': [12, 8, 4, 11, 11, 8, 7, 8, 10, 8], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [166, 222, 63, 128, 221, 165, 138, 225, 98, 81], 'float_regs': [147, 64, 61, 191, 51, 141, 122, 253, 62, 62], 'vec_regs': [246, 206, 226, 218, 154, 245, 77, 111, 164, 215]})
/usr/bin/time --output /tmp/tmp9awfltbw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9awfltbw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9awfltbw/gem5/stats.txt --config /tmp/tmp9awfltbw/gem5/config.json --output /tmp/tmp9awfltbw/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9awfltbw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9awfltbw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphb0qjxs7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphb0qjxs7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphb0qjxs7/gem5/stats.txt --config /tmp/tmphb0qjxs7/gem5/config.json --output /tmp/tmphb0qjxs7/mcpat-in.xml
/usr/bin/time --output /tmp/tmphb0qjxs7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphb0qjxs7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9ojqp8y1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9ojqp8y1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9ojqp8y1/gem5/stats.txt --config /tmp/tmp9ojqp8y1/gem5/config.json --output /tmp/tmp9ojqp8y1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9ojqp8y1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9ojqp8y1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpafb3num1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpafb3num1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpafb3num1/gem5/stats.txt --config /tmp/tmpafb3num1/gem5/config.json --output /tmp/tmpafb3num1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpafb3num1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpafb3num1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiblpn2nj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiblpn2nj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiblpn2nj/gem5/stats.txt --config /tmp/tmpiblpn2nj/gem5/config.json --output /tmp/tmpiblpn2nj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiblpn2nj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiblpn2nj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3besrsda/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3besrsda/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3besrsda/gem5/stats.txt --config /tmp/tmp3besrsda/gem5/config.json --output /tmp/tmp3besrsda/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3besrsda/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3besrsda/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd7ddpmr5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd7ddpmr5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=221 -P system.switch_cpus[:].numPhysFloatRegs=51 -P system.switch_cpus[:].numPhysVecRegs=154 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpwrflv71f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwrflv71f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwrflv71f/gem5/stats.txt --config /tmp/tmpwrflv71f/gem5/config.json --output /tmp/tmpwrflv71f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwrflv71f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwrflv71f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmqlld5c9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmqlld5c9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmqlld5c9/gem5/stats.txt --config /tmp/tmpmqlld5c9/gem5/config.json --output /tmp/tmpmqlld5c9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmqlld5c9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmqlld5c9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjmf2xbk8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjmf2xbk8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjmf2xbk8/gem5/stats.txt --config /tmp/tmpjmf2xbk8/gem5/config.json --output /tmp/tmpjmf2xbk8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjmf2xbk8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjmf2xbk8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_k1l74q2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_k1l74q2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_k1l74q2/gem5/stats.txt --config /tmp/tmp_k1l74q2/gem5/config.json --output /tmp/tmp_k1l74q2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_k1l74q2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_k1l74q2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv8axdxgu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv8axdxgu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv8axdxgu/gem5/stats.txt --config /tmp/tmpv8axdxgu/gem5/config.json --output /tmp/tmpv8axdxgu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv8axdxgu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv8axdxgu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1bt9le5l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1bt9le5l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1bt9le5l/gem5/stats.txt --config /tmp/tmp1bt9le5l/gem5/config.json --output /tmp/tmp1bt9le5l/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1bt9le5l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1bt9le5l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2ijih6f6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2ijih6f6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=245 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpzwqdq478/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzwqdq478/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzwqdq478/gem5/stats.txt --config /tmp/tmpzwqdq478/gem5/config.json --output /tmp/tmpzwqdq478/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzwqdq478/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzwqdq478/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplahcdf6d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplahcdf6d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplahcdf6d/gem5/stats.txt --config /tmp/tmplahcdf6d/gem5/config.json --output /tmp/tmplahcdf6d/mcpat-in.xml
/usr/bin/time --output /tmp/tmplahcdf6d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplahcdf6d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3977b7jk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3977b7jk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3977b7jk/gem5/stats.txt --config /tmp/tmp3977b7jk/gem5/config.json --output /tmp/tmp3977b7jk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3977b7jk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3977b7jk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcev739m6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcev739m6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcev739m6/gem5/stats.txt --config /tmp/tmpcev739m6/gem5/config.json --output /tmp/tmpcev739m6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcev739m6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcev739m6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpprb35omr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpprb35omr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpprb35omr/gem5/stats.txt --config /tmp/tmpprb35omr/gem5/config.json --output /tmp/tmpprb35omr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpprb35omr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpprb35omr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcz26y1sh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcz26y1sh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcz26y1sh/gem5/stats.txt --config /tmp/tmpcz26y1sh/gem5/config.json --output /tmp/tmpcz26y1sh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcz26y1sh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcz26y1sh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn516wc3q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn516wc3q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=253 -P system.switch_cpus[:].numPhysVecRegs=111 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbjmyk9fz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbjmyk9fz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbjmyk9fz/gem5/stats.txt --config /tmp/tmpbjmyk9fz/gem5/config.json --output /tmp/tmpbjmyk9fz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbjmyk9fz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbjmyk9fz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0f1bqdn1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0f1bqdn1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0f1bqdn1/gem5/stats.txt --config /tmp/tmp0f1bqdn1/gem5/config.json --output /tmp/tmp0f1bqdn1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0f1bqdn1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0f1bqdn1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzkf_mizn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzkf_mizn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzkf_mizn/gem5/stats.txt --config /tmp/tmpzkf_mizn/gem5/config.json --output /tmp/tmpzkf_mizn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzkf_mizn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzkf_mizn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplxg6nixl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplxg6nixl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplxg6nixl/gem5/stats.txt --config /tmp/tmplxg6nixl/gem5/config.json --output /tmp/tmplxg6nixl/mcpat-in.xml
/usr/bin/time --output /tmp/tmplxg6nixl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplxg6nixl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg8cu6jjq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg8cu6jjq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg8cu6jjq/gem5/stats.txt --config /tmp/tmpg8cu6jjq/gem5/config.json --output /tmp/tmpg8cu6jjq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg8cu6jjq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg8cu6jjq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0jgbyri3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0jgbyri3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0jgbyri3/gem5/stats.txt --config /tmp/tmp0jgbyri3/gem5/config.json --output /tmp/tmp0jgbyri3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0jgbyri3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0jgbyri3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkd193658/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkd193658/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=128 -P system.switch_cpus[:].numPhysFloatRegs=191 -P system.switch_cpus[:].numPhysVecRegs=218 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp0vo__d17/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0vo__d17/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0vo__d17/gem5/stats.txt --config /tmp/tmp0vo__d17/gem5/config.json --output /tmp/tmp0vo__d17/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0vo__d17/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0vo__d17/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwdldsxaz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwdldsxaz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwdldsxaz/gem5/stats.txt --config /tmp/tmpwdldsxaz/gem5/config.json --output /tmp/tmpwdldsxaz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwdldsxaz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwdldsxaz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdva3urzp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdva3urzp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdva3urzp/gem5/stats.txt --config /tmp/tmpdva3urzp/gem5/config.json --output /tmp/tmpdva3urzp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdva3urzp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdva3urzp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0bng4msi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0bng4msi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0bng4msi/gem5/stats.txt --config /tmp/tmp0bng4msi/gem5/config.json --output /tmp/tmp0bng4msi/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0bng4msi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0bng4msi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp98q3kedf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp98q3kedf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp98q3kedf/gem5/stats.txt --config /tmp/tmp98q3kedf/gem5/config.json --output /tmp/tmp98q3kedf/mcpat-in.xml
/usr/bin/time --output /tmp/tmp98q3kedf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp98q3kedf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe7ucoh4a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe7ucoh4a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe7ucoh4a/gem5/stats.txt --config /tmp/tmpe7ucoh4a/gem5/config.json --output /tmp/tmpe7ucoh4a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe7ucoh4a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe7ucoh4a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpibg38t_s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpibg38t_s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=166 -P system.switch_cpus[:].numPhysFloatRegs=147 -P system.switch_cpus[:].numPhysVecRegs=246 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn3lusc9b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn3lusc9b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn3lusc9b/gem5/stats.txt --config /tmp/tmpn3lusc9b/gem5/config.json --output /tmp/tmpn3lusc9b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn3lusc9b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn3lusc9b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjawvfw72/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjawvfw72/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjawvfw72/gem5/stats.txt --config /tmp/tmpjawvfw72/gem5/config.json --output /tmp/tmpjawvfw72/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjawvfw72/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjawvfw72/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsw074ehn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsw074ehn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsw074ehn/gem5/stats.txt --config /tmp/tmpsw074ehn/gem5/config.json --output /tmp/tmpsw074ehn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsw074ehn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsw074ehn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptledz8li/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptledz8li/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptledz8li/gem5/stats.txt --config /tmp/tmptledz8li/gem5/config.json --output /tmp/tmptledz8li/mcpat-in.xml
/usr/bin/time --output /tmp/tmptledz8li/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptledz8li/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpttwct3y1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpttwct3y1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpttwct3y1/gem5/stats.txt --config /tmp/tmpttwct3y1/gem5/config.json --output /tmp/tmpttwct3y1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpttwct3y1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpttwct3y1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpihu1lwsd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpihu1lwsd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpihu1lwsd/gem5/stats.txt --config /tmp/tmpihu1lwsd/gem5/config.json --output /tmp/tmpihu1lwsd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpihu1lwsd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpihu1lwsd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmz6fog4n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmz6fog4n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=138 -P system.switch_cpus[:].numPhysFloatRegs=122 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpzscq3o83/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzscq3o83/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzscq3o83/gem5/stats.txt --config /tmp/tmpzscq3o83/gem5/config.json --output /tmp/tmpzscq3o83/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzscq3o83/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzscq3o83/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp20_yhyvs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp20_yhyvs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp20_yhyvs/gem5/stats.txt --config /tmp/tmp20_yhyvs/gem5/config.json --output /tmp/tmp20_yhyvs/mcpat-in.xml
/usr/bin/time --output /tmp/tmp20_yhyvs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp20_yhyvs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3h__xfi0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3h__xfi0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3h__xfi0/gem5/stats.txt --config /tmp/tmp3h__xfi0/gem5/config.json --output /tmp/tmp3h__xfi0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3h__xfi0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3h__xfi0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcygcts48/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcygcts48/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcygcts48/gem5/stats.txt --config /tmp/tmpcygcts48/gem5/config.json --output /tmp/tmpcygcts48/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcygcts48/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcygcts48/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0f7m3b7k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0f7m3b7k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0f7m3b7k/gem5/stats.txt --config /tmp/tmp0f7m3b7k/gem5/config.json --output /tmp/tmp0f7m3b7k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0f7m3b7k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0f7m3b7k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzvma209y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzvma209y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzvma209y/gem5/stats.txt --config /tmp/tmpzvma209y/gem5/config.json --output /tmp/tmpzvma209y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzvma209y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzvma209y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyhqvglvy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyhqvglvy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=222 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=206 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmphoatca8x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphoatca8x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphoatca8x/gem5/stats.txt --config /tmp/tmphoatca8x/gem5/config.json --output /tmp/tmphoatca8x/mcpat-in.xml
/usr/bin/time --output /tmp/tmphoatca8x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphoatca8x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsjw3jiyr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsjw3jiyr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsjw3jiyr/gem5/stats.txt --config /tmp/tmpsjw3jiyr/gem5/config.json --output /tmp/tmpsjw3jiyr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsjw3jiyr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsjw3jiyr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfnx7_2ug/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfnx7_2ug/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfnx7_2ug/gem5/stats.txt --config /tmp/tmpfnx7_2ug/gem5/config.json --output /tmp/tmpfnx7_2ug/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfnx7_2ug/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfnx7_2ug/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxo3xedpc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxo3xedpc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxo3xedpc/gem5/stats.txt --config /tmp/tmpxo3xedpc/gem5/config.json --output /tmp/tmpxo3xedpc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxo3xedpc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxo3xedpc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo5wjrp7n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo5wjrp7n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo5wjrp7n/gem5/stats.txt --config /tmp/tmpo5wjrp7n/gem5/config.json --output /tmp/tmpo5wjrp7n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo5wjrp7n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo5wjrp7n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5j8cxcl_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5j8cxcl_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5j8cxcl_/gem5/stats.txt --config /tmp/tmp5j8cxcl_/gem5/config.json --output /tmp/tmp5j8cxcl_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5j8cxcl_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5j8cxcl_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1k4ucywh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1k4ucywh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=98 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=164 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpmbqihyzr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmbqihyzr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmbqihyzr/gem5/stats.txt --config /tmp/tmpmbqihyzr/gem5/config.json --output /tmp/tmpmbqihyzr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmbqihyzr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmbqihyzr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp07lg_nfd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp07lg_nfd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp07lg_nfd/gem5/stats.txt --config /tmp/tmp07lg_nfd/gem5/config.json --output /tmp/tmp07lg_nfd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp07lg_nfd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp07lg_nfd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0sgb9ccg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0sgb9ccg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0sgb9ccg/gem5/stats.txt --config /tmp/tmp0sgb9ccg/gem5/config.json --output /tmp/tmp0sgb9ccg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0sgb9ccg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0sgb9ccg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpywrk9nrm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpywrk9nrm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpywrk9nrm/gem5/stats.txt --config /tmp/tmpywrk9nrm/gem5/config.json --output /tmp/tmpywrk9nrm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpywrk9nrm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpywrk9nrm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbehf3mfk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbehf3mfk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbehf3mfk/gem5/stats.txt --config /tmp/tmpbehf3mfk/gem5/config.json --output /tmp/tmpbehf3mfk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbehf3mfk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbehf3mfk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpup3tk70u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpup3tk70u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpup3tk70u/gem5/stats.txt --config /tmp/tmpup3tk70u/gem5/config.json --output /tmp/tmpup3tk70u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpup3tk70u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpup3tk70u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6yxge2yg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6yxge2yg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=62 -P system.switch_cpus[:].numPhysVecRegs=215 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpf56uk1pu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf56uk1pu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf56uk1pu/gem5/stats.txt --config /tmp/tmpf56uk1pu/gem5/config.json --output /tmp/tmpf56uk1pu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf56uk1pu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf56uk1pu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx3es0kbn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx3es0kbn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx3es0kbn/gem5/stats.txt --config /tmp/tmpx3es0kbn/gem5/config.json --output /tmp/tmpx3es0kbn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx3es0kbn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx3es0kbn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe1l_xca4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe1l_xca4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe1l_xca4/gem5/stats.txt --config /tmp/tmpe1l_xca4/gem5/config.json --output /tmp/tmpe1l_xca4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe1l_xca4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe1l_xca4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpop_c9v_w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpop_c9v_w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpop_c9v_w/gem5/stats.txt --config /tmp/tmpop_c9v_w/gem5/config.json --output /tmp/tmpop_c9v_w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpop_c9v_w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpop_c9v_w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe4fw8wqf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe4fw8wqf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe4fw8wqf/gem5/stats.txt --config /tmp/tmpe4fw8wqf/gem5/config.json --output /tmp/tmpe4fw8wqf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe4fw8wqf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe4fw8wqf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpie2ev6tn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpie2ev6tn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpie2ev6tn/gem5/stats.txt --config /tmp/tmpie2ev6tn/gem5/config.json --output /tmp/tmpie2ev6tn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpie2ev6tn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpie2ev6tn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpahdffqq_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpahdffqq_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=61 -P system.switch_cpus[:].numPhysVecRegs=226 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
