// Seed: 2125586147
module module_0 (
    input  wire id_0,
    output tri1 id_1
);
  assign id_1 = 1;
  wire id_3;
endmodule
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2
    , id_25,
    output logic id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wand id_6,
    input tri id_7,
    output wor module_1,
    input uwire id_9,
    output tri id_10,
    input tri id_11,
    output tri0 id_12,
    output wire id_13,
    output wire id_14,
    output tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wand id_18,
    input tri0 id_19,
    input wor id_20,
    output wire id_21,
    input supply0 id_22,
    output wand id_23
);
  always @(posedge -1 or posedge 1) id_3 <= #id_2 id_22;
  assign id_23 = (1);
  assign id_5  = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_12
  );
  assign modCall_1.id_0 = 0;
  wire id_26;
endmodule
