/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [13:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(in_data[89] & celloutsig_0_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_1z[2] | celloutsig_0_0z[5]) & (celloutsig_0_8z | celloutsig_0_2z));
  assign celloutsig_1_0z = ~((in_data[156] | in_data[161]) & (in_data[119] | in_data[132]));
  assign celloutsig_1_5z = ~((in_data[125] | celloutsig_1_3z) & (celloutsig_1_2z | in_data[129]));
  assign celloutsig_1_6z = ~((in_data[159] | celloutsig_1_4z[5]) & (in_data[165] | celloutsig_1_4z[3]));
  assign celloutsig_1_8z = ~((celloutsig_1_1z[5] | in_data[157]) & (celloutsig_1_7z | celloutsig_1_6z));
  assign celloutsig_1_4z = in_data[161:156] & { celloutsig_1_1z[7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[133], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z } / { 1'h1, in_data[173:169] };
  assign celloutsig_0_5z = in_data[32:25] / { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[157:150], celloutsig_1_0z } / { 1'h1, in_data[145:138] };
  assign celloutsig_1_11z = celloutsig_1_1z[4:0] === { celloutsig_1_4z[3], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_2z = { in_data[158:152], celloutsig_1_0z } === celloutsig_1_1z[7:0];
  assign celloutsig_1_3z = { celloutsig_1_1z[7:1], celloutsig_1_2z, celloutsig_1_1z } === { in_data[132:126], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z[6], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z } === { in_data[109:107], celloutsig_1_6z };
  assign celloutsig_1_7z = { celloutsig_1_1z[8:3], celloutsig_1_6z, celloutsig_1_5z } <= { in_data[187:181], celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_13z[4] & ~(celloutsig_1_6z);
  assign celloutsig_1_17z = celloutsig_1_11z & ~(celloutsig_1_15z);
  assign celloutsig_0_12z = celloutsig_0_3z[0] ? { celloutsig_0_5z[5], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z } : { celloutsig_0_4z[18:9], celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_9z ? { in_data[62], celloutsig_0_13z, celloutsig_0_14z } : celloutsig_0_12z[4:2];
  assign celloutsig_0_17z = celloutsig_0_12z[7:3] != { celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_18z = ~ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_15z = | { in_data[160:154], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_10z = | { celloutsig_0_3z[12:1], celloutsig_0_9z };
  assign celloutsig_0_2z = | { celloutsig_0_0z[13], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_0z[8] & celloutsig_0_0z[12];
  assign celloutsig_0_13z = celloutsig_0_7z & celloutsig_0_5z[3];
  assign celloutsig_0_0z = in_data[36:17] >> in_data[45:26];
  assign celloutsig_0_4z = { in_data[61:51], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >> { in_data[5], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z } - { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_9z } ~^ { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = ~((celloutsig_0_4z[3] & celloutsig_0_10z) | celloutsig_0_9z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = celloutsig_0_0z[14:1];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[40:34];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_16z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_0z[7:6], celloutsig_0_2z, celloutsig_0_14z };
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
