I 000049 55 1752          1482237070296 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237070297 2016.12.20 14:31:10)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9d9d9198c9cb89949b8bc5cd999e98cd989f9997)
	(_entity
		(_time 1482237070280)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482237099847 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237099848 2016.12.20 14:31:39)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 095c0e0f535e5c1e030c1c525a0e090f5a0f080e00)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2107          1482237100159 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237100160 2016.12.20 14:31:40)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41144943131614564a4f541a124417464547434641)
	(_entity
		(_time 1482237100144)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 43 (player_tb))
	(_version v98)
	(_time 1482237100175 2016.12.20 14:31:40)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51045d52550706465550430b055704575257595407)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237370662 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237370663 2016.12.20 14:36:10)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5b6edb6b3b2b0f2efe0f0beb6e2e5e3b6e3e4e2ec)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482237382975 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237382976 2016.12.20 14:36:22)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fef9f6aef8a9abe9f4fbeba5adf9fef8adf8fff9f7)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 51 (player_tb))
	(_version v98)
	(_time 1482237383303 2016.12.20 14:36:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46411344451011514247541c1240134045404e4310)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237391272 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237391273 2016.12.20 14:36:31)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67626e67333032706d62723c34606761346166606e)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2249          1482237391585 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237391586 2016.12.20 14:36:31)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9ace909ac8ca8895998ac4cc9ac9989b999d989f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 51 (player_tb))
	(_version v98)
	(_time 1482237391600 2016.12.20 14:36:31)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afaafaf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237443540 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237443541 2016.12.20 14:37:23)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c1959fc3c7c5879a9585cbc3979096c396919799)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2249          1482237443852 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237443853 2016.12.20 14:37:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c998cf9c939e9cdec3cfdc929acc9fcecdcfcbcec9)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 51 (player_tb))
	(_version v98)
	(_time 1482237443868 2016.12.20 14:37:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d988db8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237488365 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237488366 2016.12.20 14:38:08)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfba9faaafaf8baa7a8b8f6feaaadabfeabacaaa4)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 51 (player_tb))
	(_version v98)
	(_time 1482237488709 2016.12.20 14:38:08)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04520602055253130005165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237506881 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237506882 2016.12.20 14:38:26)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00525406535755170a05155b530700065306010709)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 51 (player_tb))
	(_version v98)
	(_time 1482237507209 2016.12.20 14:38:27)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481a194a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237533351 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237533352 2016.12.20 14:38:53)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65676165333230726f60703e36626563366364626c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237533695 2016.12.20 14:38:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbfbce9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237539023 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237539024 2016.12.20 14:38:59)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8cdc838adad89a878898d6de8a8d8bde8b8c8a84)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2279          1482237539289 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237539290 2016.12.20 14:38:59)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9697c499c3c1c3819dc683cdc593c0919290949196)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237539304 2016.12.20 14:38:59)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a7f0f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237567493 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237567494 2016.12.20 14:39:27)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c291cb97939597d5c8c7d79991c5c2c491c4c3c5cb)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2279          1482237567790 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237567791 2016.12.20 14:39:27)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eab9bbb9e8bdbffde1baffb1b9efbcedeeece8edea)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237567806 2016.12.20 14:39:27)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faa9afaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237592760 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237592761 2016.12.20 14:39:52)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73772072232426647976662820747375207572747a)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2282          1482237593072 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237593073 2016.12.20 14:39:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca8f8fbacfbf9bba7fcb9f7ffa9faaba8aaaeabac)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237593088 2016.12.20 14:39:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbfebefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237656776 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237656777 2016.12.20 14:40:56)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8387858dd3d4d694898696d8d0848385d08582848a)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237657135 2016.12.20 14:40:57)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaeee9b9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237761780 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237761781 2016.12.20 14:42:41)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bae9baeeb8edefadb0bfafe1e9bdbabce9bcbbbdb3)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237762124 2016.12.20 14:42:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1241141515444505161300484614471411141a1744)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237770405 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237770406 2016.12.20 14:42:50)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3a696b6a3c3e7c616e7e30386c6b6d386d6a6c62)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2296          1482237770671 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237770672 2016.12.20 14:42:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75247674232220627e25602e267023727173777275)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237770686 2016.12.20 14:42:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 85d4828b85d3d292818497dfd183d08386838d80d3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237774093 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237774094 2016.12.20 14:42:54)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d4d381838486c4d9d6c68880d4d3d580d5d2d4da)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2296          1482237774358 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237774359 2016.12.20 14:42:54)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddadc8fda8a88cad68dc8868ed88bdad9dbdfdadd)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237774374 2016.12.20 14:42:54)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecebe9bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482237878952 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482237878953 2016.12.20 14:44:38)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e603f6e68393b79646b7b353d696e683d686f6967)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2296          1482237879218 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482237879219 2016.12.20 14:44:39)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78762a79232f2d6f73286d232b7d2e7f7c7e7a7f78)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 50 (player_tb))
	(_version v98)
	(_time 1482237879233 2016.12.20 14:44:39)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8886de8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238081003 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238081004 2016.12.20 14:48:01)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfbfbfaaafaf8baa7a8b8f6feaaadabfeabacaaa4)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 56 (player_tb))
	(_version v98)
	(_time 1482238081503 2016.12.20 14:48:01)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f4a4f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238092066 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238092067 2016.12.20 14:48:12)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b7b5b7b3b3b1f3eee1f1bfb7e3e4e2b7e2e5e3ed)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 57 (player_tb))
	(_version v98)
	(_time 1482238092363 2016.12.20 14:48:12)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5e5a0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238102754 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238102755 2016.12.20 14:48:22)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a4a7f4f3f4f6b4a9a6b6f8f0a4a3a5f0a5a2a4aa)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2475          1482238103019 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238103020 2016.12.20 14:48:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adaaa8faaafaf8baa7adb8f6fea8fbaaa9abafaaad)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__46(_architecture 1 0 46 (_process (_simple))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 57 (player_tb))
	(_version v98)
	(_time 1482238103051 2016.12.20 14:48:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccbcd999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238108207 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238108208 2016.12.20 14:48:28)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f6f9a0a3a7a5e7faf5e5aba3f7f0f6a3f6f1f7f9)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2475          1482238108473 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238108474 2016.12.20 14:48:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafcabaaf8adafedf0faefa1a9ffacfdfefcf8fdfa)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__46(_architecture 1 0 46 (_process (_simple))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 57 (player_tb))
	(_version v98)
	(_time 1482238108504 2016.12.20 14:48:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191f4f1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238171404 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238171405 2016.12.20 14:49:31)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d5d381838486c4d9d6c68880d4d3d580d5d2d4da)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2478          1482238171691 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238171692 2016.12.20 14:49:31)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edebecbeeabab8fae7bef8b6bee8bbeae9ebefeaed)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
			(line__54(_architecture 1 0 54 (_process (_simple))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 65 (player_tb))
	(_version v98)
	(_time 1482238181128 2016.12.20 14:49:41)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacec89f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2420          1482238189706 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238189707 2016.12.20 14:49:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4e444e4c1b195b461f59171f491a4b484a4e4b4c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 65 (player_tb))
	(_version v98)
	(_time 1482238189722 2016.12.20 14:49:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5e505f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2426          1482238201800 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238201801 2016.12.20 14:50:01)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a858d8488dddf9d80d99fd1d98fdc8d8e8c888d8a)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 65 (player_tb))
	(_version v98)
	(_time 1482238201816 2016.12.20 14:50:01)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a959995cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2426          1482238253068 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238253069 2016.12.20 14:50:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccf9a99cc9b99dbc69cd9979fc99acbc8cacecbcc)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 66 (player_tb))
	(_version v98)
	(_time 1482238253084 2016.12.20 14:50:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd889898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238374983 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238374984 2016.12.20 14:52:54)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0b5d0808595b19040b1b555d090e085d080f0907)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482238383343 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238383344 2016.12.20 14:53:03)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b6e6e1e3e2e0a2bfb0a0eee6b2b5b3e6b3b4b2bc)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2510          1482238383671 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238383672 2016.12.20 14:53:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfea9adfaaaa8eaf0fbe8a6aef8abfaf9fbfffafd)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
			(two_buttons(_architecture 1 0 55 (_process (_wait_for)(_target(2(2))(2(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 67 (player_tb))
	(_version v98)
	(_time 1482238383686 2016.12.20 14:53:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0e5c0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238422729 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238422730 2016.12.20 14:53:42)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d6828ad3d3d1938e8191dfd7838482d78285838d)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2543          1482238423042 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238423043 2016.12.20 14:53:43)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bceebbe8bcebe9abb1baa9e7efb9eabbb8babebbbc)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
			(two_buttons(_architecture 1 0 55 (_process (_wait_for)(_target(2(2))(2(1))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 67 (player_tb))
	(_version v98)
	(_time 1482238423057 2016.12.20 14:53:43)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc9ecf999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238513874 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238513875 2016.12.20 14:55:13)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989bc997c3cfcd8f929d8dc3cb9f989ecb9e999f91)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2487          1482238514186 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238514187 2016.12.20 14:55:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d28383838684c6dcd7c48a82d487d6d5d7d3d6d1)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
			(two_buttons(_architecture 1 0 55 (_process (_simple))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 67 (player_tb))
	(_version v98)
	(_time 1482238514217 2016.12.20 14:55:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f3a6a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238804332 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238804333 2016.12.20 15:00:04)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7824292a7a783a272838767e2a2d2b7e2b2c2a24)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482238804629 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238804630 2016.12.20 15:00:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56030755030103415b50430d055300515250545156)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 67 (player_tb))
	(_version v98)
	(_time 1482238804645 2016.12.20 15:00:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66333366653031716267743c3260336065606e6330)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238850490 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238850491 2016.12.20 15:00:50)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7b2e7b782d2f6d707f6f21297d7a7c297c7b7d73)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 67 (player_tb))
	(_version v98)
	(_time 1482238850959 2016.12.20 15:00:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4f1c4c1e1819594a4f5c141a481b484d48464b18)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238866304 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238866305 2016.12.20 15:01:06)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e686c3b38696b29343b2b656d393e386d383f3937)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482238866632 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238866633 2016.12.20 15:01:06)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d0d588d3d1d3918cd693ddd583d0818280848186)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 66 (player_tb))
	(_version v98)
	(_time 1482238866647 2016.12.20 15:01:06)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c0c19995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482238871741 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482238871742 2016.12.20 15:01:11)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c287c7d7c2b296b767969272f7b7c7a2f7a7d7b75)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2424          1482238872038 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238872039 2016.12.20 15:01:12)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f0a5f3f3f3f1b3aef4b1fff7a1f2a3a0a2a6a3a4)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_simple)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 66 (player_tb))
	(_version v98)
	(_time 1482238872069 2016.12.20 15:01:12)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c490c191c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2426          1482238883086 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482238883087 2016.12.20 15:01:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb99989eca9c9edcc19bde9098ce9dcccfcdc9cccb)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 25 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 66 (player_tb))
	(_version v98)
	(_time 1482238883101 2016.12.20 15:01:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db898c898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239107323 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239107324 2016.12.20 15:05:07)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b4bee2e3e1e3a1bcb3a3ede5b1b6b0e5b0b7b1bf)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2253          1482239107652 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239107653 2016.12.20 15:05:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefcf7aef8a9abe9f4adeba5adfba8f9faf8fcf9fe)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 65 (player_tb))
	(_version v98)
	(_time 1482239107667 2016.12.20 15:05:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0f580b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2253          1482239126602 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239126603 2016.12.20 15:05:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07510301535052100d54125c540251000301050007)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_reset_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 65 (player_tb))
	(_version v98)
	(_time 1482239126618 2016.12.20 15:05:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17411710154140001316054d4311421114111f1241)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239196870 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239196871 2016.12.20 15:06:36)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d4878fd3d6d4968b8494dad2868187d287808688)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482239211184 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239211185 2016.12.20 15:06:51)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693b3c69333e3c7e636c7c323a6e696f3a6f686e60)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 71 (player_tb))
	(_version v98)
	(_time 1482239211512 2016.12.20 15:06:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e3e3e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239267488 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239267489 2016.12.20 15:07:47)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62363362333537756867773931656264316463656b)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 68 (player_tb))
	(_version v98)
	(_time 1482239267816 2016.12.20 15:07:47)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aafefcfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239276395 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239276396 2016.12.20 15:07:56)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e78282c7b793b262939777f2b2c2a7f2a2d2b25)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2244          1482239276692 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239276693 2016.12.20 15:07:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55070056030200425852400e065003525153575255)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 68 (player_tb))
	(_version v98)
	(_time 1482239276707 2016.12.20 15:07:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64363564653233736065763e3062316267626c6132)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239335136 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239335137 2016.12.20 15:08:55)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac9989598cdcf8d909f8fc1c99d9a9cc99c9b9d93)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482239335698 2016.12.20 15:08:55)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9ecd989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239345167 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239345168 2016.12.20 15:09:05)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c998c09c939e9cdec3ccdc929acec9cf9acfc8cec0)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239345449 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239345450 2016.12.20 15:09:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b2b2b0b3b4b6f4eee0f6b8b0e6b5e4e7e5e1e4e3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482239345464 2016.12.20 15:09:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a3a7a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239411703 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239411704 2016.12.20 15:10:11)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcede8e8bcebe9abb6b9a9e7efbbbcbaefbabdbbb5)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239412016 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239412017 2016.12.20 15:10:12)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a4a0a5a3a2a0e2f8fbe0aea6f0a3f2f1f3f7f2f5)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 75 (player_tb))
	(_version v98)
	(_time 1482239412047 2016.12.20 15:10:12)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14454613154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239433624 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239433625 2016.12.20 15:10:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5c5d5d58090b49545b4b050d595e580d585f5957)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239433937 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239433938 2016.12.20 15:10:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 97959398c3c0c2809a9982ccc492c1909391959097)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 75 (player_tb))
	(_version v98)
	(_time 1482239433953 2016.12.20 15:10:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a4a6f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239460341 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239460342 2016.12.20 15:11:00)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adf8fffaaafaf8baa7a8b8f6feaaadabfeabacaaa4)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239460653 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239460654 2016.12.20 15:11:00)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b3b5b5b3b1b3f1ebe7f3bdb5e3b0e1e2e0e4e1e6)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482239460684 2016.12.20 15:11:00)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05505503055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239488885 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239488886 2016.12.20 15:11:28)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30356235636765273a35256b633730366336313739)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239489229 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239489230 2016.12.20 15:11:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888ddb86d3dfdd9f85899dd3db8dde8f8c8e8a8f88)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482239489244 2016.12.20 15:11:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989dcf9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239563327 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239563328 2016.12.20 15:12:43)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05065003535250120f00105e56020503560304020c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239563656 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239563657 2016.12.20 15:12:43)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4e1b4f4a1a185a404f58161e481b4a494b4f4a4d)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 71 (player_tb))
	(_version v98)
	(_time 1482239563671 2016.12.20 15:12:43)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5e0f5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239615165 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239615166 2016.12.20 15:13:35)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 797f7178232e2c6e737c6c222a7e797f2a7f787e70)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2314          1482239615478 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239615479 2016.12.20 15:13:35)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b4bbe6e3e5e7a5bfb2a7e9e1b7e4b5b6b4b0b5b2)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239676687 2016.12.20 15:14:36)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d2d987d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2319          1482239689313 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239689314 2016.12.20 15:14:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26227722737173312b26337d752370212220242126)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239689344 2016.12.20 15:14:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45411047451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239729853 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239729854 2016.12.20 15:15:29)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792a7178232e2c6e737c6c222a7e797f2a7f787e70)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239730197 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239730198 2016.12.20 15:15:30)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d182d883838684c6dcd1c48a82d487d6d5d7d3d6d1)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239730228 2016.12.20 15:15:30)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a3fda0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239853499 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239853500 2016.12.20 15:17:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d4d38fd3d6d4968b8494dad2868187d287808688)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239853811 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239853812 2016.12.20 15:17:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baefe9eeb8edefadb7baafe1e9bfecbdbebcb8bdba)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239853827 2016.12.20 15:17:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99c9e9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239875589 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239875590 2016.12.20 15:17:55)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfb9beebbae8eaa8b5baaae4ecb8bfb9ecb9beb8b6)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239876011 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239876012 2016.12.20 15:17:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65636665333230726865703e366033626163676265)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239876027 2016.12.20 15:17:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75737274752322627174672f2173207376737d7023)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2314          1482239932564 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239932565 2016.12.20 15:18:52)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5809585b030f0d4f55584d030b5d0e5f5c5e5a5f58)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482239932580 2016.12.20 15:18:52)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67366367653130706366753d3361326164616f6231)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2314          1482239951217 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239951218 2016.12.20 15:19:11)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383c313d636f6d2f353b2d636b3d6e3f3c3e3a3f38)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482239951249 2016.12.20 15:19:11)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57535a54550100405356450d0351025154515f5201)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482239991312 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482239991313 2016.12.20 15:19:51)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d685d384838183c1dcd3c38d85d1d6d085d0d7d1df)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482239991634 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482239991635 2016.12.20 15:19:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5d090808595b19030c1b555d0b58090a080c090e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 71 (player_tb))
	(_version v98)
	(_time 1482239991649 2016.12.20 15:19:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4d1d194e4849091a1f0c444a184b181d18161b48)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2321          1482240037738 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240037739 2016.12.20 15:20:37)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c237e282c7b793b212f39777f297a2b282a2e2b2c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240037754 2016.12.20 15:20:37)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b346d3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240074642 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240074643 2016.12.20 15:21:14)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56500455030103415c54430d05515650055057515f)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482240074908 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240074909 2016.12.20 15:21:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f590c5c5a080a48525c4a040c5a09585b595d585f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240074923 2016.12.20 15:21:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f69386f3c3938786b6e7d353b693a696c69676a39)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240085920 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240085921 2016.12.20 15:21:25)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67646067333032706d65723c34606761346166606e)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2321          1482240086185 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240086186 2016.12.20 15:21:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71727970232624667c72642a227427767577737671)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240086201 2016.12.20 15:21:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80838c8e85d6d797848192dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240124070 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240124071 2016.12.20 15:22:04)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64373764333331736e66713f37636462376265636d)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2314          1482240124335 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240124336 2016.12.20 15:22:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d3e396d6a3a387a606e78363e683b6a696b6f6a6d)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240124351 2016.12.20 15:22:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2e2d7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2321          1482240176048 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240176049 2016.12.20 15:22:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74227375232321637977612f277122737072767374)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240176064 2016.12.20 15:22:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d2878a85d2d393808596ded082d18287828c81d2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2321          1482240199421 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240199422 2016.12.20 15:23:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c4c196939496d4cec0d69890c695c4c7c5c1c4c3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482240199436 2016.12.20 15:23:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d4d581d58584c4d7d2c18987d586d5d0d5dbd685)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240222432 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240222433 2016.12.20 15:23:42)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b99c8949accce8c91998ec0c89c9b9dc89d9a9c92)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240222760 2016.12.20 15:23:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e1b3b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240228193 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240228194 2016.12.20 15:23:48)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21212225737674362b23347a722621277227202628)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2438          1482240228459 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240228460 2016.12.20 15:23:48)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2a2e2e287d7f3d272f3f71792f7c2d2e2c282d2a)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(2))(2(1))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240228475 2016.12.20 15:23:48)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3a3a3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240274781 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240274782 2016.12.20 15:24:34)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22272b26737577352820377971252224712423252b)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482240275047 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240275048 2016.12.20 15:24:35)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c297d282c7b793b212939777f297a2b282a2e2b2c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(2))(2(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240275062 2016.12.20 15:24:35)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3969396a6a6b2b383d2e66683a693a3f3a34396a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240305512 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240305513 2016.12.20 15:25:05)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21772025737674362b23347a722621277227202628)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482240305794 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240305795 2016.12.20 15:25:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a6c383f386d6f2d373f2f61693f6c3d3e3c383d3a)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240305809 2016.12.20 15:25:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a1c4c481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2438          1482240337723 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240337724 2016.12.20 15:25:37)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcfaa9acfcaba9ebf1f9e9a7aff9aafbf8fafefbfc)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240337739 2016.12.20 15:25:37)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0a5e0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240380623 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240380624 2016.12.20 15:26:20)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c29099c3c1c3819c9483cdc5919690c59097919f)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240380920 2016.12.20 15:26:20)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfebbcebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240387451 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240387452 2016.12.20 15:26:27)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 42104340131517554840571911454244114443454b)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2411          1482240387717 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240387718 2016.12.20 15:26:27)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c1e4e4e4c1b195b414959171f491a4b484a4e4b4c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240387733 2016.12.20 15:26:27)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0e5a5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2411          1482240436025 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240436026 2016.12.20 15:27:16)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5fba0a5a3a2a0e2f8f0e0aea6f0a3f2f1f3f7f2f5)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240436041 2016.12.20 15:27:16)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 040a5602055253130005165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2409          1482240505032 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240505033 2016.12.20 15:28:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8cdadf828cdbd99b818999d7df89da8b888a8e8b8c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_simple)(_target(2(3))(2(2))(3(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240505063 2016.12.20 15:28:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfafbfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240589016 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240589017 2016.12.20 15:29:49)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dcc99929acac88a979f88c6ce9a9d9bce9b9c9a94)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2411          1482240589282 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240589283 2016.12.20 15:29:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f7a3f1f3f1f3b1aba3b3fdf5a3f0a1a2a0a4a1a6)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 70 (player_tb))
	(_version v98)
	(_time 1482240589298 2016.12.20 15:29:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6e7b7e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240683314 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240683315 2016.12.20 15:31:23)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f7f2a6a3a1a3e1fcf4e3ada5f1f6f0a5f0f7f1ff)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2418          1482240683580 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240683581 2016.12.20 15:31:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fffefaaffaa8aae8f2a8eaa4acfaa9f8fbf9fdf8ff)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(3(2)))(_read(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482240683595 2016.12.20 15:31:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0e0d095c5958180b0e1d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2418          1482240713078 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240713079 2016.12.20 15:31:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b68323e3a6c6e2c366c2e60683e6d3c3f3d393c3b)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(3(2)))(_read(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482240713093 2016.12.20 15:31:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1846491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240744977 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240744978 2016.12.20 15:32:24)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecccb9bc8999bd9c4ccdb959dc9cec89dc8cfc9c7)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2430          1482240745259 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240745260 2016.12.20 15:32:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e5e1b4b3b0b2f0eab0f2bcb4e2b1e0e3e1e5e0e7)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3(2)))(_read(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482240745274 2016.12.20 15:32:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f5f5a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482240808687 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240808688 2016.12.20 15:33:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b6e0e1e3e2e0a2b8b5a0eee6b0e3b2b1b3b7b2b5)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482240808703 2016.12.20 15:33:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c79591c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240858604 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240858605 2016.12.20 15:34:18)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a1a6f0f3f0f2b0ada5b2fcf4a0a7a1f4a1a6a0ae)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482240858901 2016.12.20 15:34:18)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d6d682d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240860979 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240860980 2016.12.20 15:34:20)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee8bfbde8b9bbf9e4ecfbb5bde9eee8bde8efe9e7)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482240861276 2016.12.20 15:34:21)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17114010154140001316054d4311421114111f1241)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240869135 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240869136 2016.12.20 15:34:29)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cace9b9fc89d9fddc0c8df9199cdcacc99cccbcdc3)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2411          1482240869401 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240869402 2016.12.20 15:34:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d08686838381c3d9d5c18f87d182d3d0d2d6d3d4)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482240869417 2016.12.20 15:34:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e7b5b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240968950 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240968951 2016.12.20 15:36:08)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affbaff8aaf8fab8a5adbaf4fca8afa9fca9aea8a6)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482240969231 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240969232 2016.12.20 15:36:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89cc99d939f9ddfc5cadd939bcd9ecfcccecacfc8)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 71 (player_tb))
	(_version v98)
	(_time 1482240969247 2016.12.20 15:36:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88cdd8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482240983370 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482240983371 2016.12.20 15:36:23)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05540c03535250120f07105e56020503560304020c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482240983636 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482240983637 2016.12.20 15:36:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5f5f0808595b19030c1b555d0b58090a080c090e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 71 (player_tb))
	(_version v98)
	(_time 1482240983652 2016.12.20 15:36:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4f4b194e4849091a1f0c444a184b181d18161b48)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241202292 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241202293 2016.12.20 15:40:02)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2c2e2a28797b39242c3b757d292e287d282f2927)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2438          1482241202464 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482241202465 2016.12.20 15:40:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad8da88d88d8fcdd7dbcf8189df8cdddedcd8ddda)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482241202479 2016.12.20 15:40:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eeb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241233712 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241233713 2016.12.20 15:40:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecb8bdbfecbbb9fbe6eef9b7bfebeceabfeaedebe5)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482241233884 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482241233885 2016.12.20 15:40:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98ccca97c3cfcd8f95988dc3cb9dce9f9c9e9a9f98)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241233900 2016.12.20 15:40:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8fcfeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241262616 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241262617 2016.12.20 15:41:02)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d38585838082c0ddd5c28c84d0d7d184d1d6d0de)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482241262881 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482241262882 2016.12.20 15:41:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e4b3b3b3b7b5f7ede0f5bbb3e5b6e7e4e6e2e7e0)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241262897 2016.12.20 15:41:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f4a7a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241305847 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241305848 2016.12.20 15:41:45)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9ebbdede3eeecaeb3bbace2eabeb9bfeabfb8beb0)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241306144 2016.12.20 15:41:46)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b0e3b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241314332 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241314333 2016.12.20 15:41:54)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddad88fda8a88cad7dfc8868edadddb8edbdcdad4)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241314660 2016.12.20 15:41:54)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25222621257372322124377f7123702326232d2073)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241330408 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241330409 2016.12.20 15:42:10)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba8affcaafcfebca1a9bef0f8acabadf8adaaaca2)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241330736 2016.12.20 15:42:10)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f7f5a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241353312 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241353313 2016.12.20 15:42:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26287322737173312c24337d75212620752027212f)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482241353578 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482241353579 2016.12.20 15:42:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f21792b2a787a38222f3a747c2a79282b292d282f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241353593 2016.12.20 15:42:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f316d3a6c6968283b3e2d656b396a393c39373a69)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482241416147 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482241416148 2016.12.20 15:43:36)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 929c919dc3c5c785989087c9c1959294c19493959b)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482241416428 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482241416429 2016.12.20 15:43:36)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba5affcaafcfebca6abbef0f8aefdacafada9acab)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482241416444 2016.12.20 15:43:36)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbb5bbefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2321          1482242164079 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242164080 2016.12.20 15:56:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33626736636466243e332668603665343735313433)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482242164098 2016.12.20 15:56:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4312134145151454474251191745164540454b4615)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242511126 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242511127 2016.12.20 16:01:51)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad9d288d88d8fcdd0d8cf8189dddadc89dcdbddd3)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242511411 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242511412 2016.12.20 16:01:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f0faa3a3a4a6e4fef3e6a8a0f6a5f4f7f5f1f4f3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482242511426 2016.12.20 16:01:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0300560505555414070211595705560500050b0655)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242547949 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242547950 2016.12.20 16:02:27)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f4aff0f3f0f2b0ada5b2fcf4a0a7a1f4a1a6a0ae)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242548218 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242548219 2016.12.20 16:02:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c093c995939795d7cdc1d59b93c596c7c4c6c2c7c0)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482242548233 2016.12.20 16:02:28)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d083dd82d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242575860 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242575861 2016.12.20 16:02:55)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9babcede3eeecaeb3bbace2eabeb9bfeabfb8beb0)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242576145 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242576146 2016.12.20 16:02:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d1d480838587c5dfd3c78981d784d5d6d4d0d5d2)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482242576161 2016.12.20 16:02:56)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e2e3b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242605851 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242605852 2016.12.20 16:03:25)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98c888b838e8cced3dbcc828aded9df8adfd8ded0)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242606204 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242606205 2016.12.20 16:03:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40151342131715574d41551b134516474446424740)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 74 (player_tb))
	(_version v98)
	(_time 1482242606220 2016.12.20 16:03:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50050753550607475451420a045605565356585506)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242689371 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242689372 2016.12.20 16:04:49)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15121412434240021f17004e46121513461314121c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242689656 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242689657 2016.12.20 16:04:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3a3f383a6a682a303e28666e386b3a393b3f3a3d)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482242689672 2016.12.20 16:04:49)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4a4b4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242693121 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242693122 2016.12.20 16:04:53)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacd9c9fc89d9fddc0c8df9199cdcacc99cccbcdc3)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242693387 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242693388 2016.12.20 16:04:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c2c491939391d3c9c7d19f97c192c3c0c2c6c3c4)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482242693403 2016.12.20 16:04:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d2d086d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482242693703 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242693704 2016.12.20 16:04:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0a0e0a0c5b591b010f19575f095a0b080a0e0b0c)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482242693723 2016.12.20 16:04:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c1a1a1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482242912939 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482242912940 2016.12.20 16:08:32)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6e3e6f6a383a78656d7a343c686f693c696e6866)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482242913223 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482242913224 2016.12.20 16:08:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8889da86d3dfdd9f858b9dd3db8dde8f8c8e8a8f88)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482242913239 2016.12.20 16:08:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9899ce9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482257460391 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482257460392 2016.12.20 20:11:00)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b7b7e0e3e3e1a3beb5a1efe7b3b4b2e7b2b5b3bd)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__45(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482257460925 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482257460926 2016.12.20 20:11:00)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c4c292939092d0cac4d29c94c291c0c3c1c5c0c7)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482257460944 2016.12.20 20:11:00)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d4d685d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258215966 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258215967 2016.12.20 20:23:35)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4a4c1918494b09131d0b454d1b48191a181c191e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258215981 2016.12.20 20:23:35)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e7a782a7e7879392a2f3c747a287b282d28262b78)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258237372 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258237373 2016.12.20 20:23:57)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbbe8e9baeae8aab0bea8e6eeb8ebbab9bbbfbabd)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258237387 2016.12.20 20:23:57)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccca9d999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258259876 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258259877 2016.12.20 20:24:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b0b6e4e3e7e5a7bdb3a5ebe3b5e6b7b4b6b2b7b0)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258259892 2016.12.20 20:24:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c0c295c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258297357 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258297358 2016.12.20 20:24:57)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1a141a1a4a480a101e08464e184b1a191b1f1a1d)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258297373 2016.12.20 20:24:57)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2b21287a7a7b3b282d3e76782a792a2f2a24297a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258309533 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258309534 2016.12.20 20:25:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aca0fff3fffdbfa5abbdf3fbadfeafacaeaaafa8)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258309548 2016.12.20 20:25:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8bcb4ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258317497 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258317498 2016.12.20 20:25:17)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bab8bdeeb8edefadb7b9afe1e9bfecbdbebcb8bdba)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258317513 2016.12.20 20:25:17)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cbca9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258373735 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258373736 2016.12.20 20:26:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74707775232321637977612f277122737072767374)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258373804 2016.12.20 20:26:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b6b5e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482258402362 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258402363 2016.12.20 20:26:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45134647131210524846501e164013424143474245)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258402382 2016.12.20 20:26:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54025357550203435055460e0052015257525c5102)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482258424327 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258424328 2016.12.20 20:27:04)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15441c12434240021841004e46121513461314121c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482258424612 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258424613 2016.12.20 20:27:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7e7e2b2a787a38222c3a747c2a79282b292d282f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258424628 2016.12.20 20:27:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6f6b3b6e6869293a3f2c646a386b383d38363b68)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482258478624 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258478625 2016.12.20 20:27:58)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e7a7a2a28797b39237e3b757d292e287d282f2927)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__69(_architecture 1 0 69 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482258478908 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258478909 2016.12.20 20:27:58)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47131245131012504a44521c144211404341454047)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258478924 2016.12.20 20:27:58)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57030654550100405356450d0351025154515f5201)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482258483259 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258483260 2016.12.20 20:28:03)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6c693a3a686a28326f2a646c383f396c393e3836)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__69(_architecture 1 0 69 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482258483544 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258483545 2016.12.20 20:28:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580a585b030f0d4f555b4d030b5d0e5f5c5e5a5f58)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258483560 2016.12.20 20:28:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683a6c68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482258493594 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258493595 2016.12.20 20:28:13)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a0a0f0f3f0f2b0aaf7b2fcf4a0a7a1f4a1a6a0ae)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__69(_architecture 1 0 69 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482258661153 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258661154 2016.12.20 20:31:01)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222c2426737577352f71377971252224712423252b)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482258843582 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258843583 2016.12.20 20:34:03)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c59292939092d0ca94d29c94c0c7c194c1c6c0ce)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482258843882 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258843883 2016.12.20 20:34:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f2a6a0a3a7a5e7fdf3e5aba3f5a6f7f4f6f2f7f0)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258843903 2016.12.20 20:34:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00010406055657170401125a540655060306080556)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482258890098 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482258890099 2016.12.20 20:34:50)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b7d7f7a7a2c2e6c777e6e20287c7b7d287d7a7c72)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482258890368 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482258890369 2016.12.20 20:34:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8583808bd3d2d092888690ded680d3828183878285)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482258890383 2016.12.20 20:34:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9492959b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482259027255 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259027256 2016.12.20 20:37:07)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3a6c3a3a686a28333a2a646c383f396c393e3836)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482259305745 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259305746 2016.12.20 20:41:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14154713434341031917014f471142131012161314)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259306046 2016.12.20 20:41:46)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4d1c4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482259311686 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259311687 2016.12.20 20:41:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 555a5656030200425856400e065003525153575255)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259311750 2016.12.20 20:41:51)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 939c949c95c5c484979281c9c795c69590959b96c5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1746          1482259333719 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259333720 2016.12.20 20:42:13)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64376d6433333173696b713f37636462376265636d)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(2))(2(1))(4)))))
			(line__58(_architecture 1 0 58 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482259334100 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259334101 2016.12.20 20:42:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db888a89da8c8eccd6d8ce8088de8ddcdfddd9dcdb)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259334120 2016.12.20 20:42:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebb8beb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482259478630 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259478631 2016.12.20 20:44:38)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e69386e68393b79636d7b353d6b38696a686c696e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259478645 2016.12.20 20:44:38)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e792c7f2e2829697a7f6c242a782b787d78767b28)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482259485621 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259485622 2016.12.20 20:44:45)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b2e6e3e3e0e2a0bae0a2ece4b0b7b1e4b1b6b0be)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__59(_architecture 1 0 59 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482259485937 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259485938 2016.12.20 20:44:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fffaadaffaa8aae8f2fceaa4acfaa9f8fbf9fdf8ff)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259485953 2016.12.20 20:44:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0b59085e5859190a0f1c545a085b080d08060b58)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482259568091 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259568092 2016.12.20 20:46:08)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbda8889da8c8eccd6d4ce8088dcdbdd88dddadcd2)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__58(_architecture 1 0 58 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1752          1482259765187 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259765188 2016.12.20 20:49:25)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d08483838684c6dcd1c48a82d6d1d782d7d0d6d8)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482259765472 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259765473 2016.12.20 20:49:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaebbcb9e8bdbffde7e9ffb1b9efbcedeeece8edea)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259765487 2016.12.20 20:49:25)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafba8aaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482259982765 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259982766 2016.12.20 20:53:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbefbbefbaeceeacb6b8aee0e8beedbcbfbdb9bcbb)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259982786 2016.12.20 20:53:02)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9ece9f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482259989719 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259989720 2016.12.20 20:53:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b7b6b7b3b3b1f3e9e7f1bfb7e1b2e3e0e2e6e3e4)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259989735 2016.12.20 20:53:09)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a7a2a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482259996020 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482259996021 2016.12.20 20:53:16)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2c797c7a2a286a707368262e7a7d7b2e7b7c7a74)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__57(_architecture 1 0 57 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482259996285 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482259996286 2016.12.20 20:53:16)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d78388d3d1d3918b8593ddd583d0818280848186)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482259996300 2016.12.20 20:53:16)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c7979995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482260122052 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482260122053 2016.12.20 20:55:22)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc9ecc99cc9b99dbc19bd9979fcbccca9fcacdcbc5)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__59(_architecture 1 0 59 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482260122317 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482260122318 2016.12.20 20:55:22)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d684d784838183c1dbd5c38d85d380d1d2d0d4d1d6)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482260122337 2016.12.20 20:55:22)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5b7e0b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482260184221 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482260184222 2016.12.20 20:56:24)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8fbabfff3fffdbfa4acbdf3fbafa8aefbaea9afa1)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__67(_architecture 1 0 67 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482260184490 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482260184491 2016.12.20 20:56:24)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e1b6e6e3e5e7a5bfb1a7e9e1b7e4b5b6b4b0b5b2)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482260184506 2016.12.20 20:56:24)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c192c194c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1752          1482260189311 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482260189312 2016.12.20 20:56:29)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edc898088d9db9982899bd5dd898e88dd888f8987)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4)))))
			(line__66(_architecture 1 0 66 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482260189612 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482260189613 2016.12.20 20:56:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e5bfe3e3e0e2a0bab4a2ece4b2e1b0b3b1b5b0b7)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482260189627 2016.12.20 20:56:29)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c694ca93c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262479775 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262479776 2016.12.20 21:34:39)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f0f2f4f3f4f6b4aea0b6f8f0a6f5a4a7a5a1a4a3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262479791 2016.12.20 21:34:39)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e1e7e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262513766 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262513767 2016.12.20 21:35:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73712572232426647e706628207625747775717473)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262513781 2016.12.20 21:35:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8280d08c85d4d595868390d8d684d78481848a87d4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262517984 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262517985 2016.12.20 21:35:17)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeefb8bde8b9bbf9e3edfbb5bdebb8e9eae8ece9ee)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262518000 2016.12.20 21:35:17)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfcafadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262624412 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262624413 2016.12.20 21:37:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a4f5f4f3f4f6b4aea0b6f8f0a6f5a4a7a5a1a4a3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262624427 2016.12.20 21:37:04)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b4e1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262643612 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262643613 2016.12.20 21:37:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a5f6f0f3f0f2b0aaa4b2fcf4a2f1a0a3a1a5a0a7)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262643628 2016.12.20 21:37:23)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b4e3e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262667085 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262667086 2016.12.20 21:37:47)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53065550030406445e504608005605545755515453)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262667101 2016.12.20 21:37:47)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6336616365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262845323 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262845324 2016.12.20 21:40:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8fdb8088d9db99838d9bd5dd8bd8898a888c898e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262845344 2016.12.20 21:40:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adacfcfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262902026 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262902027 2016.12.20 21:41:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0e5e0b0a5a581a000e18565e085b0a090b0f0a0d)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262902042 2016.12.20 21:41:42)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c1f4b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482262926601 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482262926602 2016.12.20 21:42:06)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f595c090a585a18020c1a545c0a59080b090d080f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482262926617 2016.12.20 21:42:06)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4948184c4948081b1e0d454b194a191c19171a49)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482263119768 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263119769 2016.12.20 21:45:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3adf6f4f3f4f6b4aea0b6f8f0a6f5a4a7a5a1a4a3)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263119784 2016.12.20 21:45:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2bce3e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482263132330 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263132331 2016.12.20 21:45:32)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e1e3e1e3e2e0a2b8b6a0eee6b0e3b2b1b3b7b2b5)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263132345 2016.12.20 21:45:32)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5919790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482263579336 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263579337 2016.12.20 21:52:59)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9bcc98ca9a98dac0ced8969ec89bcac9cbcfcacd)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263579352 2016.12.20 21:52:59)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd8bd88f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482263600120 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263600121 2016.12.20 21:53:20)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbaaf9abfaacaeecf6f8eea0a8feadfcfffdf9fcfb)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263600135 2016.12.20 21:53:20)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5b0d0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482263613207 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263613208 2016.12.20 21:53:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20252624737775372d23357b732576272426222720)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263613226 2016.12.20 21:53:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30353235356667273431226a643665363336383566)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482263624557 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482263624558 2016.12.20 21:53:44)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70727271232725677e70652b237770762376717779)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__103(_architecture 1 0 103 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482263627069 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263627070 2016.12.20 21:53:47)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44461746131311534947511f174112434042464344)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263627089 2016.12.20 21:53:47)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5351045055050444575241090755065550555b5605)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482263719021 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482263719022 2016.12.20 21:55:19)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75217674232220627b27602e26727573267374727c)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482263719305 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482263719306 2016.12.20 21:55:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8eda8a8088d9db99838d9bd5dd8bd8898a888c898e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482263719321 2016.12.20 21:55:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9eca9e91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482264884977 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482264884978 2016.12.20 22:14:44)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f9a2a6a3a1a3e1f8a4e3ada5f1f6f0a5f0f7f1ff)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482264885293 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482264885294 2016.12.20 22:14:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e21782a28797b39232d3b757d2b78292a282c292e)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 72 (player_tb))
	(_version v98)
	(_time 1482264885313 2016.12.20 22:14:45)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e411c4c1e1819594a4f5c141a481b484d48464b18)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482264993360 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482264993361 2016.12.20 22:16:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d59585e5a0a084a530f48060e5a5d5b0e5b5c5a54)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482264993645 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482264993646 2016.12.20 22:16:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76727077232123617b76632d257320717270747176)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 73 (player_tb))
	(_version v98)
	(_time 1482264993661 2016.12.20 22:16:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8581878b85d3d292818497dfd183d08386838d80d3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000056 55 2405          1482265010653 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265010654 2016.12.20 22:16:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code deded68cd8898bc9d3d0cb858ddb88d9dad8dcd9de)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 75 (player_tb))
	(_version v98)
	(_time 1482265010669 2016.12.20 22:16:50)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edede1bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265046251 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265046252 2016.12.20 22:17:26)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f0f4a7a3a0a2e0f9a5e2aca4f0f7f1a4f1f6f0fe)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265046536 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265046537 2016.12.20 22:17:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10171517434745071d1e054b431546171416121710)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 75 (player_tb))
	(_version v98)
	(_time 1482265046551 2016.12.20 22:17:26)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20272124257677372421327a742675262326282576)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265202970 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265202971 2016.12.20 22:20:02)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26272e22737173312874337d75212620752027212f)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265203255 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265203256 2016.12.20 22:20:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3e363a3a686a2832682a646c3a69383b393d383f)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482265203271 2016.12.20 22:20:03)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4e424d1c1918584b4e5d151b491a494c49474a19)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265253577 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265253578 2016.12.20 22:20:53)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d28385838082c0d985c28c84d0d7d184d1d6d0de)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265253862 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265253863 2016.12.20 22:20:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f4a4a1a3a6a4e6fca6e4aaa2f4a7f6f5f7f3f6f1)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482265253877 2016.12.20 22:20:53)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00055206055657170401125a540655060306080556)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265387554 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265387555 2016.12.20 22:23:07)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282c212c737f7d3f267a3d737b2f282e7b2e292f21)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265387839 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265387840 2016.12.20 22:23:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41451043131614564c16541a124417464547434641)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 77 (player_tb))
	(_version v98)
	(_time 1482265387855 2016.12.20 22:23:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51550452550706465550430b055704575257595407)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265453929 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265453930 2016.12.20 22:24:13)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6b3c6f6a383a78613d7a343c686f693c696e6866)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265454229 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265454230 2016.12.20 22:24:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989ccc97c3cfcd8f95978dc3cb9dce9f9c9e9a9f98)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 76 (player_tb))
	(_version v98)
	(_time 1482265454245 2016.12.20 22:24:14)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8acf8ffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265507414 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265507415 2016.12.20 22:25:07)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b5c0f585a0c0e4c55094e00085c5b5d085d5a5c52)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265507698 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265507699 2016.12.20 22:25:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7572207423222062787a602e267023727173777275)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 76 (player_tb))
	(_version v98)
	(_time 1482265507714 2016.12.20 22:25:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8483d58a85d2d393808596ded082d18287828c81d2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265699497 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265699498 2016.12.20 22:28:19)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aafbf8fda8fdffbda4f8bff1f9adaaacf9acabada3)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265699782 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265699783 2016.12.20 22:28:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2838180838587c5df87c78981d784d5d6d4d0d5d2)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 79 (player_tb))
	(_version v98)
	(_time 1482265699797 2016.12.20 22:28:19)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b3b5b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265762569 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265762570 2016.12.20 22:29:22)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10411217434745071e42054b431710164316111719)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2405          1482265762854 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265762855 2016.12.20 22:29:22)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 29782a2d737e7c3e247c3c727a2c7f2e2d2f2b2e29)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 79 (player_tb))
	(_version v98)
	(_time 1482265762869 2016.12.20 22:29:22)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 39683e3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265924851 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265924852 2016.12.20 22:32:04)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f8aba9a3aeaceef7abeca2aafef9ffaafff8fef0)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482265925182 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265925183 2016.12.20 22:32:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41401543131614564d43541a124417464547434641)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 87 (player_tb))
	(_version v98)
	(_time 1482265925198 2016.12.20 22:32:05)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51500152550706465550430b055704575257595407)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482265986889 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482265986890 2016.12.20 22:33:06)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585a0d5b030f0d4f560a4d030b5f585e0b5e595f51)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482265987254 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482265987255 2016.12.20 22:33:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbde9ebbae8eaa8b3b9aae4ecbae9b8bbb9bdb8bf)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 83 (player_tb))
	(_version v98)
	(_time 1482265987273 2016.12.20 22:33:07)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcd9d9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482266003945 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482266003946 2016.12.20 22:33:23)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efb9efbceab8baf8e1bdfab4bce8efe9bce9eee8e6)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482266004263 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482266004264 2016.12.20 22:33:24)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37613532636062203b31226c643261303331353037)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 83 (player_tb))
	(_version v98)
	(_time 1482266004282 2016.12.20 22:33:24)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46104044451011514247541c1240134045404e4310)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482266118192 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482266118193 2016.12.20 22:35:18)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 393b6f3c636e6c2e376b2c626a3e393f6a3f383e30)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482266118510 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482266118511 2016.12.20 22:35:18)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71707170232624667d77642a227427767577737671)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 83 (player_tb))
	(_version v98)
	(_time 1482266118529 2016.12.20 22:35:18)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9091949f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1759          1482266613578 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482266613579 2016.12.20 22:43:33)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57050254030002405905420c04505751045156505e)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482266613920 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482266613921 2016.12.20 22:43:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affdf9f8aaf8fab8a2fabaf4fcaaf9a8aba9ada8af)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 79 (player_tb))
	(_version v98)
	(_time 1482266613940 2016.12.20 22:43:33)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfededebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
I 000049 55 1757          1482416280876 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482416280877 2016.12.22 16:18:00)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 386e6b3d636f6d2f37682d636b3f383e6b3e393f31)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__96(_architecture 1 0 96 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000049 55 1757          1482955753098 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482955753099 2016.12.28 22:09:13)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 03040405535456140c53165850040305500502040a)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__96(_architecture 1 0 96 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
I 000056 55 2426          1482955753816 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482955753817 2016.12.28 22:09:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d5db80838587c5df87c78981d784d5d6d4d0d5d2)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 79 (player_tb))
	(_version v98)
	(_time 1482955753830 2016.12.28 22:09:13)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6ecb2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
V 000049 55 1757          1482956455247 workmode
(_unit VHDL (player 0 2 (workmode 0 8 ))
	(_version v98)
	(_time 1482956455248 2016.12.28 22:20:55)
	(_source (\./src/player_beh.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9a9b9aca989ad8c09fda949cc8cfc99cc9cec8c6)
	(_entity
		(_time 1482237070279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 3 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~12 0 4 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~12 0 5 (_entity (_out ))))
		(_type (_internal TState 0 9 (_enum1 play pause stop forward back (_to (i 0)(i 4)))))
		(_signal (_internal State TState 0 10 (_architecture (_uni ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_target(4))(_sensitivity(0)(1)(2(17))(2(16))(2(15))(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(4))(_dssslsensitivity 2))))
			(line__96(_architecture 1 0 96 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(33686274 )
		(33686019 )
	)
	(_model . workmode 2 -1
	)
)
V 000056 55 2426          1482956455731 TB_ARCHITECTURE
(_unit VHDL (player_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1482956455732 2016.12.28 22:20:55)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e1e2e0e3e3e1a3b9e1a1efe7b1e2b3b0b2b6b3b4)
	(_entity
		(_time 1482237100143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(player
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component player )
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((x)(x))
			((y)(y))
		)
		(_use (_entity . player)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 17))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{1~to~17}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{1~to~4}~134 0 24 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(reset_process(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
			(two_buttons(_architecture 2 0 59 (_process (_wait_for)(_target(2(16))(2(17))(2(15))(2(3))(2(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000039 55 374 0 testbench_for_player
(_configuration VHDL (testbench_for_player 0 79 (player_tb))
	(_version v98)
	(_time 1482956455745 2016.12.28 22:20:55)
	(_source (\./src/TestBench/player_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e1e6e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . player workmode
			)
		)
	)
)
