
pixyCam_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009ac0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009ac0  20009ac0  00011ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  20009ac8  20009ac8  00011ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000228  20009fe8  20009fe8  00011fe8  2**2
                  ALLOC
  4 .stack        00003000  2000a210  2000a210  00011fe8  2**0
                  ALLOC
  5 .comment      00000102  00000000  00000000  00011fe8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  000120ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000916  00000000  00000000  0001222a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00005e69  00000000  00000000  00012b40  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ab9  00000000  00000000  000189a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000195c  00000000  00000000  00019462  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000019b8  00000000  00000000  0001adc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002461  00000000  00000000  0001c778  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000017e2  00000000  00000000  0001ebd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00027168  00000000  00000000  000203bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00047523  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000000b0  00000000  00000000  00047548  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200016bd 	.word	0x200016bd
2000006c:	200016e9 	.word	0x200016e9
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20002f1d 	.word	0x20002f1d
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002f49 	.word	0x20002f49
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200008ad 	.word	0x200008ad
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20003201 	.word	0x20003201
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009ac8 	.word	0x20009ac8
20000450:	20009ac8 	.word	0x20009ac8
20000454:	20009ac8 	.word	0x20009ac8
20000458:	20009fe8 	.word	0x20009fe8
2000045c:	00000000 	.word	0x00000000
20000460:	20009fe8 	.word	0x20009fe8
20000464:	2000a210 	.word	0x2000a210
20000468:	20003451 	.word	0x20003451
2000046c:	200008ed 	.word	0x200008ed

20000470 <__do_global_dtors_aux>:
20000470:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 20c8 	movw	r0, #39624	; 0x9ac8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	609a      	str	r2, [r3, #8]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
2000064c:	b480      	push	{r7}
2000064e:	b083      	sub	sp, #12
20000650:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000652:	f04f 0300 	mov.w	r3, #0
20000656:	607b      	str	r3, [r7, #4]
20000658:	e011      	b.n	2000067e <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
2000065a:	687a      	ldr	r2, [r7, #4]
2000065c:	687b      	ldr	r3, [r7, #4]
2000065e:	f103 0101 	add.w	r1, r3, #1
20000662:	f24a 036c 	movw	r3, #41068	; 0xa06c
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	5c59      	ldrb	r1, [r3, r1]
2000066c:	f24a 036c 	movw	r3, #41068	; 0xa06c
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000676:	687b      	ldr	r3, [r7, #4]
20000678:	f103 0301 	add.w	r3, r3, #1
2000067c:	607b      	str	r3, [r7, #4]
2000067e:	687b      	ldr	r3, [r7, #4]
20000680:	2b62      	cmp	r3, #98	; 0x62
20000682:	d9ea      	bls.n	2000065a <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
20000684:	f107 070c 	add.w	r7, r7, #12
20000688:	46bd      	mov	sp, r7
2000068a:	bc80      	pop	{r7}
2000068c:	4770      	bx	lr
2000068e:	bf00      	nop

20000690 <pixy_read_multiple>:
	printf("y: %" PRIu16"\n\r", p[0].o.y);
	printf("width: %" PRIu16"\n\r", p[0].o.width);
	printf("height: %" PRIu16"\n\r", p[0].o.height);
}

void pixy_read_multiple(union data_buffer_u *r_buff){
20000690:	b580      	push	{r7, lr}
20000692:	b084      	sub	sp, #16
20000694:	af00      	add	r7, sp, #0
20000696:	6078      	str	r0, [r7, #4]
	int obj_index, buff_index;


	if(receive_buf.u8[0] == 0){	shift_recieve_union();	}
20000698:	f24a 036c 	movw	r3, #41068	; 0xa06c
2000069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a0:	781b      	ldrb	r3, [r3, #0]
200006a2:	2b00      	cmp	r3, #0
200006a4:	d101      	bne.n	200006aa <pixy_read_multiple+0x1a>
200006a6:	f7ff ffd1 	bl	2000064c <shift_recieve_union>

	//check if the start bits match expected
	if(r_buff->u16[0] != PIXY_START_WORD || r_buff->u16[1] != PIXY_START_WORD){
200006aa:	687b      	ldr	r3, [r7, #4]
200006ac:	881a      	ldrh	r2, [r3, #0]
200006ae:	f64a 2355 	movw	r3, #43605	; 0xaa55
200006b2:	429a      	cmp	r2, r3
200006b4:	d105      	bne.n	200006c2 <pixy_read_multiple+0x32>
200006b6:	687b      	ldr	r3, [r7, #4]
200006b8:	885a      	ldrh	r2, [r3, #2]
200006ba:	f64a 2355 	movw	r3, #43605	; 0xaa55
200006be:	429a      	cmp	r2, r3
200006c0:	d007      	beq.n	200006d2 <pixy_read_multiple+0x42>
		//printf("Bad start bits in buffer...\n\r");
		update_pixy_data_flag = 0;
200006c2:	f24a 032c 	movw	r3, #41004	; 0xa02c
200006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ca:	f04f 0200 	mov.w	r2, #0
200006ce:	601a      	str	r2, [r3, #0]
		return;
200006d0:	e041      	b.n	20000756 <pixy_read_multiple+0xc6>
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
200006d2:	f04f 0300 	mov.w	r3, #0
200006d6:	60bb      	str	r3, [r7, #8]
200006d8:	e033      	b.n	20000742 <pixy_read_multiple+0xb2>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
200006da:	f04f 0300 	mov.w	r3, #0
200006de:	60fb      	str	r3, [r7, #12]
200006e0:	e028      	b.n	20000734 <pixy_read_multiple+0xa4>
			pixy_data[obj_index].u16[buff_index] = r_buff->u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
200006e2:	68b9      	ldr	r1, [r7, #8]
200006e4:	f8d7 c00c 	ldr.w	ip, [r7, #12]
200006e8:	68ba      	ldr	r2, [r7, #8]
200006ea:	4613      	mov	r3, r2
200006ec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200006f0:	ebc2 0303 	rsb	r3, r2, r3
200006f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006f8:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200006fc:	4413      	add	r3, r2
200006fe:	ea4f 0363 	mov.w	r3, r3, asr #1
20000702:	461a      	mov	r2, r3
20000704:	68fb      	ldr	r3, [r7, #12]
20000706:	4413      	add	r3, r2
20000708:	f103 0201 	add.w	r2, r3, #1
2000070c:	687b      	ldr	r3, [r7, #4]
2000070e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
20000712:	f24a 0240 	movw	r2, #41024	; 0xa040
20000716:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000071a:	460b      	mov	r3, r1
2000071c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000720:	ebc1 0303 	rsb	r3, r1, r3
20000724:	4463      	add	r3, ip
20000726:	4601      	mov	r1, r0
20000728:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		update_pixy_data_flag = 0;
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
2000072c:	68fb      	ldr	r3, [r7, #12]
2000072e:	f103 0301 	add.w	r3, r3, #1
20000732:	60fb      	str	r3, [r7, #12]
20000734:	68fb      	ldr	r3, [r7, #12]
20000736:	2b06      	cmp	r3, #6
20000738:	ddd3      	ble.n	200006e2 <pixy_read_multiple+0x52>
		//printf("Bad start bits in buffer...\n\r");
		update_pixy_data_flag = 0;
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000073a:	68bb      	ldr	r3, [r7, #8]
2000073c:	f103 0301 	add.w	r3, r3, #1
20000740:	60bb      	str	r3, [r7, #8]
20000742:	68bb      	ldr	r3, [r7, #8]
20000744:	2b02      	cmp	r3, #2
20000746:	ddc8      	ble.n	200006da <pixy_read_multiple+0x4a>
	// Temp testing
//	for (obj_index = 0, buff_index = 1; obj_index < PIXY_OBJECT_COUNT; obj_index++){
//		pixy_print(&pixy_union_arr[obj_index]);
//	}

	update_pixy_data_flag = 0;
20000748:	f24a 032c 	movw	r3, #41004	; 0xa02c
2000074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000750:	f04f 0200 	mov.w	r2, #0
20000754:	601a      	str	r2, [r3, #0]
}//pixy_read_multiple()
20000756:	f107 0710 	add.w	r7, r7, #16
2000075a:	46bd      	mov	sp, r7
2000075c:	bd80      	pop	{r7, pc}
2000075e:	bf00      	nop

20000760 <process_pixy_i2c>:

void process_pixy_i2c( void ){
20000760:	b580      	push	{r7, lr}
20000762:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
20000764:	f24a 1094 	movw	r0, #41364	; 0xa194
20000768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000076c:	f001 fc52 	bl	20002014 <MSS_I2C_get_status>
20000770:	4603      	mov	r3, r0
20000772:	2b00      	cmp	r3, #0
20000774:	d002      	beq.n	2000077c <process_pixy_i2c+0x1c>
20000776:	2b01      	cmp	r3, #1
20000778:	d01d      	beq.n	200007b6 <process_pixy_i2c+0x56>
2000077a:	e00d      	b.n	20000798 <process_pixy_i2c+0x38>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
2000077c:	f24a 032c 	movw	r3, #41004	; 0xa02c
20000780:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000784:	681b      	ldr	r3, [r3, #0]
20000786:	2b00      	cmp	r3, #0
20000788:	d017      	beq.n	200007ba <process_pixy_i2c+0x5a>
				pixy_read_multiple(&receive_buf);
2000078a:	f24a 006c 	movw	r0, #41068	; 0xa06c
2000078e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000792:	f7ff ff7d 	bl	20000690 <pixy_read_multiple>
			}
			break;
20000796:	e011      	b.n	200007bc <process_pixy_i2c+0x5c>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
20000798:	f24a 1094 	movw	r0, #41364	; 0xa194
2000079c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a0:	f001 fc38 	bl	20002014 <MSS_I2C_get_status>
200007a4:	4603      	mov	r3, r0
200007a6:	f649 0000 	movw	r0, #38912	; 0x9800
200007aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ae:	4619      	mov	r1, r3
200007b0:	f002 fee0 	bl	20003574 <printf>
200007b4:	e002      	b.n	200007bc <process_pixy_i2c+0x5c>
			if (update_pixy_data_flag){
				pixy_read_multiple(&receive_buf);
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
200007b6:	bf00      	nop
200007b8:	e000      	b.n	200007bc <process_pixy_i2c+0x5c>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple(&receive_buf);
			}
			break;
200007ba:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
200007bc:	bd80      	pop	{r7, pc}
200007be:	bf00      	nop

200007c0 <init_ideal_pixy_dots>:


void init_ideal_pixy_dots( void ){
200007c0:	b480      	push	{r7}
200007c2:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
200007c4:	f24a 0330 	movw	r3, #41008	; 0xa030
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	f04f 0200 	mov.w	r2, #0
200007d0:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
200007d2:	f24a 0330 	movw	r3, #41008	; 0xa030
200007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007da:	f04f 0200 	mov.w	r2, #0
200007de:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
200007e0:	f24a 0330 	movw	r3, #41008	; 0xa030
200007e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e8:	f04f 0202 	mov.w	r2, #2
200007ec:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 260;
200007ee:	f24a 0330 	movw	r3, #41008	; 0xa030
200007f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f6:	f44f 7282 	mov.w	r2, #260	; 0x104
200007fa:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
200007fc:	f24a 0330 	movw	r3, #41008	; 0xa030
20000800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000804:	f04f 0243 	mov.w	r2, #67	; 0x43
20000808:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
2000080a:	f24a 0330 	movw	r3, #41008	; 0xa030
2000080e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000812:	f04f 0219 	mov.w	r2, #25
20000816:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
20000818:	f24a 0330 	movw	r3, #41008	; 0xa030
2000081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000820:	f04f 0218 	mov.w	r2, #24
20000824:	819a      	strh	r2, [r3, #12]
}
20000826:	46bd      	mov	sp, r7
20000828:	bc80      	pop	{r7}
2000082a:	4770      	bx	lr

2000082c <pixy_x_err>:


void pixy_x_err( unsigned int *mag, unsigned int *dir){
2000082c:	b480      	push	{r7}
2000082e:	b085      	sub	sp, #20
20000830:	af00      	add	r7, sp, #0
20000832:	6078      	str	r0, [r7, #4]
20000834:	6039      	str	r1, [r7, #0]
	int err = pixy_ideal_green.o.x - pixy_data->o.x;
20000836:	f24a 0330 	movw	r3, #41008	; 0xa030
2000083a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083e:	88db      	ldrh	r3, [r3, #6]
20000840:	461a      	mov	r2, r3
20000842:	f24a 0340 	movw	r3, #41024	; 0xa040
20000846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000084a:	88db      	ldrh	r3, [r3, #6]
2000084c:	ebc3 0302 	rsb	r3, r3, r2
20000850:	60fb      	str	r3, [r7, #12]

	if(err < 0){
20000852:	68fb      	ldr	r3, [r7, #12]
20000854:	2b00      	cmp	r3, #0
20000856:	da0a      	bge.n	2000086e <pixy_x_err+0x42>
		*mag = -err;
20000858:	68fb      	ldr	r3, [r7, #12]
2000085a:	f1c3 0300 	rsb	r3, r3, #0
2000085e:	461a      	mov	r2, r3
20000860:	687b      	ldr	r3, [r7, #4]
20000862:	601a      	str	r2, [r3, #0]
		*dir = 1;
20000864:	683b      	ldr	r3, [r7, #0]
20000866:	f04f 0201 	mov.w	r2, #1
2000086a:	601a      	str	r2, [r3, #0]
2000086c:	e006      	b.n	2000087c <pixy_x_err+0x50>
	}else{
		*dir = 0;
2000086e:	683b      	ldr	r3, [r7, #0]
20000870:	f04f 0200 	mov.w	r2, #0
20000874:	601a      	str	r2, [r3, #0]
		*mag = err;
20000876:	68fa      	ldr	r2, [r7, #12]
20000878:	687b      	ldr	r3, [r7, #4]
2000087a:	601a      	str	r2, [r3, #0]
	}

}
2000087c:	f107 0714 	add.w	r7, r7, #20
20000880:	46bd      	mov	sp, r7
20000882:	bc80      	pop	{r7}
20000884:	4770      	bx	lr
20000886:	bf00      	nop

20000888 <start_hardware_cont_timer>:

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
20000888:	b580      	push	{r7, lr}
2000088a:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
2000088c:	f04f 0000 	mov.w	r0, #0
20000890:	f7ff fe5e 	bl	20000550 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20000894:	f248 4080 	movw	r0, #33920	; 0x8480
20000898:	f2c0 001e 	movt	r0, #30
2000089c:	f7ff fea8 	bl	200005f0 <MSS_TIM1_load_background>
	MSS_TIM1_start();
200008a0:	f7ff fe98 	bl	200005d4 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
200008a4:	f7ff feb4 	bl	20000610 <MSS_TIM1_enable_irq>
}
200008a8:	bd80      	pop	{r7, pc}
200008aa:	bf00      	nop

200008ac <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
200008ac:	b580      	push	{r7, lr}
200008ae:	b082      	sub	sp, #8
200008b0:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
200008b2:	f04f 0300 	mov.w	r3, #0
200008b6:	9300      	str	r3, [sp, #0]
200008b8:	f24a 1094 	movw	r0, #41364	; 0xa194
200008bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008c0:	f04f 0154 	mov.w	r1, #84	; 0x54
200008c4:	f24a 026c 	movw	r2, #41068	; 0xa06c
200008c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200008cc:	f04f 033a 	mov.w	r3, #58	; 0x3a
200008d0:	f001 fa8c 	bl	20001dec <MSS_I2C_read>
	MSS_TIM1_clear_irq();
200008d4:	f7ff feac 	bl	20000630 <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
200008d8:	f24a 032c 	movw	r3, #41004	; 0xa02c
200008dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e0:	f04f 0201 	mov.w	r2, #1
200008e4:	601a      	str	r2, [r3, #0]
}
200008e6:	46bd      	mov	sp, r7
200008e8:	bd80      	pop	{r7, pc}
200008ea:	bf00      	nop

200008ec <main>:


int main( void ){
200008ec:	b580      	push	{r7, lr}
200008ee:	b082      	sub	sp, #8
200008f0:	af00      	add	r7, sp, #0

	//temp testing
	unsigned int mag, dir;

	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
200008f2:	f24a 1094 	movw	r0, #41364	; 0xa194
200008f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008fa:	f04f 0154 	mov.w	r1, #84	; 0x54
200008fe:	f04f 0200 	mov.w	r2, #0
20000902:	f001 f943 	bl	20001b8c <MSS_I2C_init>
	start_hardware_cont_timer();
20000906:	f7ff ffbf 	bl	20000888 <start_hardware_cont_timer>

	init_ideal_pixy_dots();
2000090a:	f7ff ff59 	bl	200007c0 <init_ideal_pixy_dots>

	while(1){
		process_pixy_i2c();
2000090e:	f7ff ff27 	bl	20000760 <process_pixy_i2c>
		pixy_x_err( &mag, &dir);
20000912:	f107 0204 	add.w	r2, r7, #4
20000916:	463b      	mov	r3, r7
20000918:	4610      	mov	r0, r2
2000091a:	4619      	mov	r1, r3
2000091c:	f7ff ff86 	bl	2000082c <pixy_x_err>
		printf("%x, %x\n\r", mag, dir);
20000920:	687a      	ldr	r2, [r7, #4]
20000922:	683b      	ldr	r3, [r7, #0]
20000924:	f649 0020 	movw	r0, #38944	; 0x9820
20000928:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000092c:	4611      	mov	r1, r2
2000092e:	461a      	mov	r2, r3
20000930:	f002 fe20 	bl	20003574 <printf>
	}
20000934:	e7eb      	b.n	2000090e <main+0x22>
20000936:	bf00      	nop

20000938 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000938:	b480      	push	{r7}
2000093a:	b083      	sub	sp, #12
2000093c:	af00      	add	r7, sp, #0
2000093e:	6078      	str	r0, [r7, #4]
    return -1;
20000940:	f04f 33ff 	mov.w	r3, #4294967295
}
20000944:	4618      	mov	r0, r3
20000946:	f107 070c 	add.w	r7, r7, #12
2000094a:	46bd      	mov	sp, r7
2000094c:	bc80      	pop	{r7}
2000094e:	4770      	bx	lr

20000950 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20000950:	b580      	push	{r7, lr}
20000952:	b084      	sub	sp, #16
20000954:	af00      	add	r7, sp, #0
20000956:	60f8      	str	r0, [r7, #12]
20000958:	60b9      	str	r1, [r7, #8]
2000095a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
2000095c:	f002 fd72 	bl	20003444 <__errno>
20000960:	4603      	mov	r3, r0
20000962:	f04f 020c 	mov.w	r2, #12
20000966:	601a      	str	r2, [r3, #0]
    return -1;
20000968:	f04f 33ff 	mov.w	r3, #4294967295
}
2000096c:	4618      	mov	r0, r3
2000096e:	f107 0710 	add.w	r7, r7, #16
20000972:	46bd      	mov	sp, r7
20000974:	bd80      	pop	{r7, pc}
20000976:	bf00      	nop

20000978 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000978:	b480      	push	{r7}
2000097a:	b083      	sub	sp, #12
2000097c:	af00      	add	r7, sp, #0
2000097e:	6078      	str	r0, [r7, #4]
20000980:	e7fe      	b.n	20000980 <_exit+0x8>
20000982:	bf00      	nop

20000984 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20000984:	b580      	push	{r7, lr}
20000986:	af00      	add	r7, sp, #0
    errno = EAGAIN;
20000988:	f002 fd5c 	bl	20003444 <__errno>
2000098c:	4603      	mov	r3, r0
2000098e:	f04f 020b 	mov.w	r2, #11
20000992:	601a      	str	r2, [r3, #0]
    return -1;
20000994:	f04f 33ff 	mov.w	r3, #4294967295
}
20000998:	4618      	mov	r0, r3
2000099a:	bd80      	pop	{r7, pc}

2000099c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
2000099c:	b480      	push	{r7}
2000099e:	b083      	sub	sp, #12
200009a0:	af00      	add	r7, sp, #0
200009a2:	6078      	str	r0, [r7, #4]
200009a4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200009a6:	683b      	ldr	r3, [r7, #0]
200009a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200009ac:	605a      	str	r2, [r3, #4]
    return 0;
200009ae:	f04f 0300 	mov.w	r3, #0
}
200009b2:	4618      	mov	r0, r3
200009b4:	f107 070c 	add.w	r7, r7, #12
200009b8:	46bd      	mov	sp, r7
200009ba:	bc80      	pop	{r7}
200009bc:	4770      	bx	lr
200009be:	bf00      	nop

200009c0 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
200009c0:	b480      	push	{r7}
200009c2:	af00      	add	r7, sp, #0
    return 1;
200009c4:	f04f 0301 	mov.w	r3, #1
}
200009c8:	4618      	mov	r0, r3
200009ca:	46bd      	mov	sp, r7
200009cc:	bc80      	pop	{r7}
200009ce:	4770      	bx	lr

200009d0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200009d0:	b480      	push	{r7}
200009d2:	b083      	sub	sp, #12
200009d4:	af00      	add	r7, sp, #0
200009d6:	6078      	str	r0, [r7, #4]
    return 1;
200009d8:	f04f 0301 	mov.w	r3, #1
}
200009dc:	4618      	mov	r0, r3
200009de:	f107 070c 	add.w	r7, r7, #12
200009e2:	46bd      	mov	sp, r7
200009e4:	bc80      	pop	{r7}
200009e6:	4770      	bx	lr

200009e8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200009e8:	b580      	push	{r7, lr}
200009ea:	b082      	sub	sp, #8
200009ec:	af00      	add	r7, sp, #0
200009ee:	6078      	str	r0, [r7, #4]
200009f0:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
200009f2:	f002 fd27 	bl	20003444 <__errno>
200009f6:	4603      	mov	r3, r0
200009f8:	f04f 0216 	mov.w	r2, #22
200009fc:	601a      	str	r2, [r3, #0]
    return -1;
200009fe:	f04f 33ff 	mov.w	r3, #4294967295
}
20000a02:	4618      	mov	r0, r3
20000a04:	f107 0708 	add.w	r7, r7, #8
20000a08:	46bd      	mov	sp, r7
20000a0a:	bd80      	pop	{r7, pc}

20000a0c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20000a0c:	b580      	push	{r7, lr}
20000a0e:	b082      	sub	sp, #8
20000a10:	af00      	add	r7, sp, #0
20000a12:	6078      	str	r0, [r7, #4]
20000a14:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
20000a16:	f002 fd15 	bl	20003444 <__errno>
20000a1a:	4603      	mov	r3, r0
20000a1c:	f04f 021f 	mov.w	r2, #31
20000a20:	601a      	str	r2, [r3, #0]
    return -1;
20000a22:	f04f 33ff 	mov.w	r3, #4294967295
}
20000a26:	4618      	mov	r0, r3
20000a28:	f107 0708 	add.w	r7, r7, #8
20000a2c:	46bd      	mov	sp, r7
20000a2e:	bd80      	pop	{r7, pc}

20000a30 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000a30:	b480      	push	{r7}
20000a32:	b085      	sub	sp, #20
20000a34:	af00      	add	r7, sp, #0
20000a36:	60f8      	str	r0, [r7, #12]
20000a38:	60b9      	str	r1, [r7, #8]
20000a3a:	607a      	str	r2, [r7, #4]
    return 0;
20000a3c:	f04f 0300 	mov.w	r3, #0
}
20000a40:	4618      	mov	r0, r3
20000a42:	f107 0714 	add.w	r7, r7, #20
20000a46:	46bd      	mov	sp, r7
20000a48:	bc80      	pop	{r7}
20000a4a:	4770      	bx	lr

20000a4c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
20000a4c:	b480      	push	{r7}
20000a4e:	b085      	sub	sp, #20
20000a50:	af00      	add	r7, sp, #0
20000a52:	60f8      	str	r0, [r7, #12]
20000a54:	60b9      	str	r1, [r7, #8]
20000a56:	607a      	str	r2, [r7, #4]
    return -1;
20000a58:	f04f 33ff 	mov.w	r3, #4294967295
}
20000a5c:	4618      	mov	r0, r3
20000a5e:	f107 0714 	add.w	r7, r7, #20
20000a62:	46bd      	mov	sp, r7
20000a64:	bc80      	pop	{r7}
20000a66:	4770      	bx	lr

20000a68 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000a68:	b480      	push	{r7}
20000a6a:	b085      	sub	sp, #20
20000a6c:	af00      	add	r7, sp, #0
20000a6e:	60f8      	str	r0, [r7, #12]
20000a70:	60b9      	str	r1, [r7, #8]
20000a72:	607a      	str	r2, [r7, #4]
    return 0;
20000a74:	f04f 0300 	mov.w	r3, #0
}
20000a78:	4618      	mov	r0, r3
20000a7a:	f107 0714 	add.w	r7, r7, #20
20000a7e:	46bd      	mov	sp, r7
20000a80:	bc80      	pop	{r7}
20000a82:	4770      	bx	lr

20000a84 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000a84:	b580      	push	{r7, lr}
20000a86:	b084      	sub	sp, #16
20000a88:	af00      	add	r7, sp, #0
20000a8a:	60f8      	str	r0, [r7, #12]
20000a8c:	60b9      	str	r1, [r7, #8]
20000a8e:	607a      	str	r2, [r7, #4]
20000a90:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000a92:	f649 73ec 	movw	r3, #40940	; 0x9fec
20000a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a9a:	681b      	ldr	r3, [r3, #0]
20000a9c:	2b00      	cmp	r3, #0
20000a9e:	d110      	bne.n	20000ac2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000aa0:	f24a 00f8 	movw	r0, #41208	; 0xa0f8
20000aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000aac:	f04f 0203 	mov.w	r2, #3
20000ab0:	f000 f8fa 	bl	20000ca8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000ab4:	f649 73ec 	movw	r3, #40940	; 0x9fec
20000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abc:	f04f 0201 	mov.w	r2, #1
20000ac0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000ac2:	683b      	ldr	r3, [r7, #0]
20000ac4:	f24a 00f8 	movw	r0, #41208	; 0xa0f8
20000ac8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000acc:	6879      	ldr	r1, [r7, #4]
20000ace:	461a      	mov	r2, r3
20000ad0:	f000 f9ec 	bl	20000eac <MSS_UART_polled_tx>
    
    return len;
20000ad4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000ad6:	4618      	mov	r0, r3
20000ad8:	f107 0710 	add.w	r7, r7, #16
20000adc:	46bd      	mov	sp, r7
20000ade:	bd80      	pop	{r7, pc}

20000ae0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000ae0:	b580      	push	{r7, lr}
20000ae2:	b084      	sub	sp, #16
20000ae4:	af00      	add	r7, sp, #0
20000ae6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000ae8:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af0:	681b      	ldr	r3, [r3, #0]
20000af2:	2b00      	cmp	r3, #0
20000af4:	d108      	bne.n	20000b08 <_sbrk+0x28>
    {
      heap_end = &_end;
20000af6:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afe:	f24a 2210 	movw	r2, #41488	; 0xa210
20000b02:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b06:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000b08:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b10:	681b      	ldr	r3, [r3, #0]
20000b12:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000b14:	f3ef 8308 	mrs	r3, MSP
20000b18:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000b1a:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b22:	681a      	ldr	r2, [r3, #0]
20000b24:	687b      	ldr	r3, [r7, #4]
20000b26:	441a      	add	r2, r3
20000b28:	68fb      	ldr	r3, [r7, #12]
20000b2a:	429a      	cmp	r2, r3
20000b2c:	d90f      	bls.n	20000b4e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000b2e:	f04f 0000 	mov.w	r0, #0
20000b32:	f04f 0101 	mov.w	r1, #1
20000b36:	f649 022c 	movw	r2, #38956	; 0x982c
20000b3a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b3e:	f04f 0319 	mov.w	r3, #25
20000b42:	f7ff ff9f 	bl	20000a84 <_write_r>
      _exit (1);
20000b46:	f04f 0001 	mov.w	r0, #1
20000b4a:	f7ff ff15 	bl	20000978 <_exit>
    }
  
    heap_end += incr;
20000b4e:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b56:	681a      	ldr	r2, [r3, #0]
20000b58:	687b      	ldr	r3, [r7, #4]
20000b5a:	441a      	add	r2, r3
20000b5c:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20000b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b64:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000b66:	68bb      	ldr	r3, [r7, #8]
}
20000b68:	4618      	mov	r0, r3
20000b6a:	f107 0710 	add.w	r7, r7, #16
20000b6e:	46bd      	mov	sp, r7
20000b70:	bd80      	pop	{r7, pc}
20000b72:	bf00      	nop

20000b74 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
20000b74:	b480      	push	{r7}
20000b76:	b083      	sub	sp, #12
20000b78:	af00      	add	r7, sp, #0
20000b7a:	6078      	str	r0, [r7, #4]
20000b7c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000b7e:	683b      	ldr	r3, [r7, #0]
20000b80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000b84:	605a      	str	r2, [r3, #4]
    return 0;
20000b86:	f04f 0300 	mov.w	r3, #0
}
20000b8a:	4618      	mov	r0, r3
20000b8c:	f107 070c 	add.w	r7, r7, #12
20000b90:	46bd      	mov	sp, r7
20000b92:	bc80      	pop	{r7}
20000b94:	4770      	bx	lr
20000b96:	bf00      	nop

20000b98 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20000b98:	b480      	push	{r7}
20000b9a:	b083      	sub	sp, #12
20000b9c:	af00      	add	r7, sp, #0
20000b9e:	6078      	str	r0, [r7, #4]
    return -1;
20000ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
20000ba4:	4618      	mov	r0, r3
20000ba6:	f107 070c 	add.w	r7, r7, #12
20000baa:	46bd      	mov	sp, r7
20000bac:	bc80      	pop	{r7}
20000bae:	4770      	bx	lr

20000bb0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20000bb0:	b580      	push	{r7, lr}
20000bb2:	b082      	sub	sp, #8
20000bb4:	af00      	add	r7, sp, #0
20000bb6:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
20000bb8:	f002 fc44 	bl	20003444 <__errno>
20000bbc:	4603      	mov	r3, r0
20000bbe:	f04f 0202 	mov.w	r2, #2
20000bc2:	601a      	str	r2, [r3, #0]
    return -1;
20000bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
20000bc8:	4618      	mov	r0, r3
20000bca:	f107 0708 	add.w	r7, r7, #8
20000bce:	46bd      	mov	sp, r7
20000bd0:	bd80      	pop	{r7, pc}
20000bd2:	bf00      	nop

20000bd4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20000bd4:	b580      	push	{r7, lr}
20000bd6:	b082      	sub	sp, #8
20000bd8:	af00      	add	r7, sp, #0
20000bda:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
20000bdc:	f002 fc32 	bl	20003444 <__errno>
20000be0:	4603      	mov	r3, r0
20000be2:	f04f 020a 	mov.w	r2, #10
20000be6:	601a      	str	r2, [r3, #0]
    return -1;
20000be8:	f04f 33ff 	mov.w	r3, #4294967295
}
20000bec:	4618      	mov	r0, r3
20000bee:	f107 0708 	add.w	r7, r7, #8
20000bf2:	46bd      	mov	sp, r7
20000bf4:	bd80      	pop	{r7, pc}
20000bf6:	bf00      	nop

20000bf8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000bf8:	b480      	push	{r7}
20000bfa:	b083      	sub	sp, #12
20000bfc:	af00      	add	r7, sp, #0
20000bfe:	4603      	mov	r3, r0
20000c00:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000c02:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c06:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c0e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000c12:	88f9      	ldrh	r1, [r7, #6]
20000c14:	f001 011f 	and.w	r1, r1, #31
20000c18:	f04f 0001 	mov.w	r0, #1
20000c1c:	fa00 f101 	lsl.w	r1, r0, r1
20000c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000c24:	f107 070c 	add.w	r7, r7, #12
20000c28:	46bd      	mov	sp, r7
20000c2a:	bc80      	pop	{r7}
20000c2c:	4770      	bx	lr
20000c2e:	bf00      	nop

20000c30 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000c30:	b480      	push	{r7}
20000c32:	b083      	sub	sp, #12
20000c34:	af00      	add	r7, sp, #0
20000c36:	4603      	mov	r3, r0
20000c38:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000c3a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c46:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000c4a:	88f9      	ldrh	r1, [r7, #6]
20000c4c:	f001 011f 	and.w	r1, r1, #31
20000c50:	f04f 0001 	mov.w	r0, #1
20000c54:	fa00 f101 	lsl.w	r1, r0, r1
20000c58:	f102 0220 	add.w	r2, r2, #32
20000c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000c60:	f107 070c 	add.w	r7, r7, #12
20000c64:	46bd      	mov	sp, r7
20000c66:	bc80      	pop	{r7}
20000c68:	4770      	bx	lr
20000c6a:	bf00      	nop

20000c6c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000c6c:	b480      	push	{r7}
20000c6e:	b083      	sub	sp, #12
20000c70:	af00      	add	r7, sp, #0
20000c72:	4603      	mov	r3, r0
20000c74:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000c76:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c82:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000c86:	88f9      	ldrh	r1, [r7, #6]
20000c88:	f001 011f 	and.w	r1, r1, #31
20000c8c:	f04f 0001 	mov.w	r0, #1
20000c90:	fa00 f101 	lsl.w	r1, r0, r1
20000c94:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000c9c:	f107 070c 	add.w	r7, r7, #12
20000ca0:	46bd      	mov	sp, r7
20000ca2:	bc80      	pop	{r7}
20000ca4:	4770      	bx	lr
20000ca6:	bf00      	nop

20000ca8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000ca8:	b580      	push	{r7, lr}
20000caa:	b088      	sub	sp, #32
20000cac:	af00      	add	r7, sp, #0
20000cae:	60f8      	str	r0, [r7, #12]
20000cb0:	60b9      	str	r1, [r7, #8]
20000cb2:	4613      	mov	r3, r2
20000cb4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000cb6:	f04f 0301 	mov.w	r3, #1
20000cba:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000cbc:	f04f 0300 	mov.w	r3, #0
20000cc0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000cc2:	68fa      	ldr	r2, [r7, #12]
20000cc4:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ccc:	429a      	cmp	r2, r3
20000cce:	d007      	beq.n	20000ce0 <MSS_UART_init+0x38>
20000cd0:	68fa      	ldr	r2, [r7, #12]
20000cd2:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20000cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cda:	429a      	cmp	r2, r3
20000cdc:	d000      	beq.n	20000ce0 <MSS_UART_init+0x38>
20000cde:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000ce0:	68bb      	ldr	r3, [r7, #8]
20000ce2:	2b00      	cmp	r3, #0
20000ce4:	d100      	bne.n	20000ce8 <MSS_UART_init+0x40>
20000ce6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000ce8:	f002 fa90 	bl	2000320c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000cec:	68fa      	ldr	r2, [r7, #12]
20000cee:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf6:	429a      	cmp	r2, r3
20000cf8:	d12e      	bne.n	20000d58 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000cfa:	68fb      	ldr	r3, [r7, #12]
20000cfc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000d00:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000d02:	68fb      	ldr	r3, [r7, #12]
20000d04:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000d08:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000d0a:	68fb      	ldr	r3, [r7, #12]
20000d0c:	f04f 020a 	mov.w	r2, #10
20000d10:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000d12:	f649 23d4 	movw	r3, #39636	; 0x9ad4
20000d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d1a:	681b      	ldr	r3, [r3, #0]
20000d1c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000d1e:	f242 0300 	movw	r3, #8192	; 0x2000
20000d22:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d26:	f242 0200 	movw	r2, #8192	; 0x2000
20000d2a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000d34:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000d36:	f04f 000a 	mov.w	r0, #10
20000d3a:	f7ff ff97 	bl	20000c6c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000d3e:	f242 0300 	movw	r3, #8192	; 0x2000
20000d42:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d46:	f242 0200 	movw	r2, #8192	; 0x2000
20000d4a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000d54:	631a      	str	r2, [r3, #48]	; 0x30
20000d56:	e031      	b.n	20000dbc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000d58:	68fa      	ldr	r2, [r7, #12]
20000d5a:	f240 0300 	movw	r3, #0
20000d5e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000d62:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000d64:	68fa      	ldr	r2, [r7, #12]
20000d66:	f240 0300 	movw	r3, #0
20000d6a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000d6e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000d70:	68fb      	ldr	r3, [r7, #12]
20000d72:	f04f 020b 	mov.w	r2, #11
20000d76:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000d78:	f649 23d8 	movw	r3, #39640	; 0x9ad8
20000d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d80:	681b      	ldr	r3, [r3, #0]
20000d82:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000d84:	f242 0300 	movw	r3, #8192	; 0x2000
20000d88:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d8c:	f242 0200 	movw	r2, #8192	; 0x2000
20000d90:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d94:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000d9a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000d9c:	f04f 000b 	mov.w	r0, #11
20000da0:	f7ff ff64 	bl	20000c6c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000da4:	f242 0300 	movw	r3, #8192	; 0x2000
20000da8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000dac:	f242 0200 	movw	r2, #8192	; 0x2000
20000db0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000db4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000db6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000dba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000dbc:	68fb      	ldr	r3, [r7, #12]
20000dbe:	681b      	ldr	r3, [r3, #0]
20000dc0:	f04f 0200 	mov.w	r2, #0
20000dc4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000dc6:	68bb      	ldr	r3, [r7, #8]
20000dc8:	2b00      	cmp	r3, #0
20000dca:	d021      	beq.n	20000e10 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000dcc:	69ba      	ldr	r2, [r7, #24]
20000dce:	68bb      	ldr	r3, [r7, #8]
20000dd0:	fbb2 f3f3 	udiv	r3, r2, r3
20000dd4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000dd6:	69fb      	ldr	r3, [r7, #28]
20000dd8:	f003 0308 	and.w	r3, r3, #8
20000ddc:	2b00      	cmp	r3, #0
20000dde:	d006      	beq.n	20000dee <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000de0:	69fb      	ldr	r3, [r7, #28]
20000de2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000de6:	f103 0301 	add.w	r3, r3, #1
20000dea:	61fb      	str	r3, [r7, #28]
20000dec:	e003      	b.n	20000df6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000dee:	69fb      	ldr	r3, [r7, #28]
20000df0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000df4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000df6:	69fa      	ldr	r2, [r7, #28]
20000df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000dfc:	429a      	cmp	r2, r3
20000dfe:	d900      	bls.n	20000e02 <MSS_UART_init+0x15a>
20000e00:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000e02:	69fa      	ldr	r2, [r7, #28]
20000e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000e08:	429a      	cmp	r2, r3
20000e0a:	d801      	bhi.n	20000e10 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000e0c:	69fb      	ldr	r3, [r7, #28]
20000e0e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000e10:	68fb      	ldr	r3, [r7, #12]
20000e12:	685b      	ldr	r3, [r3, #4]
20000e14:	f04f 0201 	mov.w	r2, #1
20000e18:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000e1c:	68fb      	ldr	r3, [r7, #12]
20000e1e:	681b      	ldr	r3, [r3, #0]
20000e20:	8afa      	ldrh	r2, [r7, #22]
20000e22:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000e26:	b292      	uxth	r2, r2
20000e28:	b2d2      	uxtb	r2, r2
20000e2a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000e2c:	68fb      	ldr	r3, [r7, #12]
20000e2e:	681b      	ldr	r3, [r3, #0]
20000e30:	8afa      	ldrh	r2, [r7, #22]
20000e32:	b2d2      	uxtb	r2, r2
20000e34:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000e36:	68fb      	ldr	r3, [r7, #12]
20000e38:	685b      	ldr	r3, [r3, #4]
20000e3a:	f04f 0200 	mov.w	r2, #0
20000e3e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000e42:	68fb      	ldr	r3, [r7, #12]
20000e44:	681b      	ldr	r3, [r3, #0]
20000e46:	79fa      	ldrb	r2, [r7, #7]
20000e48:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000e4a:	68fb      	ldr	r3, [r7, #12]
20000e4c:	681b      	ldr	r3, [r3, #0]
20000e4e:	f04f 020e 	mov.w	r2, #14
20000e52:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000e54:	68fb      	ldr	r3, [r7, #12]
20000e56:	685b      	ldr	r3, [r3, #4]
20000e58:	f04f 0200 	mov.w	r2, #0
20000e5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000e60:	68fb      	ldr	r3, [r7, #12]
20000e62:	f04f 0200 	mov.w	r2, #0
20000e66:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000e68:	68fb      	ldr	r3, [r7, #12]
20000e6a:	f04f 0200 	mov.w	r2, #0
20000e6e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000e70:	68fb      	ldr	r3, [r7, #12]
20000e72:	f04f 0200 	mov.w	r2, #0
20000e76:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000e78:	68fb      	ldr	r3, [r7, #12]
20000e7a:	f04f 0200 	mov.w	r2, #0
20000e7e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000e80:	68fa      	ldr	r2, [r7, #12]
20000e82:	f241 439d 	movw	r3, #5277	; 0x149d
20000e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e8a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000e8c:	68fb      	ldr	r3, [r7, #12]
20000e8e:	f04f 0200 	mov.w	r2, #0
20000e92:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000e94:	68fb      	ldr	r3, [r7, #12]
20000e96:	f04f 0200 	mov.w	r2, #0
20000e9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000e9c:	68fb      	ldr	r3, [r7, #12]
20000e9e:	f04f 0200 	mov.w	r2, #0
20000ea2:	729a      	strb	r2, [r3, #10]
}
20000ea4:	f107 0720 	add.w	r7, r7, #32
20000ea8:	46bd      	mov	sp, r7
20000eaa:	bd80      	pop	{r7, pc}

20000eac <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000eac:	b480      	push	{r7}
20000eae:	b089      	sub	sp, #36	; 0x24
20000eb0:	af00      	add	r7, sp, #0
20000eb2:	60f8      	str	r0, [r7, #12]
20000eb4:	60b9      	str	r1, [r7, #8]
20000eb6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000eb8:	f04f 0300 	mov.w	r3, #0
20000ebc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ebe:	68fa      	ldr	r2, [r7, #12]
20000ec0:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec8:	429a      	cmp	r2, r3
20000eca:	d007      	beq.n	20000edc <MSS_UART_polled_tx+0x30>
20000ecc:	68fa      	ldr	r2, [r7, #12]
20000ece:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed6:	429a      	cmp	r2, r3
20000ed8:	d000      	beq.n	20000edc <MSS_UART_polled_tx+0x30>
20000eda:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000edc:	68bb      	ldr	r3, [r7, #8]
20000ede:	2b00      	cmp	r3, #0
20000ee0:	d100      	bne.n	20000ee4 <MSS_UART_polled_tx+0x38>
20000ee2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000ee4:	687b      	ldr	r3, [r7, #4]
20000ee6:	2b00      	cmp	r3, #0
20000ee8:	d100      	bne.n	20000eec <MSS_UART_polled_tx+0x40>
20000eea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000eec:	68fa      	ldr	r2, [r7, #12]
20000eee:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef6:	429a      	cmp	r2, r3
20000ef8:	d006      	beq.n	20000f08 <MSS_UART_polled_tx+0x5c>
20000efa:	68fa      	ldr	r2, [r7, #12]
20000efc:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20000f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f04:	429a      	cmp	r2, r3
20000f06:	d13d      	bne.n	20000f84 <MSS_UART_polled_tx+0xd8>
20000f08:	68bb      	ldr	r3, [r7, #8]
20000f0a:	2b00      	cmp	r3, #0
20000f0c:	d03a      	beq.n	20000f84 <MSS_UART_polled_tx+0xd8>
20000f0e:	687b      	ldr	r3, [r7, #4]
20000f10:	2b00      	cmp	r3, #0
20000f12:	d037      	beq.n	20000f84 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000f14:	68fb      	ldr	r3, [r7, #12]
20000f16:	681b      	ldr	r3, [r3, #0]
20000f18:	7d1b      	ldrb	r3, [r3, #20]
20000f1a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000f1c:	68fb      	ldr	r3, [r7, #12]
20000f1e:	7a9a      	ldrb	r2, [r3, #10]
20000f20:	7efb      	ldrb	r3, [r7, #27]
20000f22:	ea42 0303 	orr.w	r3, r2, r3
20000f26:	b2da      	uxtb	r2, r3
20000f28:	68fb      	ldr	r3, [r7, #12]
20000f2a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000f2c:	7efb      	ldrb	r3, [r7, #27]
20000f2e:	f003 0320 	and.w	r3, r3, #32
20000f32:	2b00      	cmp	r3, #0
20000f34:	d023      	beq.n	20000f7e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000f36:	f04f 0310 	mov.w	r3, #16
20000f3a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000f3c:	687b      	ldr	r3, [r7, #4]
20000f3e:	2b0f      	cmp	r3, #15
20000f40:	d801      	bhi.n	20000f46 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000f42:	687b      	ldr	r3, [r7, #4]
20000f44:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000f46:	f04f 0300 	mov.w	r3, #0
20000f4a:	617b      	str	r3, [r7, #20]
20000f4c:	e00e      	b.n	20000f6c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000f4e:	68fb      	ldr	r3, [r7, #12]
20000f50:	681b      	ldr	r3, [r3, #0]
20000f52:	68b9      	ldr	r1, [r7, #8]
20000f54:	693a      	ldr	r2, [r7, #16]
20000f56:	440a      	add	r2, r1
20000f58:	7812      	ldrb	r2, [r2, #0]
20000f5a:	701a      	strb	r2, [r3, #0]
20000f5c:	693b      	ldr	r3, [r7, #16]
20000f5e:	f103 0301 	add.w	r3, r3, #1
20000f62:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000f64:	697b      	ldr	r3, [r7, #20]
20000f66:	f103 0301 	add.w	r3, r3, #1
20000f6a:	617b      	str	r3, [r7, #20]
20000f6c:	697a      	ldr	r2, [r7, #20]
20000f6e:	69fb      	ldr	r3, [r7, #28]
20000f70:	429a      	cmp	r2, r3
20000f72:	d3ec      	bcc.n	20000f4e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000f74:	687a      	ldr	r2, [r7, #4]
20000f76:	697b      	ldr	r3, [r7, #20]
20000f78:	ebc3 0302 	rsb	r3, r3, r2
20000f7c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000f7e:	687b      	ldr	r3, [r7, #4]
20000f80:	2b00      	cmp	r3, #0
20000f82:	d1c7      	bne.n	20000f14 <MSS_UART_polled_tx+0x68>
    }
}
20000f84:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000f88:	46bd      	mov	sp, r7
20000f8a:	bc80      	pop	{r7}
20000f8c:	4770      	bx	lr
20000f8e:	bf00      	nop

20000f90 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000f90:	b480      	push	{r7}
20000f92:	b087      	sub	sp, #28
20000f94:	af00      	add	r7, sp, #0
20000f96:	6078      	str	r0, [r7, #4]
20000f98:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000f9a:	f04f 0300 	mov.w	r3, #0
20000f9e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fa0:	687a      	ldr	r2, [r7, #4]
20000fa2:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000faa:	429a      	cmp	r2, r3
20000fac:	d007      	beq.n	20000fbe <MSS_UART_polled_tx_string+0x2e>
20000fae:	687a      	ldr	r2, [r7, #4]
20000fb0:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20000fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb8:	429a      	cmp	r2, r3
20000fba:	d000      	beq.n	20000fbe <MSS_UART_polled_tx_string+0x2e>
20000fbc:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000fbe:	683b      	ldr	r3, [r7, #0]
20000fc0:	2b00      	cmp	r3, #0
20000fc2:	d100      	bne.n	20000fc6 <MSS_UART_polled_tx_string+0x36>
20000fc4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000fc6:	687a      	ldr	r2, [r7, #4]
20000fc8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20000fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd0:	429a      	cmp	r2, r3
20000fd2:	d006      	beq.n	20000fe2 <MSS_UART_polled_tx_string+0x52>
20000fd4:	687a      	ldr	r2, [r7, #4]
20000fd6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	429a      	cmp	r2, r3
20000fe0:	d138      	bne.n	20001054 <MSS_UART_polled_tx_string+0xc4>
20000fe2:	683b      	ldr	r3, [r7, #0]
20000fe4:	2b00      	cmp	r3, #0
20000fe6:	d035      	beq.n	20001054 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000fe8:	683a      	ldr	r2, [r7, #0]
20000fea:	68bb      	ldr	r3, [r7, #8]
20000fec:	4413      	add	r3, r2
20000fee:	781b      	ldrb	r3, [r3, #0]
20000ff0:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000ff2:	e02c      	b.n	2000104e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000ff4:	687b      	ldr	r3, [r7, #4]
20000ff6:	681b      	ldr	r3, [r3, #0]
20000ff8:	7d1b      	ldrb	r3, [r3, #20]
20000ffa:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000ffc:	687b      	ldr	r3, [r7, #4]
20000ffe:	7a9a      	ldrb	r2, [r3, #10]
20001000:	7dfb      	ldrb	r3, [r7, #23]
20001002:	ea42 0303 	orr.w	r3, r2, r3
20001006:	b2da      	uxtb	r2, r3
20001008:	687b      	ldr	r3, [r7, #4]
2000100a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
2000100c:	7dfb      	ldrb	r3, [r7, #23]
2000100e:	f003 0320 	and.w	r3, r3, #32
20001012:	2b00      	cmp	r3, #0
20001014:	d0ee      	beq.n	20000ff4 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20001016:	f04f 0300 	mov.w	r3, #0
2000101a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000101c:	e011      	b.n	20001042 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000101e:	687b      	ldr	r3, [r7, #4]
20001020:	681b      	ldr	r3, [r3, #0]
20001022:	693a      	ldr	r2, [r7, #16]
20001024:	b2d2      	uxtb	r2, r2
20001026:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20001028:	68fb      	ldr	r3, [r7, #12]
2000102a:	f103 0301 	add.w	r3, r3, #1
2000102e:	60fb      	str	r3, [r7, #12]
                char_idx++;
20001030:	68bb      	ldr	r3, [r7, #8]
20001032:	f103 0301 	add.w	r3, r3, #1
20001036:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001038:	683a      	ldr	r2, [r7, #0]
2000103a:	68bb      	ldr	r3, [r7, #8]
2000103c:	4413      	add	r3, r2
2000103e:	781b      	ldrb	r3, [r3, #0]
20001040:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001042:	693b      	ldr	r3, [r7, #16]
20001044:	2b00      	cmp	r3, #0
20001046:	d002      	beq.n	2000104e <MSS_UART_polled_tx_string+0xbe>
20001048:	68fb      	ldr	r3, [r7, #12]
2000104a:	2b0f      	cmp	r3, #15
2000104c:	d9e7      	bls.n	2000101e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000104e:	693b      	ldr	r3, [r7, #16]
20001050:	2b00      	cmp	r3, #0
20001052:	d1cf      	bne.n	20000ff4 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001054:	f107 071c 	add.w	r7, r7, #28
20001058:	46bd      	mov	sp, r7
2000105a:	bc80      	pop	{r7}
2000105c:	4770      	bx	lr
2000105e:	bf00      	nop

20001060 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001060:	b580      	push	{r7, lr}
20001062:	b084      	sub	sp, #16
20001064:	af00      	add	r7, sp, #0
20001066:	60f8      	str	r0, [r7, #12]
20001068:	60b9      	str	r1, [r7, #8]
2000106a:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000106c:	68fa      	ldr	r2, [r7, #12]
2000106e:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001072:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001076:	429a      	cmp	r2, r3
20001078:	d007      	beq.n	2000108a <MSS_UART_irq_tx+0x2a>
2000107a:	68fa      	ldr	r2, [r7, #12]
2000107c:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001080:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001084:	429a      	cmp	r2, r3
20001086:	d000      	beq.n	2000108a <MSS_UART_irq_tx+0x2a>
20001088:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
2000108a:	68bb      	ldr	r3, [r7, #8]
2000108c:	2b00      	cmp	r3, #0
2000108e:	d100      	bne.n	20001092 <MSS_UART_irq_tx+0x32>
20001090:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001092:	687b      	ldr	r3, [r7, #4]
20001094:	2b00      	cmp	r3, #0
20001096:	d100      	bne.n	2000109a <MSS_UART_irq_tx+0x3a>
20001098:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
2000109a:	687b      	ldr	r3, [r7, #4]
2000109c:	2b00      	cmp	r3, #0
2000109e:	d032      	beq.n	20001106 <MSS_UART_irq_tx+0xa6>
200010a0:	68bb      	ldr	r3, [r7, #8]
200010a2:	2b00      	cmp	r3, #0
200010a4:	d02f      	beq.n	20001106 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
200010a6:	68fa      	ldr	r2, [r7, #12]
200010a8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200010ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b0:	429a      	cmp	r2, r3
200010b2:	d006      	beq.n	200010c2 <MSS_UART_irq_tx+0x62>
200010b4:	68fa      	ldr	r2, [r7, #12]
200010b6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200010ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010be:	429a      	cmp	r2, r3
200010c0:	d121      	bne.n	20001106 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
200010c2:	68fb      	ldr	r3, [r7, #12]
200010c4:	68ba      	ldr	r2, [r7, #8]
200010c6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
200010c8:	68fb      	ldr	r3, [r7, #12]
200010ca:	687a      	ldr	r2, [r7, #4]
200010cc:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
200010ce:	68fb      	ldr	r3, [r7, #12]
200010d0:	f04f 0200 	mov.w	r2, #0
200010d4:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200010d6:	68fb      	ldr	r3, [r7, #12]
200010d8:	891b      	ldrh	r3, [r3, #8]
200010da:	b21b      	sxth	r3, r3
200010dc:	4618      	mov	r0, r3
200010de:	f7ff fdc5 	bl	20000c6c <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
200010e2:	68fa      	ldr	r2, [r7, #12]
200010e4:	f241 439d 	movw	r3, #5277	; 0x149d
200010e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ec:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
200010ee:	68fb      	ldr	r3, [r7, #12]
200010f0:	685b      	ldr	r3, [r3, #4]
200010f2:	f04f 0201 	mov.w	r2, #1
200010f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200010fa:	68fb      	ldr	r3, [r7, #12]
200010fc:	891b      	ldrh	r3, [r3, #8]
200010fe:	b21b      	sxth	r3, r3
20001100:	4618      	mov	r0, r3
20001102:	f7ff fd79 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
20001106:	f107 0710 	add.w	r7, r7, #16
2000110a:	46bd      	mov	sp, r7
2000110c:	bd80      	pop	{r7, pc}
2000110e:	bf00      	nop

20001110 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
20001110:	b480      	push	{r7}
20001112:	b085      	sub	sp, #20
20001114:	af00      	add	r7, sp, #0
20001116:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
20001118:	f04f 0300 	mov.w	r3, #0
2000111c:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
2000111e:	f04f 0300 	mov.w	r3, #0
20001122:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001124:	687a      	ldr	r2, [r7, #4]
20001126:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000112a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112e:	429a      	cmp	r2, r3
20001130:	d007      	beq.n	20001142 <MSS_UART_tx_complete+0x32>
20001132:	687a      	ldr	r2, [r7, #4]
20001134:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000113c:	429a      	cmp	r2, r3
2000113e:	d000      	beq.n	20001142 <MSS_UART_tx_complete+0x32>
20001140:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001142:	687a      	ldr	r2, [r7, #4]
20001144:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001148:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000114c:	429a      	cmp	r2, r3
2000114e:	d006      	beq.n	2000115e <MSS_UART_tx_complete+0x4e>
20001150:	687a      	ldr	r2, [r7, #4]
20001152:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000115a:	429a      	cmp	r2, r3
2000115c:	d117      	bne.n	2000118e <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000115e:	687b      	ldr	r3, [r7, #4]
20001160:	681b      	ldr	r3, [r3, #0]
20001162:	7d1b      	ldrb	r3, [r3, #20]
20001164:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
20001166:	687b      	ldr	r3, [r7, #4]
20001168:	7a9a      	ldrb	r2, [r3, #10]
2000116a:	7bfb      	ldrb	r3, [r7, #15]
2000116c:	ea42 0303 	orr.w	r3, r2, r3
20001170:	b2da      	uxtb	r2, r3
20001172:	687b      	ldr	r3, [r7, #4]
20001174:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20001176:	687b      	ldr	r3, [r7, #4]
20001178:	691b      	ldr	r3, [r3, #16]
2000117a:	2b00      	cmp	r3, #0
2000117c:	d107      	bne.n	2000118e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
2000117e:	7bfb      	ldrb	r3, [r7, #15]
20001180:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20001184:	2b00      	cmp	r3, #0
20001186:	d002      	beq.n	2000118e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
20001188:	f04f 0301 	mov.w	r3, #1
2000118c:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
2000118e:	7bbb      	ldrb	r3, [r7, #14]
20001190:	b25b      	sxtb	r3, r3
}
20001192:	4618      	mov	r0, r3
20001194:	f107 0714 	add.w	r7, r7, #20
20001198:	46bd      	mov	sp, r7
2000119a:	bc80      	pop	{r7}
2000119c:	4770      	bx	lr
2000119e:	bf00      	nop

200011a0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200011a0:	b480      	push	{r7}
200011a2:	b087      	sub	sp, #28
200011a4:	af00      	add	r7, sp, #0
200011a6:	60f8      	str	r0, [r7, #12]
200011a8:	60b9      	str	r1, [r7, #8]
200011aa:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
200011ac:	f04f 0300 	mov.w	r3, #0
200011b0:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
200011b2:	f04f 0300 	mov.w	r3, #0
200011b6:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011b8:	68fa      	ldr	r2, [r7, #12]
200011ba:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c2:	429a      	cmp	r2, r3
200011c4:	d007      	beq.n	200011d6 <MSS_UART_get_rx+0x36>
200011c6:	68fa      	ldr	r2, [r7, #12]
200011c8:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200011cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d0:	429a      	cmp	r2, r3
200011d2:	d000      	beq.n	200011d6 <MSS_UART_get_rx+0x36>
200011d4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
200011d6:	68bb      	ldr	r3, [r7, #8]
200011d8:	2b00      	cmp	r3, #0
200011da:	d100      	bne.n	200011de <MSS_UART_get_rx+0x3e>
200011dc:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
200011de:	687b      	ldr	r3, [r7, #4]
200011e0:	2b00      	cmp	r3, #0
200011e2:	d100      	bne.n	200011e6 <MSS_UART_get_rx+0x46>
200011e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011e6:	68fa      	ldr	r2, [r7, #12]
200011e8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200011ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f0:	429a      	cmp	r2, r3
200011f2:	d006      	beq.n	20001202 <MSS_UART_get_rx+0x62>
200011f4:	68fa      	ldr	r2, [r7, #12]
200011f6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200011fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011fe:	429a      	cmp	r2, r3
20001200:	d134      	bne.n	2000126c <MSS_UART_get_rx+0xcc>
20001202:	68bb      	ldr	r3, [r7, #8]
20001204:	2b00      	cmp	r3, #0
20001206:	d031      	beq.n	2000126c <MSS_UART_get_rx+0xcc>
20001208:	687b      	ldr	r3, [r7, #4]
2000120a:	2b00      	cmp	r3, #0
2000120c:	d02e      	beq.n	2000126c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
2000120e:	68fb      	ldr	r3, [r7, #12]
20001210:	681b      	ldr	r3, [r3, #0]
20001212:	7d1b      	ldrb	r3, [r3, #20]
20001214:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001216:	68fb      	ldr	r3, [r7, #12]
20001218:	7a9a      	ldrb	r2, [r3, #10]
2000121a:	7dfb      	ldrb	r3, [r7, #23]
2000121c:	ea42 0303 	orr.w	r3, r2, r3
20001220:	b2da      	uxtb	r2, r3
20001222:	68fb      	ldr	r3, [r7, #12]
20001224:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001226:	e017      	b.n	20001258 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001228:	68ba      	ldr	r2, [r7, #8]
2000122a:	693b      	ldr	r3, [r7, #16]
2000122c:	4413      	add	r3, r2
2000122e:	68fa      	ldr	r2, [r7, #12]
20001230:	6812      	ldr	r2, [r2, #0]
20001232:	7812      	ldrb	r2, [r2, #0]
20001234:	b2d2      	uxtb	r2, r2
20001236:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20001238:	693b      	ldr	r3, [r7, #16]
2000123a:	f103 0301 	add.w	r3, r3, #1
2000123e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001240:	68fb      	ldr	r3, [r7, #12]
20001242:	681b      	ldr	r3, [r3, #0]
20001244:	7d1b      	ldrb	r3, [r3, #20]
20001246:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20001248:	68fb      	ldr	r3, [r7, #12]
2000124a:	7a9a      	ldrb	r2, [r3, #10]
2000124c:	7dfb      	ldrb	r3, [r7, #23]
2000124e:	ea42 0303 	orr.w	r3, r2, r3
20001252:	b2da      	uxtb	r2, r3
20001254:	68fb      	ldr	r3, [r7, #12]
20001256:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001258:	7dfb      	ldrb	r3, [r7, #23]
2000125a:	f003 0301 	and.w	r3, r3, #1
2000125e:	b2db      	uxtb	r3, r3
20001260:	2b00      	cmp	r3, #0
20001262:	d003      	beq.n	2000126c <MSS_UART_get_rx+0xcc>
20001264:	693a      	ldr	r2, [r7, #16]
20001266:	687b      	ldr	r3, [r7, #4]
20001268:	429a      	cmp	r2, r3
2000126a:	d3dd      	bcc.n	20001228 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
2000126c:	693b      	ldr	r3, [r7, #16]
}
2000126e:	4618      	mov	r0, r3
20001270:	f107 071c 	add.w	r7, r7, #28
20001274:	46bd      	mov	sp, r7
20001276:	bc80      	pop	{r7}
20001278:	4770      	bx	lr
2000127a:	bf00      	nop

2000127c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
2000127c:	b580      	push	{r7, lr}
2000127e:	b082      	sub	sp, #8
20001280:	af00      	add	r7, sp, #0
20001282:	6078      	str	r0, [r7, #4]
20001284:	460b      	mov	r3, r1
20001286:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001288:	687a      	ldr	r2, [r7, #4]
2000128a:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001292:	429a      	cmp	r2, r3
20001294:	d007      	beq.n	200012a6 <MSS_UART_enable_irq+0x2a>
20001296:	687a      	ldr	r2, [r7, #4]
20001298:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000129c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a0:	429a      	cmp	r2, r3
200012a2:	d000      	beq.n	200012a6 <MSS_UART_enable_irq+0x2a>
200012a4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200012a6:	687a      	ldr	r2, [r7, #4]
200012a8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200012ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b0:	429a      	cmp	r2, r3
200012b2:	d006      	beq.n	200012c2 <MSS_UART_enable_irq+0x46>
200012b4:	687a      	ldr	r2, [r7, #4]
200012b6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200012ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012be:	429a      	cmp	r2, r3
200012c0:	d116      	bne.n	200012f0 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200012c2:	687b      	ldr	r3, [r7, #4]
200012c4:	891b      	ldrh	r3, [r3, #8]
200012c6:	b21b      	sxth	r3, r3
200012c8:	4618      	mov	r0, r3
200012ca:	f7ff fccf 	bl	20000c6c <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200012ce:	687b      	ldr	r3, [r7, #4]
200012d0:	681b      	ldr	r3, [r3, #0]
200012d2:	687a      	ldr	r2, [r7, #4]
200012d4:	6812      	ldr	r2, [r2, #0]
200012d6:	7912      	ldrb	r2, [r2, #4]
200012d8:	b2d1      	uxtb	r1, r2
200012da:	78fa      	ldrb	r2, [r7, #3]
200012dc:	ea41 0202 	orr.w	r2, r1, r2
200012e0:	b2d2      	uxtb	r2, r2
200012e2:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200012e4:	687b      	ldr	r3, [r7, #4]
200012e6:	891b      	ldrh	r3, [r3, #8]
200012e8:	b21b      	sxth	r3, r3
200012ea:	4618      	mov	r0, r3
200012ec:	f7ff fc84 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
200012f0:	f107 0708 	add.w	r7, r7, #8
200012f4:	46bd      	mov	sp, r7
200012f6:	bd80      	pop	{r7, pc}

200012f8 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
200012f8:	b580      	push	{r7, lr}
200012fa:	b082      	sub	sp, #8
200012fc:	af00      	add	r7, sp, #0
200012fe:	6078      	str	r0, [r7, #4]
20001300:	460b      	mov	r3, r1
20001302:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001304:	687a      	ldr	r2, [r7, #4]
20001306:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130e:	429a      	cmp	r2, r3
20001310:	d007      	beq.n	20001322 <MSS_UART_disable_irq+0x2a>
20001312:	687a      	ldr	r2, [r7, #4]
20001314:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131c:	429a      	cmp	r2, r3
2000131e:	d000      	beq.n	20001322 <MSS_UART_disable_irq+0x2a>
20001320:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001322:	687a      	ldr	r2, [r7, #4]
20001324:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001328:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132c:	429a      	cmp	r2, r3
2000132e:	d006      	beq.n	2000133e <MSS_UART_disable_irq+0x46>
20001330:	687a      	ldr	r2, [r7, #4]
20001332:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001336:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000133a:	429a      	cmp	r2, r3
2000133c:	d11c      	bne.n	20001378 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
2000133e:	687b      	ldr	r3, [r7, #4]
20001340:	681b      	ldr	r3, [r3, #0]
20001342:	687a      	ldr	r2, [r7, #4]
20001344:	6812      	ldr	r2, [r2, #0]
20001346:	7912      	ldrb	r2, [r2, #4]
20001348:	b2d1      	uxtb	r1, r2
2000134a:	78fa      	ldrb	r2, [r7, #3]
2000134c:	ea6f 0202 	mvn.w	r2, r2
20001350:	b2d2      	uxtb	r2, r2
20001352:	ea01 0202 	and.w	r2, r1, r2
20001356:	b2d2      	uxtb	r2, r2
20001358:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000135a:	687b      	ldr	r3, [r7, #4]
2000135c:	891b      	ldrh	r3, [r3, #8]
2000135e:	b21b      	sxth	r3, r3
20001360:	4618      	mov	r0, r3
20001362:	f7ff fc83 	bl	20000c6c <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
20001366:	78fb      	ldrb	r3, [r7, #3]
20001368:	2b0f      	cmp	r3, #15
2000136a:	d105      	bne.n	20001378 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
2000136c:	687b      	ldr	r3, [r7, #4]
2000136e:	891b      	ldrh	r3, [r3, #8]
20001370:	b21b      	sxth	r3, r3
20001372:	4618      	mov	r0, r3
20001374:	f7ff fc5c 	bl	20000c30 <NVIC_DisableIRQ>

        }
    }
}
20001378:	f107 0708 	add.w	r7, r7, #8
2000137c:	46bd      	mov	sp, r7
2000137e:	bd80      	pop	{r7, pc}

20001380 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001380:	b580      	push	{r7, lr}
20001382:	b084      	sub	sp, #16
20001384:	af00      	add	r7, sp, #0
20001386:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001388:	687a      	ldr	r2, [r7, #4]
2000138a:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000138e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001392:	429a      	cmp	r2, r3
20001394:	d007      	beq.n	200013a6 <MSS_UART_isr+0x26>
20001396:	687a      	ldr	r2, [r7, #4]
20001398:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000139c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a0:	429a      	cmp	r2, r3
200013a2:	d000      	beq.n	200013a6 <MSS_UART_isr+0x26>
200013a4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200013a6:	687a      	ldr	r2, [r7, #4]
200013a8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200013ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b0:	429a      	cmp	r2, r3
200013b2:	d006      	beq.n	200013c2 <MSS_UART_isr+0x42>
200013b4:	687a      	ldr	r2, [r7, #4]
200013b6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200013ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013be:	429a      	cmp	r2, r3
200013c0:	d167      	bne.n	20001492 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200013c2:	687b      	ldr	r3, [r7, #4]
200013c4:	681b      	ldr	r3, [r3, #0]
200013c6:	7a1b      	ldrb	r3, [r3, #8]
200013c8:	b2db      	uxtb	r3, r3
200013ca:	f003 030f 	and.w	r3, r3, #15
200013ce:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200013d0:	7bfb      	ldrb	r3, [r7, #15]
200013d2:	2b0c      	cmp	r3, #12
200013d4:	d854      	bhi.n	20001480 <MSS_UART_isr+0x100>
200013d6:	a201      	add	r2, pc, #4	; (adr r2, 200013dc <MSS_UART_isr+0x5c>)
200013d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200013dc:	20001411 	.word	0x20001411
200013e0:	20001481 	.word	0x20001481
200013e4:	2000142d 	.word	0x2000142d
200013e8:	20001481 	.word	0x20001481
200013ec:	20001449 	.word	0x20001449
200013f0:	20001481 	.word	0x20001481
200013f4:	20001465 	.word	0x20001465
200013f8:	20001481 	.word	0x20001481
200013fc:	20001481 	.word	0x20001481
20001400:	20001481 	.word	0x20001481
20001404:	20001481 	.word	0x20001481
20001408:	20001481 	.word	0x20001481
2000140c:	20001449 	.word	0x20001449
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001410:	687b      	ldr	r3, [r7, #4]
20001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001414:	2b00      	cmp	r3, #0
20001416:	d100      	bne.n	2000141a <MSS_UART_isr+0x9a>
20001418:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000141a:	687b      	ldr	r3, [r7, #4]
2000141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000141e:	2b00      	cmp	r3, #0
20001420:	d030      	beq.n	20001484 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001422:	687b      	ldr	r3, [r7, #4]
20001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001426:	6878      	ldr	r0, [r7, #4]
20001428:	4798      	blx	r3
                }
            }
            break;
2000142a:	e032      	b.n	20001492 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000142c:	687b      	ldr	r3, [r7, #4]
2000142e:	6a1b      	ldr	r3, [r3, #32]
20001430:	2b00      	cmp	r3, #0
20001432:	d100      	bne.n	20001436 <MSS_UART_isr+0xb6>
20001434:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001436:	687b      	ldr	r3, [r7, #4]
20001438:	6a1b      	ldr	r3, [r3, #32]
2000143a:	2b00      	cmp	r3, #0
2000143c:	d024      	beq.n	20001488 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000143e:	687b      	ldr	r3, [r7, #4]
20001440:	6a1b      	ldr	r3, [r3, #32]
20001442:	6878      	ldr	r0, [r7, #4]
20001444:	4798      	blx	r3
                }
            }
            break;
20001446:	e024      	b.n	20001492 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001448:	687b      	ldr	r3, [r7, #4]
2000144a:	69db      	ldr	r3, [r3, #28]
2000144c:	2b00      	cmp	r3, #0
2000144e:	d100      	bne.n	20001452 <MSS_UART_isr+0xd2>
20001450:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001452:	687b      	ldr	r3, [r7, #4]
20001454:	69db      	ldr	r3, [r3, #28]
20001456:	2b00      	cmp	r3, #0
20001458:	d018      	beq.n	2000148c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000145a:	687b      	ldr	r3, [r7, #4]
2000145c:	69db      	ldr	r3, [r3, #28]
2000145e:	6878      	ldr	r0, [r7, #4]
20001460:	4798      	blx	r3
                }
            }
            break;
20001462:	e016      	b.n	20001492 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001464:	687b      	ldr	r3, [r7, #4]
20001466:	699b      	ldr	r3, [r3, #24]
20001468:	2b00      	cmp	r3, #0
2000146a:	d100      	bne.n	2000146e <MSS_UART_isr+0xee>
2000146c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000146e:	687b      	ldr	r3, [r7, #4]
20001470:	699b      	ldr	r3, [r3, #24]
20001472:	2b00      	cmp	r3, #0
20001474:	d00c      	beq.n	20001490 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001476:	687b      	ldr	r3, [r7, #4]
20001478:	699b      	ldr	r3, [r3, #24]
2000147a:	6878      	ldr	r0, [r7, #4]
2000147c:	4798      	blx	r3
                }
            }
            break;
2000147e:	e008      	b.n	20001492 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001480:	be00      	bkpt	0x0000
20001482:	e006      	b.n	20001492 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001484:	bf00      	nop
20001486:	e004      	b.n	20001492 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001488:	bf00      	nop
2000148a:	e002      	b.n	20001492 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000148c:	bf00      	nop
2000148e:	e000      	b.n	20001492 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001490:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001492:	f107 0710 	add.w	r7, r7, #16
20001496:	46bd      	mov	sp, r7
20001498:	bd80      	pop	{r7, pc}
2000149a:	bf00      	nop

2000149c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000149c:	b480      	push	{r7}
2000149e:	b087      	sub	sp, #28
200014a0:	af00      	add	r7, sp, #0
200014a2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014a4:	687a      	ldr	r2, [r7, #4]
200014a6:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200014aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ae:	429a      	cmp	r2, r3
200014b0:	d007      	beq.n	200014c2 <default_tx_handler+0x26>
200014b2:	687a      	ldr	r2, [r7, #4]
200014b4:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014bc:	429a      	cmp	r2, r3
200014be:	d000      	beq.n	200014c2 <default_tx_handler+0x26>
200014c0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200014c2:	687b      	ldr	r3, [r7, #4]
200014c4:	68db      	ldr	r3, [r3, #12]
200014c6:	2b00      	cmp	r3, #0
200014c8:	d100      	bne.n	200014cc <default_tx_handler+0x30>
200014ca:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200014cc:	687b      	ldr	r3, [r7, #4]
200014ce:	691b      	ldr	r3, [r3, #16]
200014d0:	2b00      	cmp	r3, #0
200014d2:	d100      	bne.n	200014d6 <default_tx_handler+0x3a>
200014d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200014d6:	687a      	ldr	r2, [r7, #4]
200014d8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200014dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e0:	429a      	cmp	r2, r3
200014e2:	d006      	beq.n	200014f2 <default_tx_handler+0x56>
200014e4:	687a      	ldr	r2, [r7, #4]
200014e6:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200014ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ee:	429a      	cmp	r2, r3
200014f0:	d152      	bne.n	20001598 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200014f2:	687b      	ldr	r3, [r7, #4]
200014f4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200014f6:	2b00      	cmp	r3, #0
200014f8:	d04e      	beq.n	20001598 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200014fa:	687b      	ldr	r3, [r7, #4]
200014fc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200014fe:	2b00      	cmp	r3, #0
20001500:	d04a      	beq.n	20001598 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001502:	687b      	ldr	r3, [r7, #4]
20001504:	681b      	ldr	r3, [r3, #0]
20001506:	7d1b      	ldrb	r3, [r3, #20]
20001508:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000150a:	687b      	ldr	r3, [r7, #4]
2000150c:	7a9a      	ldrb	r2, [r3, #10]
2000150e:	7afb      	ldrb	r3, [r7, #11]
20001510:	ea42 0303 	orr.w	r3, r2, r3
20001514:	b2da      	uxtb	r2, r3
20001516:	687b      	ldr	r3, [r7, #4]
20001518:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000151a:	7afb      	ldrb	r3, [r7, #11]
2000151c:	f003 0320 	and.w	r3, r3, #32
20001520:	2b00      	cmp	r3, #0
20001522:	d029      	beq.n	20001578 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001524:	f04f 0310 	mov.w	r3, #16
20001528:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000152a:	687b      	ldr	r3, [r7, #4]
2000152c:	691a      	ldr	r2, [r3, #16]
2000152e:	687b      	ldr	r3, [r7, #4]
20001530:	695b      	ldr	r3, [r3, #20]
20001532:	ebc3 0302 	rsb	r3, r3, r2
20001536:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001538:	697b      	ldr	r3, [r7, #20]
2000153a:	2b0f      	cmp	r3, #15
2000153c:	d801      	bhi.n	20001542 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000153e:	697b      	ldr	r3, [r7, #20]
20001540:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001542:	f04f 0300 	mov.w	r3, #0
20001546:	60fb      	str	r3, [r7, #12]
20001548:	e012      	b.n	20001570 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000154a:	687b      	ldr	r3, [r7, #4]
2000154c:	681b      	ldr	r3, [r3, #0]
2000154e:	687a      	ldr	r2, [r7, #4]
20001550:	68d1      	ldr	r1, [r2, #12]
20001552:	687a      	ldr	r2, [r7, #4]
20001554:	6952      	ldr	r2, [r2, #20]
20001556:	440a      	add	r2, r1
20001558:	7812      	ldrb	r2, [r2, #0]
2000155a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000155c:	687b      	ldr	r3, [r7, #4]
2000155e:	695b      	ldr	r3, [r3, #20]
20001560:	f103 0201 	add.w	r2, r3, #1
20001564:	687b      	ldr	r3, [r7, #4]
20001566:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001568:	68fb      	ldr	r3, [r7, #12]
2000156a:	f103 0301 	add.w	r3, r3, #1
2000156e:	60fb      	str	r3, [r7, #12]
20001570:	68fa      	ldr	r2, [r7, #12]
20001572:	693b      	ldr	r3, [r7, #16]
20001574:	429a      	cmp	r2, r3
20001576:	d3e8      	bcc.n	2000154a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001578:	687b      	ldr	r3, [r7, #4]
2000157a:	695a      	ldr	r2, [r3, #20]
2000157c:	687b      	ldr	r3, [r7, #4]
2000157e:	691b      	ldr	r3, [r3, #16]
20001580:	429a      	cmp	r2, r3
20001582:	d109      	bne.n	20001598 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001584:	687b      	ldr	r3, [r7, #4]
20001586:	f04f 0200 	mov.w	r2, #0
2000158a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000158c:	687b      	ldr	r3, [r7, #4]
2000158e:	685b      	ldr	r3, [r3, #4]
20001590:	f04f 0200 	mov.w	r2, #0
20001594:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001598:	f107 071c 	add.w	r7, r7, #28
2000159c:	46bd      	mov	sp, r7
2000159e:	bc80      	pop	{r7}
200015a0:	4770      	bx	lr
200015a2:	bf00      	nop

200015a4 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200015a4:	b580      	push	{r7, lr}
200015a6:	b084      	sub	sp, #16
200015a8:	af00      	add	r7, sp, #0
200015aa:	60f8      	str	r0, [r7, #12]
200015ac:	60b9      	str	r1, [r7, #8]
200015ae:	4613      	mov	r3, r2
200015b0:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015b2:	68fa      	ldr	r2, [r7, #12]
200015b4:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200015b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015bc:	429a      	cmp	r2, r3
200015be:	d007      	beq.n	200015d0 <MSS_UART_set_rx_handler+0x2c>
200015c0:	68fa      	ldr	r2, [r7, #12]
200015c2:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ca:	429a      	cmp	r2, r3
200015cc:	d000      	beq.n	200015d0 <MSS_UART_set_rx_handler+0x2c>
200015ce:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200015d0:	68bb      	ldr	r3, [r7, #8]
200015d2:	2b00      	cmp	r3, #0
200015d4:	d100      	bne.n	200015d8 <MSS_UART_set_rx_handler+0x34>
200015d6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200015d8:	79fb      	ldrb	r3, [r7, #7]
200015da:	2bc0      	cmp	r3, #192	; 0xc0
200015dc:	d900      	bls.n	200015e0 <MSS_UART_set_rx_handler+0x3c>
200015de:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200015e0:	68fa      	ldr	r2, [r7, #12]
200015e2:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200015e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ea:	429a      	cmp	r2, r3
200015ec:	d006      	beq.n	200015fc <MSS_UART_set_rx_handler+0x58>
200015ee:	68fa      	ldr	r2, [r7, #12]
200015f0:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200015f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f8:	429a      	cmp	r2, r3
200015fa:	d123      	bne.n	20001644 <MSS_UART_set_rx_handler+0xa0>
200015fc:	68bb      	ldr	r3, [r7, #8]
200015fe:	2b00      	cmp	r3, #0
20001600:	d020      	beq.n	20001644 <MSS_UART_set_rx_handler+0xa0>
20001602:	79fb      	ldrb	r3, [r7, #7]
20001604:	2bc0      	cmp	r3, #192	; 0xc0
20001606:	d81d      	bhi.n	20001644 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001608:	68fb      	ldr	r3, [r7, #12]
2000160a:	68ba      	ldr	r2, [r7, #8]
2000160c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
2000160e:	68fb      	ldr	r3, [r7, #12]
20001610:	681a      	ldr	r2, [r3, #0]
20001612:	79fb      	ldrb	r3, [r7, #7]
20001614:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001618:	f043 030a 	orr.w	r3, r3, #10
2000161c:	b2db      	uxtb	r3, r3
2000161e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001620:	68fb      	ldr	r3, [r7, #12]
20001622:	891b      	ldrh	r3, [r3, #8]
20001624:	b21b      	sxth	r3, r3
20001626:	4618      	mov	r0, r3
20001628:	f7ff fb20 	bl	20000c6c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
2000162c:	68fb      	ldr	r3, [r7, #12]
2000162e:	685b      	ldr	r3, [r3, #4]
20001630:	f04f 0201 	mov.w	r2, #1
20001634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001638:	68fb      	ldr	r3, [r7, #12]
2000163a:	891b      	ldrh	r3, [r3, #8]
2000163c:	b21b      	sxth	r3, r3
2000163e:	4618      	mov	r0, r3
20001640:	f7ff fada 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
20001644:	f107 0710 	add.w	r7, r7, #16
20001648:	46bd      	mov	sp, r7
2000164a:	bd80      	pop	{r7, pc}

2000164c <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
2000164c:	b480      	push	{r7}
2000164e:	b083      	sub	sp, #12
20001650:	af00      	add	r7, sp, #0
20001652:	6078      	str	r0, [r7, #4]
20001654:	460b      	mov	r3, r1
20001656:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001658:	687a      	ldr	r2, [r7, #4]
2000165a:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001662:	429a      	cmp	r2, r3
20001664:	d007      	beq.n	20001676 <MSS_UART_set_loopback+0x2a>
20001666:	687a      	ldr	r2, [r7, #4]
20001668:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000166c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001670:	429a      	cmp	r2, r3
20001672:	d000      	beq.n	20001676 <MSS_UART_set_loopback+0x2a>
20001674:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001676:	687a      	ldr	r2, [r7, #4]
20001678:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001680:	429a      	cmp	r2, r3
20001682:	d006      	beq.n	20001692 <MSS_UART_set_loopback+0x46>
20001684:	687a      	ldr	r2, [r7, #4]
20001686:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000168a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000168e:	429a      	cmp	r2, r3
20001690:	d10f      	bne.n	200016b2 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001692:	78fb      	ldrb	r3, [r7, #3]
20001694:	2b00      	cmp	r3, #0
20001696:	d106      	bne.n	200016a6 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001698:	687b      	ldr	r3, [r7, #4]
2000169a:	685b      	ldr	r3, [r3, #4]
2000169c:	f04f 0200 	mov.w	r2, #0
200016a0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200016a4:	e005      	b.n	200016b2 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
200016a6:	687b      	ldr	r3, [r7, #4]
200016a8:	685b      	ldr	r3, [r3, #4]
200016aa:	f04f 0201 	mov.w	r2, #1
200016ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
200016b2:	f107 070c 	add.w	r7, r7, #12
200016b6:	46bd      	mov	sp, r7
200016b8:	bc80      	pop	{r7}
200016ba:	4770      	bx	lr

200016bc <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200016bc:	4668      	mov	r0, sp
200016be:	f020 0107 	bic.w	r1, r0, #7
200016c2:	468d      	mov	sp, r1
200016c4:	b589      	push	{r0, r3, r7, lr}
200016c6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200016c8:	f24a 00f8 	movw	r0, #41208	; 0xa0f8
200016cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016d0:	f7ff fe56 	bl	20001380 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200016d4:	f04f 000a 	mov.w	r0, #10
200016d8:	f7ff fac8 	bl	20000c6c <NVIC_ClearPendingIRQ>
}
200016dc:	46bd      	mov	sp, r7
200016de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200016e2:	4685      	mov	sp, r0
200016e4:	4770      	bx	lr
200016e6:	bf00      	nop

200016e8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200016e8:	4668      	mov	r0, sp
200016ea:	f020 0107 	bic.w	r1, r0, #7
200016ee:	468d      	mov	sp, r1
200016f0:	b589      	push	{r0, r3, r7, lr}
200016f2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200016f4:	f24a 00d0 	movw	r0, #41168	; 0xa0d0
200016f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016fc:	f7ff fe40 	bl	20001380 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001700:	f04f 000b 	mov.w	r0, #11
20001704:	f7ff fab2 	bl	20000c6c <NVIC_ClearPendingIRQ>
}
20001708:	46bd      	mov	sp, r7
2000170a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000170e:	4685      	mov	sp, r0
20001710:	4770      	bx	lr
20001712:	bf00      	nop

20001714 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001714:	b580      	push	{r7, lr}
20001716:	b082      	sub	sp, #8
20001718:	af00      	add	r7, sp, #0
2000171a:	6078      	str	r0, [r7, #4]
2000171c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000171e:	687a      	ldr	r2, [r7, #4]
20001720:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001728:	429a      	cmp	r2, r3
2000172a:	d007      	beq.n	2000173c <MSS_UART_set_rxstatus_handler+0x28>
2000172c:	687a      	ldr	r2, [r7, #4]
2000172e:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001736:	429a      	cmp	r2, r3
20001738:	d000      	beq.n	2000173c <MSS_UART_set_rxstatus_handler+0x28>
2000173a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
2000173c:	683b      	ldr	r3, [r7, #0]
2000173e:	2b00      	cmp	r3, #0
20001740:	d100      	bne.n	20001744 <MSS_UART_set_rxstatus_handler+0x30>
20001742:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001744:	687a      	ldr	r2, [r7, #4]
20001746:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000174a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174e:	429a      	cmp	r2, r3
20001750:	d006      	beq.n	20001760 <MSS_UART_set_rxstatus_handler+0x4c>
20001752:	687a      	ldr	r2, [r7, #4]
20001754:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175c:	429a      	cmp	r2, r3
2000175e:	d117      	bne.n	20001790 <MSS_UART_set_rxstatus_handler+0x7c>
20001760:	683b      	ldr	r3, [r7, #0]
20001762:	2b00      	cmp	r3, #0
20001764:	d014      	beq.n	20001790 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001766:	687b      	ldr	r3, [r7, #4]
20001768:	683a      	ldr	r2, [r7, #0]
2000176a:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000176c:	687b      	ldr	r3, [r7, #4]
2000176e:	891b      	ldrh	r3, [r3, #8]
20001770:	b21b      	sxth	r3, r3
20001772:	4618      	mov	r0, r3
20001774:	f7ff fa7a 	bl	20000c6c <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001778:	687b      	ldr	r3, [r7, #4]
2000177a:	685b      	ldr	r3, [r3, #4]
2000177c:	f04f 0201 	mov.w	r2, #1
20001780:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	891b      	ldrh	r3, [r3, #8]
20001788:	b21b      	sxth	r3, r3
2000178a:	4618      	mov	r0, r3
2000178c:	f7ff fa34 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
20001790:	f107 0708 	add.w	r7, r7, #8
20001794:	46bd      	mov	sp, r7
20001796:	bd80      	pop	{r7, pc}

20001798 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001798:	b580      	push	{r7, lr}
2000179a:	b082      	sub	sp, #8
2000179c:	af00      	add	r7, sp, #0
2000179e:	6078      	str	r0, [r7, #4]
200017a0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017a2:	687a      	ldr	r2, [r7, #4]
200017a4:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200017a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ac:	429a      	cmp	r2, r3
200017ae:	d007      	beq.n	200017c0 <MSS_UART_set_tx_handler+0x28>
200017b0:	687a      	ldr	r2, [r7, #4]
200017b2:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200017b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ba:	429a      	cmp	r2, r3
200017bc:	d000      	beq.n	200017c0 <MSS_UART_set_tx_handler+0x28>
200017be:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200017c0:	683b      	ldr	r3, [r7, #0]
200017c2:	2b00      	cmp	r3, #0
200017c4:	d100      	bne.n	200017c8 <MSS_UART_set_tx_handler+0x30>
200017c6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200017c8:	687a      	ldr	r2, [r7, #4]
200017ca:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200017ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017d2:	429a      	cmp	r2, r3
200017d4:	d006      	beq.n	200017e4 <MSS_UART_set_tx_handler+0x4c>
200017d6:	687a      	ldr	r2, [r7, #4]
200017d8:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200017dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017e0:	429a      	cmp	r2, r3
200017e2:	d11f      	bne.n	20001824 <MSS_UART_set_tx_handler+0x8c>
200017e4:	683b      	ldr	r3, [r7, #0]
200017e6:	2b00      	cmp	r3, #0
200017e8:	d01c      	beq.n	20001824 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
200017ea:	687b      	ldr	r3, [r7, #4]
200017ec:	683a      	ldr	r2, [r7, #0]
200017ee:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
200017f0:	687b      	ldr	r3, [r7, #4]
200017f2:	f04f 0200 	mov.w	r2, #0
200017f6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
200017f8:	687b      	ldr	r3, [r7, #4]
200017fa:	f04f 0200 	mov.w	r2, #0
200017fe:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001800:	687b      	ldr	r3, [r7, #4]
20001802:	891b      	ldrh	r3, [r3, #8]
20001804:	b21b      	sxth	r3, r3
20001806:	4618      	mov	r0, r3
20001808:	f7ff fa30 	bl	20000c6c <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
2000180c:	687b      	ldr	r3, [r7, #4]
2000180e:	685b      	ldr	r3, [r3, #4]
20001810:	f04f 0201 	mov.w	r2, #1
20001814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001818:	687b      	ldr	r3, [r7, #4]
2000181a:	891b      	ldrh	r3, [r3, #8]
2000181c:	b21b      	sxth	r3, r3
2000181e:	4618      	mov	r0, r3
20001820:	f7ff f9ea 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
20001824:	f107 0708 	add.w	r7, r7, #8
20001828:	46bd      	mov	sp, r7
2000182a:	bd80      	pop	{r7, pc}

2000182c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
2000182c:	b580      	push	{r7, lr}
2000182e:	b082      	sub	sp, #8
20001830:	af00      	add	r7, sp, #0
20001832:	6078      	str	r0, [r7, #4]
20001834:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001836:	687a      	ldr	r2, [r7, #4]
20001838:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
2000183c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001840:	429a      	cmp	r2, r3
20001842:	d007      	beq.n	20001854 <MSS_UART_set_modemstatus_handler+0x28>
20001844:	687a      	ldr	r2, [r7, #4]
20001846:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184e:	429a      	cmp	r2, r3
20001850:	d000      	beq.n	20001854 <MSS_UART_set_modemstatus_handler+0x28>
20001852:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001854:	683b      	ldr	r3, [r7, #0]
20001856:	2b00      	cmp	r3, #0
20001858:	d100      	bne.n	2000185c <MSS_UART_set_modemstatus_handler+0x30>
2000185a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000185c:	687a      	ldr	r2, [r7, #4]
2000185e:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001862:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001866:	429a      	cmp	r2, r3
20001868:	d006      	beq.n	20001878 <MSS_UART_set_modemstatus_handler+0x4c>
2000186a:	687a      	ldr	r2, [r7, #4]
2000186c:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001874:	429a      	cmp	r2, r3
20001876:	d117      	bne.n	200018a8 <MSS_UART_set_modemstatus_handler+0x7c>
20001878:	683b      	ldr	r3, [r7, #0]
2000187a:	2b00      	cmp	r3, #0
2000187c:	d014      	beq.n	200018a8 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
2000187e:	687b      	ldr	r3, [r7, #4]
20001880:	683a      	ldr	r2, [r7, #0]
20001882:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001884:	687b      	ldr	r3, [r7, #4]
20001886:	891b      	ldrh	r3, [r3, #8]
20001888:	b21b      	sxth	r3, r3
2000188a:	4618      	mov	r0, r3
2000188c:	f7ff f9ee 	bl	20000c6c <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001890:	687b      	ldr	r3, [r7, #4]
20001892:	685b      	ldr	r3, [r3, #4]
20001894:	f04f 0201 	mov.w	r2, #1
20001898:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000189c:	687b      	ldr	r3, [r7, #4]
2000189e:	891b      	ldrh	r3, [r3, #8]
200018a0:	b21b      	sxth	r3, r3
200018a2:	4618      	mov	r0, r3
200018a4:	f7ff f9a8 	bl	20000bf8 <NVIC_EnableIRQ>
    }
}
200018a8:	f107 0708 	add.w	r7, r7, #8
200018ac:	46bd      	mov	sp, r7
200018ae:	bd80      	pop	{r7, pc}

200018b0 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
200018b0:	b480      	push	{r7}
200018b2:	b089      	sub	sp, #36	; 0x24
200018b4:	af00      	add	r7, sp, #0
200018b6:	60f8      	str	r0, [r7, #12]
200018b8:	60b9      	str	r1, [r7, #8]
200018ba:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
200018bc:	f04f 0300 	mov.w	r3, #0
200018c0:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
200018c2:	f04f 0300 	mov.w	r3, #0
200018c6:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018c8:	68fa      	ldr	r2, [r7, #12]
200018ca:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200018ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d2:	429a      	cmp	r2, r3
200018d4:	d007      	beq.n	200018e6 <MSS_UART_fill_tx_fifo+0x36>
200018d6:	68fa      	ldr	r2, [r7, #12]
200018d8:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200018dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e0:	429a      	cmp	r2, r3
200018e2:	d000      	beq.n	200018e6 <MSS_UART_fill_tx_fifo+0x36>
200018e4:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
200018e6:	68bb      	ldr	r3, [r7, #8]
200018e8:	2b00      	cmp	r3, #0
200018ea:	d100      	bne.n	200018ee <MSS_UART_fill_tx_fifo+0x3e>
200018ec:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
200018ee:	687b      	ldr	r3, [r7, #4]
200018f0:	2b00      	cmp	r3, #0
200018f2:	d100      	bne.n	200018f6 <MSS_UART_fill_tx_fifo+0x46>
200018f4:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200018f6:	68fa      	ldr	r2, [r7, #12]
200018f8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200018fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001900:	429a      	cmp	r2, r3
20001902:	d006      	beq.n	20001912 <MSS_UART_fill_tx_fifo+0x62>
20001904:	68fa      	ldr	r2, [r7, #12]
20001906:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
2000190a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000190e:	429a      	cmp	r2, r3
20001910:	d131      	bne.n	20001976 <MSS_UART_fill_tx_fifo+0xc6>
20001912:	68bb      	ldr	r3, [r7, #8]
20001914:	2b00      	cmp	r3, #0
20001916:	d02e      	beq.n	20001976 <MSS_UART_fill_tx_fifo+0xc6>
20001918:	687b      	ldr	r3, [r7, #4]
2000191a:	2b00      	cmp	r3, #0
2000191c:	d02b      	beq.n	20001976 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
2000191e:	68fb      	ldr	r3, [r7, #12]
20001920:	681b      	ldr	r3, [r3, #0]
20001922:	7d1b      	ldrb	r3, [r3, #20]
20001924:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001926:	68fb      	ldr	r3, [r7, #12]
20001928:	7a9a      	ldrb	r2, [r3, #10]
2000192a:	7dfb      	ldrb	r3, [r7, #23]
2000192c:	ea42 0303 	orr.w	r3, r2, r3
20001930:	b2da      	uxtb	r2, r3
20001932:	68fb      	ldr	r3, [r7, #12]
20001934:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
20001936:	7dfb      	ldrb	r3, [r7, #23]
20001938:	f003 0320 	and.w	r3, r3, #32
2000193c:	2b00      	cmp	r3, #0
2000193e:	d01a      	beq.n	20001976 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
20001940:	f04f 0310 	mov.w	r3, #16
20001944:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
20001946:	687b      	ldr	r3, [r7, #4]
20001948:	2b0f      	cmp	r3, #15
2000194a:	d801      	bhi.n	20001950 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
2000194c:	687b      	ldr	r3, [r7, #4]
2000194e:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001950:	f04f 0300 	mov.w	r3, #0
20001954:	61bb      	str	r3, [r7, #24]
20001956:	e00a      	b.n	2000196e <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001958:	68fb      	ldr	r3, [r7, #12]
2000195a:	681b      	ldr	r3, [r3, #0]
2000195c:	68b9      	ldr	r1, [r7, #8]
2000195e:	69ba      	ldr	r2, [r7, #24]
20001960:	440a      	add	r2, r1
20001962:	7812      	ldrb	r2, [r2, #0]
20001964:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001966:	69bb      	ldr	r3, [r7, #24]
20001968:	f103 0301 	add.w	r3, r3, #1
2000196c:	61bb      	str	r3, [r7, #24]
2000196e:	69ba      	ldr	r2, [r7, #24]
20001970:	69fb      	ldr	r3, [r7, #28]
20001972:	429a      	cmp	r2, r3
20001974:	d3f0      	bcc.n	20001958 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
20001976:	69bb      	ldr	r3, [r7, #24]
}
20001978:	4618      	mov	r0, r3
2000197a:	f107 0724 	add.w	r7, r7, #36	; 0x24
2000197e:	46bd      	mov	sp, r7
20001980:	bc80      	pop	{r7}
20001982:	4770      	bx	lr

20001984 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001984:	b480      	push	{r7}
20001986:	b085      	sub	sp, #20
20001988:	af00      	add	r7, sp, #0
2000198a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
2000198c:	f04f 33ff 	mov.w	r3, #4294967295
20001990:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001992:	687a      	ldr	r2, [r7, #4]
20001994:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000199c:	429a      	cmp	r2, r3
2000199e:	d007      	beq.n	200019b0 <MSS_UART_get_rx_status+0x2c>
200019a0:	687a      	ldr	r2, [r7, #4]
200019a2:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200019a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019aa:	429a      	cmp	r2, r3
200019ac:	d000      	beq.n	200019b0 <MSS_UART_get_rx_status+0x2c>
200019ae:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200019b0:	687a      	ldr	r2, [r7, #4]
200019b2:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
200019b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ba:	429a      	cmp	r2, r3
200019bc:	d006      	beq.n	200019cc <MSS_UART_get_rx_status+0x48>
200019be:	687a      	ldr	r2, [r7, #4]
200019c0:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200019c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019c8:	429a      	cmp	r2, r3
200019ca:	d113      	bne.n	200019f4 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
200019cc:	687b      	ldr	r3, [r7, #4]
200019ce:	7a9a      	ldrb	r2, [r3, #10]
200019d0:	687b      	ldr	r3, [r7, #4]
200019d2:	681b      	ldr	r3, [r3, #0]
200019d4:	7d1b      	ldrb	r3, [r3, #20]
200019d6:	b2db      	uxtb	r3, r3
200019d8:	ea42 0303 	orr.w	r3, r2, r3
200019dc:	b2da      	uxtb	r2, r3
200019de:	687b      	ldr	r3, [r7, #4]
200019e0:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
200019e2:	687b      	ldr	r3, [r7, #4]
200019e4:	7a9b      	ldrb	r3, [r3, #10]
200019e6:	f023 0361 	bic.w	r3, r3, #97	; 0x61
200019ea:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
200019ec:	687b      	ldr	r3, [r7, #4]
200019ee:	f04f 0200 	mov.w	r2, #0
200019f2:	729a      	strb	r2, [r3, #10]
    }
    return status;
200019f4:	7bfb      	ldrb	r3, [r7, #15]
}
200019f6:	4618      	mov	r0, r3
200019f8:	f107 0714 	add.w	r7, r7, #20
200019fc:	46bd      	mov	sp, r7
200019fe:	bc80      	pop	{r7}
20001a00:	4770      	bx	lr
20001a02:	bf00      	nop

20001a04 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
20001a04:	b480      	push	{r7}
20001a06:	b085      	sub	sp, #20
20001a08:	af00      	add	r7, sp, #0
20001a0a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
20001a0c:	f04f 33ff 	mov.w	r3, #4294967295
20001a10:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a12:	687a      	ldr	r2, [r7, #4]
20001a14:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a1c:	429a      	cmp	r2, r3
20001a1e:	d007      	beq.n	20001a30 <MSS_UART_get_modem_status+0x2c>
20001a20:	687a      	ldr	r2, [r7, #4]
20001a22:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a2a:	429a      	cmp	r2, r3
20001a2c:	d000      	beq.n	20001a30 <MSS_UART_get_modem_status+0x2c>
20001a2e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001a30:	687a      	ldr	r2, [r7, #4]
20001a32:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a3a:	429a      	cmp	r2, r3
20001a3c:	d006      	beq.n	20001a4c <MSS_UART_get_modem_status+0x48>
20001a3e:	687a      	ldr	r2, [r7, #4]
20001a40:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a48:	429a      	cmp	r2, r3
20001a4a:	d103      	bne.n	20001a54 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001a4c:	687b      	ldr	r3, [r7, #4]
20001a4e:	681b      	ldr	r3, [r3, #0]
20001a50:	7e1b      	ldrb	r3, [r3, #24]
20001a52:	73fb      	strb	r3, [r7, #15]
    }
    return status;
20001a54:	7bfb      	ldrb	r3, [r7, #15]
}
20001a56:	4618      	mov	r0, r3
20001a58:	f107 0714 	add.w	r7, r7, #20
20001a5c:	46bd      	mov	sp, r7
20001a5e:	bc80      	pop	{r7}
20001a60:	4770      	bx	lr
20001a62:	bf00      	nop

20001a64 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
20001a64:	b480      	push	{r7}
20001a66:	b085      	sub	sp, #20
20001a68:	af00      	add	r7, sp, #0
20001a6a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
20001a6c:	f04f 0300 	mov.w	r3, #0
20001a70:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a72:	687a      	ldr	r2, [r7, #4]
20001a74:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a7c:	429a      	cmp	r2, r3
20001a7e:	d007      	beq.n	20001a90 <MSS_UART_get_tx_status+0x2c>
20001a80:	687a      	ldr	r2, [r7, #4]
20001a82:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a8a:	429a      	cmp	r2, r3
20001a8c:	d000      	beq.n	20001a90 <MSS_UART_get_tx_status+0x2c>
20001a8e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001a90:	687a      	ldr	r2, [r7, #4]
20001a92:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
20001a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a9a:	429a      	cmp	r2, r3
20001a9c:	d006      	beq.n	20001aac <MSS_UART_get_tx_status+0x48>
20001a9e:	687a      	ldr	r2, [r7, #4]
20001aa0:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
20001aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa8:	429a      	cmp	r2, r3
20001aaa:	d10f      	bne.n	20001acc <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001aac:	687b      	ldr	r3, [r7, #4]
20001aae:	681b      	ldr	r3, [r3, #0]
20001ab0:	7d1b      	ldrb	r3, [r3, #20]
20001ab2:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	7a9a      	ldrb	r2, [r3, #10]
20001ab8:	7bfb      	ldrb	r3, [r7, #15]
20001aba:	ea42 0303 	orr.w	r3, r2, r3
20001abe:	b2da      	uxtb	r2, r3
20001ac0:	687b      	ldr	r3, [r7, #4]
20001ac2:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001ac4:	7bfb      	ldrb	r3, [r7, #15]
20001ac6:	f003 0360 	and.w	r3, r3, #96	; 0x60
20001aca:	73fb      	strb	r3, [r7, #15]
    }
    return status;
20001acc:	7bfb      	ldrb	r3, [r7, #15]
}
20001ace:	4618      	mov	r0, r3
20001ad0:	f107 0714 	add.w	r7, r7, #20
20001ad4:	46bd      	mov	sp, r7
20001ad6:	bc80      	pop	{r7}
20001ad8:	4770      	bx	lr
20001ada:	bf00      	nop

20001adc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001adc:	b480      	push	{r7}
20001ade:	b083      	sub	sp, #12
20001ae0:	af00      	add	r7, sp, #0
20001ae2:	4603      	mov	r3, r0
20001ae4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001ae6:	f24e 1300 	movw	r3, #57600	; 0xe100
20001aea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001aee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001af2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001af6:	88f9      	ldrh	r1, [r7, #6]
20001af8:	f001 011f 	and.w	r1, r1, #31
20001afc:	f04f 0001 	mov.w	r0, #1
20001b00:	fa00 f101 	lsl.w	r1, r0, r1
20001b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001b08:	f107 070c 	add.w	r7, r7, #12
20001b0c:	46bd      	mov	sp, r7
20001b0e:	bc80      	pop	{r7}
20001b10:	4770      	bx	lr
20001b12:	bf00      	nop

20001b14 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001b14:	b480      	push	{r7}
20001b16:	b083      	sub	sp, #12
20001b18:	af00      	add	r7, sp, #0
20001b1a:	4603      	mov	r3, r0
20001b1c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001b1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001b22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001b26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001b2a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001b2e:	88f9      	ldrh	r1, [r7, #6]
20001b30:	f001 011f 	and.w	r1, r1, #31
20001b34:	f04f 0001 	mov.w	r0, #1
20001b38:	fa00 f101 	lsl.w	r1, r0, r1
20001b3c:	f102 0220 	add.w	r2, r2, #32
20001b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001b44:	f107 070c 	add.w	r7, r7, #12
20001b48:	46bd      	mov	sp, r7
20001b4a:	bc80      	pop	{r7}
20001b4c:	4770      	bx	lr
20001b4e:	bf00      	nop

20001b50 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001b50:	b480      	push	{r7}
20001b52:	b083      	sub	sp, #12
20001b54:	af00      	add	r7, sp, #0
20001b56:	4603      	mov	r3, r0
20001b58:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001b5a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001b5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001b62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001b66:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001b6a:	88f9      	ldrh	r1, [r7, #6]
20001b6c:	f001 011f 	and.w	r1, r1, #31
20001b70:	f04f 0001 	mov.w	r0, #1
20001b74:	fa00 f101 	lsl.w	r1, r0, r1
20001b78:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001b7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001b80:	f107 070c 	add.w	r7, r7, #12
20001b84:	46bd      	mov	sp, r7
20001b86:	bc80      	pop	{r7}
20001b88:	4770      	bx	lr
20001b8a:	bf00      	nop

20001b8c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20001b8c:	b580      	push	{r7, lr}
20001b8e:	b084      	sub	sp, #16
20001b90:	af00      	add	r7, sp, #0
20001b92:	6078      	str	r0, [r7, #4]
20001b94:	4613      	mov	r3, r2
20001b96:	460a      	mov	r2, r1
20001b98:	70fa      	strb	r2, [r7, #3]
20001b9a:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
20001b9c:	78bb      	ldrb	r3, [r7, #2]
20001b9e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001ba0:	687a      	ldr	r2, [r7, #4]
20001ba2:	f24a 1320 	movw	r3, #41248	; 0xa120
20001ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001baa:	429a      	cmp	r2, r3
20001bac:	d007      	beq.n	20001bbe <MSS_I2C_init+0x32>
20001bae:	687a      	ldr	r2, [r7, #4]
20001bb0:	f24a 1394 	movw	r3, #41364	; 0xa194
20001bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb8:	429a      	cmp	r2, r3
20001bba:	d000      	beq.n	20001bbe <MSS_I2C_init+0x32>
20001bbc:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20001bbe:	f001 f98f 	bl	20002ee0 <disable_interrupts>
20001bc2:	4603      	mov	r3, r0
20001bc4:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20001bc6:	6878      	ldr	r0, [r7, #4]
20001bc8:	f04f 0100 	mov.w	r1, #0
20001bcc:	f04f 0274 	mov.w	r2, #116	; 0x74
20001bd0:	f001 fc66 	bl	200034a0 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
20001bd4:	687a      	ldr	r2, [r7, #4]
20001bd6:	f24a 1320 	movw	r3, #41248	; 0xa120
20001bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bde:	429a      	cmp	r2, r3
20001be0:	d12c      	bne.n	20001c3c <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
20001be2:	687b      	ldr	r3, [r7, #4]
20001be4:	f04f 020e 	mov.w	r2, #14
20001be8:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
20001bea:	687a      	ldr	r2, [r7, #4]
20001bec:	f242 0300 	movw	r3, #8192	; 0x2000
20001bf0:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001bf4:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20001bf6:	687a      	ldr	r2, [r7, #4]
20001bf8:	f240 0300 	movw	r3, #0
20001bfc:	f2c4 2304 	movt	r3, #16900	; 0x4204
20001c00:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20001c02:	f242 0300 	movw	r3, #8192	; 0x2000
20001c06:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c0a:	f242 0200 	movw	r2, #8192	; 0x2000
20001c0e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c12:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20001c18:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
20001c1a:	f04f 000e 	mov.w	r0, #14
20001c1e:	f7ff ff97 	bl	20001b50 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20001c22:	f242 0300 	movw	r3, #8192	; 0x2000
20001c26:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c2a:	f242 0200 	movw	r2, #8192	; 0x2000
20001c2e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c32:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20001c38:	631a      	str	r2, [r3, #48]	; 0x30
20001c3a:	e02b      	b.n	20001c94 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20001c3c:	687b      	ldr	r3, [r7, #4]
20001c3e:	f04f 0211 	mov.w	r2, #17
20001c42:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
20001c44:	687a      	ldr	r2, [r7, #4]
20001c46:	f242 0300 	movw	r3, #8192	; 0x2000
20001c4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001c4e:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20001c50:	687a      	ldr	r2, [r7, #4]
20001c52:	f240 0300 	movw	r3, #0
20001c56:	f2c4 2324 	movt	r3, #16932	; 0x4224
20001c5a:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20001c5c:	f242 0300 	movw	r3, #8192	; 0x2000
20001c60:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c64:	f242 0200 	movw	r2, #8192	; 0x2000
20001c68:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20001c72:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
20001c74:	f04f 0011 	mov.w	r0, #17
20001c78:	f7ff ff6a 	bl	20001b50 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20001c7c:	f242 0300 	movw	r3, #8192	; 0x2000
20001c80:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c84:	f242 0200 	movw	r2, #8192	; 0x2000
20001c88:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20001c92:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20001c94:	687b      	ldr	r3, [r7, #4]
20001c96:	699b      	ldr	r3, [r3, #24]
20001c98:	461a      	mov	r2, r3
20001c9a:	687b      	ldr	r3, [r7, #4]
20001c9c:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20001c9e:	78fb      	ldrb	r3, [r7, #3]
20001ca0:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001ca4:	687b      	ldr	r3, [r7, #4]
20001ca6:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20001ca8:	687b      	ldr	r3, [r7, #4]
20001caa:	699b      	ldr	r3, [r3, #24]
20001cac:	68fa      	ldr	r2, [r7, #12]
20001cae:	ea4f 0292 	mov.w	r2, r2, lsr #2
20001cb2:	f002 0201 	and.w	r2, r2, #1
20001cb6:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20001cb8:	687b      	ldr	r3, [r7, #4]
20001cba:	699b      	ldr	r3, [r3, #24]
20001cbc:	68fa      	ldr	r2, [r7, #12]
20001cbe:	ea4f 0252 	mov.w	r2, r2, lsr #1
20001cc2:	f002 0201 	and.w	r2, r2, #1
20001cc6:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20001cc8:	687b      	ldr	r3, [r7, #4]
20001cca:	699b      	ldr	r3, [r3, #24]
20001ccc:	68fa      	ldr	r2, [r7, #12]
20001cce:	f002 0201 	and.w	r2, r2, #1
20001cd2:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20001cd4:	687b      	ldr	r3, [r7, #4]
20001cd6:	695b      	ldr	r3, [r3, #20]
20001cd8:	687a      	ldr	r2, [r7, #4]
20001cda:	6812      	ldr	r2, [r2, #0]
20001cdc:	b2d2      	uxtb	r2, r2
20001cde:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20001ce0:	687b      	ldr	r3, [r7, #4]
20001ce2:	699b      	ldr	r3, [r3, #24]
20001ce4:	f04f 0201 	mov.w	r2, #1
20001ce8:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20001cea:	68b8      	ldr	r0, [r7, #8]
20001cec:	f001 f90a 	bl	20002f04 <restore_interrupts>
}
20001cf0:	f107 0710 	add.w	r7, r7, #16
20001cf4:	46bd      	mov	sp, r7
20001cf6:	bd80      	pop	{r7, pc}

20001cf8 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20001cf8:	b580      	push	{r7, lr}
20001cfa:	b086      	sub	sp, #24
20001cfc:	af00      	add	r7, sp, #0
20001cfe:	60f8      	str	r0, [r7, #12]
20001d00:	607a      	str	r2, [r7, #4]
20001d02:	460a      	mov	r2, r1
20001d04:	72fa      	strb	r2, [r7, #11]
20001d06:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001d08:	68fa      	ldr	r2, [r7, #12]
20001d0a:	f24a 1320 	movw	r3, #41248	; 0xa120
20001d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d12:	429a      	cmp	r2, r3
20001d14:	d007      	beq.n	20001d26 <MSS_I2C_write+0x2e>
20001d16:	68fa      	ldr	r2, [r7, #12]
20001d18:	f24a 1394 	movw	r3, #41364	; 0xa194
20001d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d20:	429a      	cmp	r2, r3
20001d22:	d000      	beq.n	20001d26 <MSS_I2C_write+0x2e>
20001d24:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001d26:	f001 f8db 	bl	20002ee0 <disable_interrupts>
20001d2a:	4603      	mov	r3, r0
20001d2c:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001d2e:	68fb      	ldr	r3, [r7, #12]
20001d30:	7a1b      	ldrb	r3, [r3, #8]
20001d32:	2b00      	cmp	r3, #0
20001d34:	d103      	bne.n	20001d3e <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20001d36:	68fb      	ldr	r3, [r7, #12]
20001d38:	f04f 0201 	mov.w	r2, #1
20001d3c:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20001d3e:	68fb      	ldr	r3, [r7, #12]
20001d40:	f04f 0201 	mov.w	r2, #1
20001d44:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001d48:	7afb      	ldrb	r3, [r7, #11]
20001d4a:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001d4e:	68fb      	ldr	r3, [r7, #12]
20001d50:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
20001d52:	68fb      	ldr	r3, [r7, #12]
20001d54:	f04f 0200 	mov.w	r2, #0
20001d58:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20001d5a:	68fb      	ldr	r3, [r7, #12]
20001d5c:	687a      	ldr	r2, [r7, #4]
20001d5e:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
20001d60:	887a      	ldrh	r2, [r7, #2]
20001d62:	68fb      	ldr	r3, [r7, #12]
20001d64:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20001d66:	68fb      	ldr	r3, [r7, #12]
20001d68:	f04f 0200 	mov.w	r2, #0
20001d6c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001d6e:	68fb      	ldr	r3, [r7, #12]
20001d70:	f04f 0201 	mov.w	r2, #1
20001d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20001d78:	68fb      	ldr	r3, [r7, #12]
20001d7a:	f897 2020 	ldrb.w	r2, [r7, #32]
20001d7e:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001d80:	68fb      	ldr	r3, [r7, #12]
20001d82:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001d86:	b2db      	uxtb	r3, r3
20001d88:	2b01      	cmp	r3, #1
20001d8a:	d105      	bne.n	20001d98 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001d8c:	68fb      	ldr	r3, [r7, #12]
20001d8e:	f04f 0201 	mov.w	r2, #1
20001d92:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001d96:	e004      	b.n	20001da2 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001d98:	68fb      	ldr	r3, [r7, #12]
20001d9a:	699b      	ldr	r3, [r3, #24]
20001d9c:	f04f 0201 	mov.w	r2, #1
20001da0:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001da2:	68fb      	ldr	r3, [r7, #12]
20001da4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001da8:	2b01      	cmp	r3, #1
20001daa:	d111      	bne.n	20001dd0 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001dac:	68fb      	ldr	r3, [r7, #12]
20001dae:	699b      	ldr	r3, [r3, #24]
20001db0:	f04f 0200 	mov.w	r2, #0
20001db4:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001db6:	68fb      	ldr	r3, [r7, #12]
20001db8:	695b      	ldr	r3, [r3, #20]
20001dba:	791b      	ldrb	r3, [r3, #4]
20001dbc:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001dbe:	7cfb      	ldrb	r3, [r7, #19]
20001dc0:	b2db      	uxtb	r3, r3
20001dc2:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001dc4:	68fb      	ldr	r3, [r7, #12]
20001dc6:	8a5b      	ldrh	r3, [r3, #18]
20001dc8:	b21b      	sxth	r3, r3
20001dca:	4618      	mov	r0, r3
20001dcc:	f7ff fec0 	bl	20001b50 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20001dd0:	68fb      	ldr	r3, [r7, #12]
20001dd2:	8a5b      	ldrh	r3, [r3, #18]
20001dd4:	b21b      	sxth	r3, r3
20001dd6:	4618      	mov	r0, r3
20001dd8:	f7ff fe80 	bl	20001adc <NVIC_EnableIRQ>

    restore_interrupts( primask );
20001ddc:	6978      	ldr	r0, [r7, #20]
20001dde:	f001 f891 	bl	20002f04 <restore_interrupts>
}
20001de2:	f107 0718 	add.w	r7, r7, #24
20001de6:	46bd      	mov	sp, r7
20001de8:	bd80      	pop	{r7, pc}
20001dea:	bf00      	nop

20001dec <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20001dec:	b580      	push	{r7, lr}
20001dee:	b086      	sub	sp, #24
20001df0:	af00      	add	r7, sp, #0
20001df2:	60f8      	str	r0, [r7, #12]
20001df4:	607a      	str	r2, [r7, #4]
20001df6:	460a      	mov	r2, r1
20001df8:	72fa      	strb	r2, [r7, #11]
20001dfa:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001dfc:	68fa      	ldr	r2, [r7, #12]
20001dfe:	f24a 1320 	movw	r3, #41248	; 0xa120
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	429a      	cmp	r2, r3
20001e08:	d007      	beq.n	20001e1a <MSS_I2C_read+0x2e>
20001e0a:	68fa      	ldr	r2, [r7, #12]
20001e0c:	f24a 1394 	movw	r3, #41364	; 0xa194
20001e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e14:	429a      	cmp	r2, r3
20001e16:	d000      	beq.n	20001e1a <MSS_I2C_read+0x2e>
20001e18:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001e1a:	f001 f861 	bl	20002ee0 <disable_interrupts>
20001e1e:	4603      	mov	r3, r0
20001e20:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001e22:	68fb      	ldr	r3, [r7, #12]
20001e24:	7a1b      	ldrb	r3, [r3, #8]
20001e26:	2b00      	cmp	r3, #0
20001e28:	d103      	bne.n	20001e32 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20001e2a:	68fb      	ldr	r3, [r7, #12]
20001e2c:	f04f 0202 	mov.w	r2, #2
20001e30:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20001e32:	68fb      	ldr	r3, [r7, #12]
20001e34:	f04f 0202 	mov.w	r2, #2
20001e38:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001e3c:	7afb      	ldrb	r3, [r7, #11]
20001e3e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001e42:	68fb      	ldr	r3, [r7, #12]
20001e44:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
20001e46:	68fb      	ldr	r3, [r7, #12]
20001e48:	f04f 0201 	mov.w	r2, #1
20001e4c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20001e4e:	68fb      	ldr	r3, [r7, #12]
20001e50:	687a      	ldr	r2, [r7, #4]
20001e52:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20001e54:	887a      	ldrh	r2, [r7, #2]
20001e56:	68fb      	ldr	r3, [r7, #12]
20001e58:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20001e5a:	68fb      	ldr	r3, [r7, #12]
20001e5c:	f04f 0200 	mov.w	r2, #0
20001e60:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001e62:	68fb      	ldr	r3, [r7, #12]
20001e64:	f04f 0201 	mov.w	r2, #1
20001e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20001e6c:	68fb      	ldr	r3, [r7, #12]
20001e6e:	f897 2020 	ldrb.w	r2, [r7, #32]
20001e72:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001e74:	68fb      	ldr	r3, [r7, #12]
20001e76:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001e7a:	b2db      	uxtb	r3, r3
20001e7c:	2b01      	cmp	r3, #1
20001e7e:	d105      	bne.n	20001e8c <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001e80:	68fb      	ldr	r3, [r7, #12]
20001e82:	f04f 0201 	mov.w	r2, #1
20001e86:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001e8a:	e004      	b.n	20001e96 <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001e8c:	68fb      	ldr	r3, [r7, #12]
20001e8e:	699b      	ldr	r3, [r3, #24]
20001e90:	f04f 0201 	mov.w	r2, #1
20001e94:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001e96:	68fb      	ldr	r3, [r7, #12]
20001e98:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001e9c:	2b01      	cmp	r3, #1
20001e9e:	d111      	bne.n	20001ec4 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001ea0:	68fb      	ldr	r3, [r7, #12]
20001ea2:	699b      	ldr	r3, [r3, #24]
20001ea4:	f04f 0200 	mov.w	r2, #0
20001ea8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001eaa:	68fb      	ldr	r3, [r7, #12]
20001eac:	695b      	ldr	r3, [r3, #20]
20001eae:	791b      	ldrb	r3, [r3, #4]
20001eb0:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001eb2:	7cfb      	ldrb	r3, [r7, #19]
20001eb4:	b2db      	uxtb	r3, r3
20001eb6:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001eb8:	68fb      	ldr	r3, [r7, #12]
20001eba:	8a5b      	ldrh	r3, [r3, #18]
20001ebc:	b21b      	sxth	r3, r3
20001ebe:	4618      	mov	r0, r3
20001ec0:	f7ff fe46 	bl	20001b50 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20001ec4:	68fb      	ldr	r3, [r7, #12]
20001ec6:	8a5b      	ldrh	r3, [r3, #18]
20001ec8:	b21b      	sxth	r3, r3
20001eca:	4618      	mov	r0, r3
20001ecc:	f7ff fe06 	bl	20001adc <NVIC_EnableIRQ>
    restore_interrupts( primask );
20001ed0:	6978      	ldr	r0, [r7, #20]
20001ed2:	f001 f817 	bl	20002f04 <restore_interrupts>
}
20001ed6:	f107 0718 	add.w	r7, r7, #24
20001eda:	46bd      	mov	sp, r7
20001edc:	bd80      	pop	{r7, pc}
20001ede:	bf00      	nop

20001ee0 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20001ee0:	b580      	push	{r7, lr}
20001ee2:	b086      	sub	sp, #24
20001ee4:	af00      	add	r7, sp, #0
20001ee6:	60f8      	str	r0, [r7, #12]
20001ee8:	607a      	str	r2, [r7, #4]
20001eea:	460a      	mov	r2, r1
20001eec:	72fa      	strb	r2, [r7, #11]
20001eee:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001ef0:	68fa      	ldr	r2, [r7, #12]
20001ef2:	f24a 1320 	movw	r3, #41248	; 0xa120
20001ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001efa:	429a      	cmp	r2, r3
20001efc:	d007      	beq.n	20001f0e <MSS_I2C_write_read+0x2e>
20001efe:	68fa      	ldr	r2, [r7, #12]
20001f00:	f24a 1394 	movw	r3, #41364	; 0xa194
20001f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f08:	429a      	cmp	r2, r3
20001f0a:	d000      	beq.n	20001f0e <MSS_I2C_write_read+0x2e>
20001f0c:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20001f0e:	887b      	ldrh	r3, [r7, #2]
20001f10:	2b00      	cmp	r3, #0
20001f12:	d100      	bne.n	20001f16 <MSS_I2C_write_read+0x36>
20001f14:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	2b00      	cmp	r3, #0
20001f1a:	d100      	bne.n	20001f1e <MSS_I2C_write_read+0x3e>
20001f1c:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20001f1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20001f20:	2b00      	cmp	r3, #0
20001f22:	d100      	bne.n	20001f26 <MSS_I2C_write_read+0x46>
20001f24:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20001f26:	6a3b      	ldr	r3, [r7, #32]
20001f28:	2b00      	cmp	r3, #0
20001f2a:	d100      	bne.n	20001f2e <MSS_I2C_write_read+0x4e>
20001f2c:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20001f2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20001f30:	2b00      	cmp	r3, #0
20001f32:	d06a      	beq.n	2000200a <MSS_I2C_write_read+0x12a>
20001f34:	887b      	ldrh	r3, [r7, #2]
20001f36:	2b00      	cmp	r3, #0
20001f38:	d067      	beq.n	2000200a <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20001f3a:	f000 ffd1 	bl	20002ee0 <disable_interrupts>
20001f3e:	4603      	mov	r3, r0
20001f40:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20001f42:	68fb      	ldr	r3, [r7, #12]
20001f44:	7a1b      	ldrb	r3, [r3, #8]
20001f46:	2b00      	cmp	r3, #0
20001f48:	d103      	bne.n	20001f52 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20001f4a:	68fb      	ldr	r3, [r7, #12]
20001f4c:	f04f 0203 	mov.w	r2, #3
20001f50:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20001f52:	68fb      	ldr	r3, [r7, #12]
20001f54:	f04f 0203 	mov.w	r2, #3
20001f58:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001f5c:	7afb      	ldrb	r3, [r7, #11]
20001f5e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001f62:	68fb      	ldr	r3, [r7, #12]
20001f64:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
20001f66:	68fb      	ldr	r3, [r7, #12]
20001f68:	f04f 0200 	mov.w	r2, #0
20001f6c:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20001f6e:	68fb      	ldr	r3, [r7, #12]
20001f70:	687a      	ldr	r2, [r7, #4]
20001f72:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
20001f74:	887a      	ldrh	r2, [r7, #2]
20001f76:	68fb      	ldr	r3, [r7, #12]
20001f78:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20001f7a:	68fb      	ldr	r3, [r7, #12]
20001f7c:	f04f 0200 	mov.w	r2, #0
20001f80:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
20001f82:	68fb      	ldr	r3, [r7, #12]
20001f84:	6a3a      	ldr	r2, [r7, #32]
20001f86:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20001f88:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20001f8a:	68fb      	ldr	r3, [r7, #12]
20001f8c:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20001f8e:	68fb      	ldr	r3, [r7, #12]
20001f90:	f04f 0200 	mov.w	r2, #0
20001f94:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001f96:	68fb      	ldr	r3, [r7, #12]
20001f98:	f04f 0201 	mov.w	r2, #1
20001f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
20001fa0:	68fb      	ldr	r3, [r7, #12]
20001fa2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20001fa6:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001fa8:	68fb      	ldr	r3, [r7, #12]
20001faa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001fae:	b2db      	uxtb	r3, r3
20001fb0:	2b01      	cmp	r3, #1
20001fb2:	d105      	bne.n	20001fc0 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
20001fb4:	68fb      	ldr	r3, [r7, #12]
20001fb6:	f04f 0201 	mov.w	r2, #1
20001fba:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001fbe:	e004      	b.n	20001fca <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001fc0:	68fb      	ldr	r3, [r7, #12]
20001fc2:	699b      	ldr	r3, [r3, #24]
20001fc4:	f04f 0201 	mov.w	r2, #1
20001fc8:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001fca:	68fb      	ldr	r3, [r7, #12]
20001fcc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001fd0:	2b01      	cmp	r3, #1
20001fd2:	d111      	bne.n	20001ff8 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001fd4:	68fb      	ldr	r3, [r7, #12]
20001fd6:	699b      	ldr	r3, [r3, #24]
20001fd8:	f04f 0200 	mov.w	r2, #0
20001fdc:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20001fde:	68fb      	ldr	r3, [r7, #12]
20001fe0:	695b      	ldr	r3, [r3, #20]
20001fe2:	791b      	ldrb	r3, [r3, #4]
20001fe4:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001fe6:	7cfb      	ldrb	r3, [r7, #19]
20001fe8:	b2db      	uxtb	r3, r3
20001fea:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20001fec:	68fb      	ldr	r3, [r7, #12]
20001fee:	8a5b      	ldrh	r3, [r3, #18]
20001ff0:	b21b      	sxth	r3, r3
20001ff2:	4618      	mov	r0, r3
20001ff4:	f7ff fdac 	bl	20001b50 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20001ff8:	68fb      	ldr	r3, [r7, #12]
20001ffa:	8a5b      	ldrh	r3, [r3, #18]
20001ffc:	b21b      	sxth	r3, r3
20001ffe:	4618      	mov	r0, r3
20002000:	f7ff fd6c 	bl	20001adc <NVIC_EnableIRQ>

        restore_interrupts( primask );
20002004:	6978      	ldr	r0, [r7, #20]
20002006:	f000 ff7d 	bl	20002f04 <restore_interrupts>
    }
}
2000200a:	f107 0718 	add.w	r7, r7, #24
2000200e:	46bd      	mov	sp, r7
20002010:	bd80      	pop	{r7, pc}
20002012:	bf00      	nop

20002014 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
20002014:	b480      	push	{r7}
20002016:	b085      	sub	sp, #20
20002018:	af00      	add	r7, sp, #0
2000201a:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000201c:	687a      	ldr	r2, [r7, #4]
2000201e:	f24a 1320 	movw	r3, #41248	; 0xa120
20002022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002026:	429a      	cmp	r2, r3
20002028:	d007      	beq.n	2000203a <MSS_I2C_get_status+0x26>
2000202a:	687a      	ldr	r2, [r7, #4]
2000202c:	f24a 1394 	movw	r3, #41364	; 0xa194
20002030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002034:	429a      	cmp	r2, r3
20002036:	d000      	beq.n	2000203a <MSS_I2C_get_status+0x26>
20002038:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
2000203a:	687b      	ldr	r3, [r7, #4]
2000203c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20002040:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
20002042:	7bfb      	ldrb	r3, [r7, #15]
}
20002044:	4618      	mov	r0, r3
20002046:	f107 0714 	add.w	r7, r7, #20
2000204a:	46bd      	mov	sp, r7
2000204c:	bc80      	pop	{r7}
2000204e:	4770      	bx	lr

20002050 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20002050:	b480      	push	{r7}
20002052:	b085      	sub	sp, #20
20002054:	af00      	add	r7, sp, #0
20002056:	6078      	str	r0, [r7, #4]
20002058:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000205a:	687a      	ldr	r2, [r7, #4]
2000205c:	f24a 1320 	movw	r3, #41248	; 0xa120
20002060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002064:	429a      	cmp	r2, r3
20002066:	d007      	beq.n	20002078 <MSS_I2C_wait_complete+0x28>
20002068:	687a      	ldr	r2, [r7, #4]
2000206a:	f24a 1394 	movw	r3, #41364	; 0xa194
2000206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002072:	429a      	cmp	r2, r3
20002074:	d000      	beq.n	20002078 <MSS_I2C_wait_complete+0x28>
20002076:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20002078:	687b      	ldr	r3, [r7, #4]
2000207a:	683a      	ldr	r2, [r7, #0]
2000207c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
2000207e:	687b      	ldr	r3, [r7, #4]
20002080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20002084:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20002086:	7bfb      	ldrb	r3, [r7, #15]
20002088:	2b01      	cmp	r3, #1
2000208a:	d0f8      	beq.n	2000207e <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
2000208c:	7bfb      	ldrb	r3, [r7, #15]
}
2000208e:	4618      	mov	r0, r3
20002090:	f107 0714 	add.w	r7, r7, #20
20002094:	46bd      	mov	sp, r7
20002096:	bc80      	pop	{r7}
20002098:	4770      	bx	lr
2000209a:	bf00      	nop

2000209c <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
2000209c:	b480      	push	{r7}
2000209e:	b083      	sub	sp, #12
200020a0:	af00      	add	r7, sp, #0
200020a2:	6078      	str	r0, [r7, #4]
200020a4:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
200020a6:	687b      	ldr	r3, [r7, #4]
200020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
200020aa:	2b00      	cmp	r3, #0
200020ac:	d01e      	beq.n	200020ec <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
200020ae:	687b      	ldr	r3, [r7, #4]
200020b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
200020b2:	683b      	ldr	r3, [r7, #0]
200020b4:	429a      	cmp	r2, r3
200020b6:	d907      	bls.n	200020c8 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
200020b8:	687b      	ldr	r3, [r7, #4]
200020ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
200020bc:	683b      	ldr	r3, [r7, #0]
200020be:	ebc3 0202 	rsb	r2, r3, r2
200020c2:	687b      	ldr	r3, [r7, #4]
200020c4:	641a      	str	r2, [r3, #64]	; 0x40
200020c6:	e011      	b.n	200020ec <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
200020c8:	687b      	ldr	r3, [r7, #4]
200020ca:	f04f 0203 	mov.w	r2, #3
200020ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
200020d2:	687b      	ldr	r3, [r7, #4]
200020d4:	f04f 0200 	mov.w	r2, #0
200020d8:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
200020da:	687b      	ldr	r3, [r7, #4]
200020dc:	f04f 0200 	mov.w	r2, #0
200020e0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
200020e4:	687b      	ldr	r3, [r7, #4]
200020e6:	f04f 0200 	mov.w	r2, #0
200020ea:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
200020ec:	f107 070c 	add.w	r7, r7, #12
200020f0:	46bd      	mov	sp, r7
200020f2:	bc80      	pop	{r7}
200020f4:	4770      	bx	lr
200020f6:	bf00      	nop

200020f8 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
200020f8:	b580      	push	{r7, lr}
200020fa:	b086      	sub	sp, #24
200020fc:	af00      	add	r7, sp, #0
200020fe:	60f8      	str	r0, [r7, #12]
20002100:	60b9      	str	r1, [r7, #8]
20002102:	4613      	mov	r3, r2
20002104:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002106:	68fa      	ldr	r2, [r7, #12]
20002108:	f24a 1320 	movw	r3, #41248	; 0xa120
2000210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002110:	429a      	cmp	r2, r3
20002112:	d007      	beq.n	20002124 <MSS_I2C_set_slave_tx_buffer+0x2c>
20002114:	68fa      	ldr	r2, [r7, #12]
20002116:	f24a 1394 	movw	r3, #41364	; 0xa194
2000211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000211e:	429a      	cmp	r2, r3
20002120:	d000      	beq.n	20002124 <MSS_I2C_set_slave_tx_buffer+0x2c>
20002122:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002124:	f000 fedc 	bl	20002ee0 <disable_interrupts>
20002128:	4603      	mov	r3, r0
2000212a:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
2000212c:	68fb      	ldr	r3, [r7, #12]
2000212e:	68ba      	ldr	r2, [r7, #8]
20002130:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20002132:	88fa      	ldrh	r2, [r7, #6]
20002134:	68fb      	ldr	r3, [r7, #12]
20002136:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20002138:	68fb      	ldr	r3, [r7, #12]
2000213a:	f04f 0200 	mov.w	r2, #0
2000213e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
20002140:	6978      	ldr	r0, [r7, #20]
20002142:	f000 fedf 	bl	20002f04 <restore_interrupts>
}
20002146:	f107 0718 	add.w	r7, r7, #24
2000214a:	46bd      	mov	sp, r7
2000214c:	bd80      	pop	{r7, pc}
2000214e:	bf00      	nop

20002150 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
20002150:	b580      	push	{r7, lr}
20002152:	b086      	sub	sp, #24
20002154:	af00      	add	r7, sp, #0
20002156:	60f8      	str	r0, [r7, #12]
20002158:	60b9      	str	r1, [r7, #8]
2000215a:	4613      	mov	r3, r2
2000215c:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000215e:	68fa      	ldr	r2, [r7, #12]
20002160:	f24a 1320 	movw	r3, #41248	; 0xa120
20002164:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002168:	429a      	cmp	r2, r3
2000216a:	d007      	beq.n	2000217c <MSS_I2C_set_slave_rx_buffer+0x2c>
2000216c:	68fa      	ldr	r2, [r7, #12]
2000216e:	f24a 1394 	movw	r3, #41364	; 0xa194
20002172:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002176:	429a      	cmp	r2, r3
20002178:	d000      	beq.n	2000217c <MSS_I2C_set_slave_rx_buffer+0x2c>
2000217a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000217c:	f000 feb0 	bl	20002ee0 <disable_interrupts>
20002180:	4603      	mov	r3, r0
20002182:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
20002184:	68fb      	ldr	r3, [r7, #12]
20002186:	68ba      	ldr	r2, [r7, #8]
20002188:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
2000218a:	88fa      	ldrh	r2, [r7, #6]
2000218c:	68fb      	ldr	r3, [r7, #12]
2000218e:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20002190:	68fb      	ldr	r3, [r7, #12]
20002192:	f04f 0200 	mov.w	r2, #0
20002196:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
20002198:	6978      	ldr	r0, [r7, #20]
2000219a:	f000 feb3 	bl	20002f04 <restore_interrupts>
}
2000219e:	f107 0718 	add.w	r7, r7, #24
200021a2:	46bd      	mov	sp, r7
200021a4:	bd80      	pop	{r7, pc}
200021a6:	bf00      	nop

200021a8 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
200021a8:	b480      	push	{r7}
200021aa:	b083      	sub	sp, #12
200021ac:	af00      	add	r7, sp, #0
200021ae:	6078      	str	r0, [r7, #4]
200021b0:	460b      	mov	r3, r1
200021b2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200021b4:	687a      	ldr	r2, [r7, #4]
200021b6:	f24a 1320 	movw	r3, #41248	; 0xa120
200021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021be:	429a      	cmp	r2, r3
200021c0:	d007      	beq.n	200021d2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
200021c2:	687a      	ldr	r2, [r7, #4]
200021c4:	f24a 1394 	movw	r3, #41364	; 0xa194
200021c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021cc:	429a      	cmp	r2, r3
200021ce:	d000      	beq.n	200021d2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
200021d0:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
200021d2:	78fb      	ldrb	r3, [r7, #3]
200021d4:	2b02      	cmp	r3, #2
200021d6:	d900      	bls.n	200021da <MSS_I2C_set_slave_mem_offset_length+0x32>
200021d8:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
200021da:	78fb      	ldrb	r3, [r7, #3]
200021dc:	2b02      	cmp	r3, #2
200021de:	d904      	bls.n	200021ea <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
200021e0:	687b      	ldr	r3, [r7, #4]
200021e2:	f04f 0202 	mov.w	r2, #2
200021e6:	661a      	str	r2, [r3, #96]	; 0x60
200021e8:	e002      	b.n	200021f0 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
200021ea:	78fa      	ldrb	r2, [r7, #3]
200021ec:	687b      	ldr	r3, [r7, #4]
200021ee:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
200021f0:	f107 070c 	add.w	r7, r7, #12
200021f4:	46bd      	mov	sp, r7
200021f6:	bc80      	pop	{r7}
200021f8:	4770      	bx	lr
200021fa:	bf00      	nop

200021fc <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
200021fc:	b480      	push	{r7}
200021fe:	b083      	sub	sp, #12
20002200:	af00      	add	r7, sp, #0
20002202:	6078      	str	r0, [r7, #4]
20002204:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002206:	687a      	ldr	r2, [r7, #4]
20002208:	f24a 1320 	movw	r3, #41248	; 0xa120
2000220c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002210:	429a      	cmp	r2, r3
20002212:	d007      	beq.n	20002224 <MSS_I2C_register_write_handler+0x28>
20002214:	687a      	ldr	r2, [r7, #4]
20002216:	f24a 1394 	movw	r3, #41364	; 0xa194
2000221a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000221e:	429a      	cmp	r2, r3
20002220:	d000      	beq.n	20002224 <MSS_I2C_register_write_handler+0x28>
20002222:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20002224:	687b      	ldr	r3, [r7, #4]
20002226:	683a      	ldr	r2, [r7, #0]
20002228:	665a      	str	r2, [r3, #100]	; 0x64
}
2000222a:	f107 070c 	add.w	r7, r7, #12
2000222e:	46bd      	mov	sp, r7
20002230:	bc80      	pop	{r7}
20002232:	4770      	bx	lr

20002234 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002234:	b580      	push	{r7, lr}
20002236:	b084      	sub	sp, #16
20002238:	af00      	add	r7, sp, #0
2000223a:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000223c:	687a      	ldr	r2, [r7, #4]
2000223e:	f24a 1320 	movw	r3, #41248	; 0xa120
20002242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002246:	429a      	cmp	r2, r3
20002248:	d007      	beq.n	2000225a <MSS_I2C_enable_slave+0x26>
2000224a:	687a      	ldr	r2, [r7, #4]
2000224c:	f24a 1394 	movw	r3, #41364	; 0xa194
20002250:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002254:	429a      	cmp	r2, r3
20002256:	d000      	beq.n	2000225a <MSS_I2C_enable_slave+0x26>
20002258:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000225a:	f000 fe41 	bl	20002ee0 <disable_interrupts>
2000225e:	4603      	mov	r3, r0
20002260:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002262:	687b      	ldr	r3, [r7, #4]
20002264:	699b      	ldr	r3, [r3, #24]
20002266:	f04f 0201 	mov.w	r2, #1
2000226a:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
2000226c:	687b      	ldr	r3, [r7, #4]
2000226e:	f04f 0201 	mov.w	r2, #1
20002272:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
20002276:	68f8      	ldr	r0, [r7, #12]
20002278:	f000 fe44 	bl	20002f04 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
2000227c:	687b      	ldr	r3, [r7, #4]
2000227e:	8a5b      	ldrh	r3, [r3, #18]
20002280:	b21b      	sxth	r3, r3
20002282:	4618      	mov	r0, r3
20002284:	f7ff fc2a 	bl	20001adc <NVIC_EnableIRQ>
}
20002288:	f107 0710 	add.w	r7, r7, #16
2000228c:	46bd      	mov	sp, r7
2000228e:	bd80      	pop	{r7, pc}

20002290 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002290:	b580      	push	{r7, lr}
20002292:	b084      	sub	sp, #16
20002294:	af00      	add	r7, sp, #0
20002296:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002298:	687a      	ldr	r2, [r7, #4]
2000229a:	f24a 1320 	movw	r3, #41248	; 0xa120
2000229e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022a2:	429a      	cmp	r2, r3
200022a4:	d007      	beq.n	200022b6 <MSS_I2C_disable_slave+0x26>
200022a6:	687a      	ldr	r2, [r7, #4]
200022a8:	f24a 1394 	movw	r3, #41364	; 0xa194
200022ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022b0:	429a      	cmp	r2, r3
200022b2:	d000      	beq.n	200022b6 <MSS_I2C_disable_slave+0x26>
200022b4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200022b6:	f000 fe13 	bl	20002ee0 <disable_interrupts>
200022ba:	4603      	mov	r3, r0
200022bc:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
200022be:	687b      	ldr	r3, [r7, #4]
200022c0:	699b      	ldr	r3, [r3, #24]
200022c2:	f04f 0200 	mov.w	r2, #0
200022c6:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
200022c8:	687b      	ldr	r3, [r7, #4]
200022ca:	f04f 0200 	mov.w	r2, #0
200022ce:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
200022d2:	68f8      	ldr	r0, [r7, #12]
200022d4:	f000 fe16 	bl	20002f04 <restore_interrupts>
}
200022d8:	f107 0710 	add.w	r7, r7, #16
200022dc:	46bd      	mov	sp, r7
200022de:	bd80      	pop	{r7, pc}

200022e0 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
200022e0:	b480      	push	{r7}
200022e2:	b083      	sub	sp, #12
200022e4:	af00      	add	r7, sp, #0
200022e6:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
200022e8:	687b      	ldr	r3, [r7, #4]
200022ea:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
200022ee:	2b00      	cmp	r3, #0
200022f0:	d004      	beq.n	200022fc <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
200022f2:	687b      	ldr	r3, [r7, #4]
200022f4:	699b      	ldr	r3, [r3, #24]
200022f6:	f04f 0201 	mov.w	r2, #1
200022fa:	609a      	str	r2, [r3, #8]
    }
}
200022fc:	f107 070c 	add.w	r7, r7, #12
20002300:	46bd      	mov	sp, r7
20002302:	bc80      	pop	{r7}
20002304:	4770      	bx	lr
20002306:	bf00      	nop

20002308 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20002308:	b580      	push	{r7, lr}
2000230a:	b084      	sub	sp, #16
2000230c:	af00      	add	r7, sp, #0
2000230e:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
20002310:	f04f 0301 	mov.w	r3, #1
20002314:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002316:	687a      	ldr	r2, [r7, #4]
20002318:	f24a 1320 	movw	r3, #41248	; 0xa120
2000231c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002320:	429a      	cmp	r2, r3
20002322:	d007      	beq.n	20002334 <mss_i2c_isr+0x2c>
20002324:	687a      	ldr	r2, [r7, #4]
20002326:	f24a 1394 	movw	r3, #41364	; 0xa194
2000232a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000232e:	429a      	cmp	r2, r3
20002330:	d000      	beq.n	20002334 <mss_i2c_isr+0x2c>
20002332:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20002334:	687b      	ldr	r3, [r7, #4]
20002336:	695b      	ldr	r3, [r3, #20]
20002338:	791b      	ldrb	r3, [r3, #4]
2000233a:	72fb      	strb	r3, [r7, #11]

    switch( status )
2000233c:	7afb      	ldrb	r3, [r7, #11]
2000233e:	b2db      	uxtb	r3, r3
20002340:	f1a3 0308 	sub.w	r3, r3, #8
20002344:	2bd0      	cmp	r3, #208	; 0xd0
20002346:	f200 841c 	bhi.w	20002b82 <mss_i2c_isr+0x87a>
2000234a:	a201      	add	r2, pc, #4	; (adr r2, 20002350 <mss_i2c_isr+0x48>)
2000234c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002350:	20002695 	.word	0x20002695
20002354:	20002b83 	.word	0x20002b83
20002358:	20002b83 	.word	0x20002b83
2000235c:	20002b83 	.word	0x20002b83
20002360:	20002b83 	.word	0x20002b83
20002364:	20002b83 	.word	0x20002b83
20002368:	20002b83 	.word	0x20002b83
2000236c:	20002b83 	.word	0x20002b83
20002370:	20002695 	.word	0x20002695
20002374:	20002b83 	.word	0x20002b83
20002378:	20002b83 	.word	0x20002b83
2000237c:	20002b83 	.word	0x20002b83
20002380:	20002b83 	.word	0x20002b83
20002384:	20002b83 	.word	0x20002b83
20002388:	20002b83 	.word	0x20002b83
2000238c:	20002b83 	.word	0x20002b83
20002390:	20002739 	.word	0x20002739
20002394:	20002b83 	.word	0x20002b83
20002398:	20002b83 	.word	0x20002b83
2000239c:	20002b83 	.word	0x20002b83
200023a0:	20002b83 	.word	0x20002b83
200023a4:	20002b83 	.word	0x20002b83
200023a8:	20002b83 	.word	0x20002b83
200023ac:	20002b83 	.word	0x20002b83
200023b0:	20002715 	.word	0x20002715
200023b4:	20002b83 	.word	0x20002b83
200023b8:	20002b83 	.word	0x20002b83
200023bc:	20002b83 	.word	0x20002b83
200023c0:	20002b83 	.word	0x20002b83
200023c4:	20002b83 	.word	0x20002b83
200023c8:	20002b83 	.word	0x20002b83
200023cc:	20002b83 	.word	0x20002b83
200023d0:	20002739 	.word	0x20002739
200023d4:	20002b83 	.word	0x20002b83
200023d8:	20002b83 	.word	0x20002b83
200023dc:	20002b83 	.word	0x20002b83
200023e0:	20002b83 	.word	0x20002b83
200023e4:	20002b83 	.word	0x20002b83
200023e8:	20002b83 	.word	0x20002b83
200023ec:	20002b83 	.word	0x20002b83
200023f0:	200027cd 	.word	0x200027cd
200023f4:	20002b83 	.word	0x20002b83
200023f8:	20002b83 	.word	0x20002b83
200023fc:	20002b83 	.word	0x20002b83
20002400:	20002b83 	.word	0x20002b83
20002404:	20002b83 	.word	0x20002b83
20002408:	20002b83 	.word	0x20002b83
2000240c:	20002b83 	.word	0x20002b83
20002410:	20002709 	.word	0x20002709
20002414:	20002b83 	.word	0x20002b83
20002418:	20002b83 	.word	0x20002b83
2000241c:	20002b83 	.word	0x20002b83
20002420:	20002b83 	.word	0x20002b83
20002424:	20002b83 	.word	0x20002b83
20002428:	20002b83 	.word	0x20002b83
2000242c:	20002b83 	.word	0x20002b83
20002430:	200027f1 	.word	0x200027f1
20002434:	20002b83 	.word	0x20002b83
20002438:	20002b83 	.word	0x20002b83
2000243c:	20002b83 	.word	0x20002b83
20002440:	20002b83 	.word	0x20002b83
20002444:	20002b83 	.word	0x20002b83
20002448:	20002b83 	.word	0x20002b83
2000244c:	20002b83 	.word	0x20002b83
20002450:	20002841 	.word	0x20002841
20002454:	20002b83 	.word	0x20002b83
20002458:	20002b83 	.word	0x20002b83
2000245c:	20002b83 	.word	0x20002b83
20002460:	20002b83 	.word	0x20002b83
20002464:	20002b83 	.word	0x20002b83
20002468:	20002b83 	.word	0x20002b83
2000246c:	20002b83 	.word	0x20002b83
20002470:	20002865 	.word	0x20002865
20002474:	20002b83 	.word	0x20002b83
20002478:	20002b83 	.word	0x20002b83
2000247c:	20002b83 	.word	0x20002b83
20002480:	20002b83 	.word	0x20002b83
20002484:	20002b83 	.word	0x20002b83
20002488:	20002b83 	.word	0x20002b83
2000248c:	20002b83 	.word	0x20002b83
20002490:	2000289f 	.word	0x2000289f
20002494:	20002b83 	.word	0x20002b83
20002498:	20002b83 	.word	0x20002b83
2000249c:	20002b83 	.word	0x20002b83
200024a0:	20002b83 	.word	0x20002b83
200024a4:	20002b83 	.word	0x20002b83
200024a8:	20002b83 	.word	0x20002b83
200024ac:	20002b83 	.word	0x20002b83
200024b0:	20002941 	.word	0x20002941
200024b4:	20002b83 	.word	0x20002b83
200024b8:	20002b83 	.word	0x20002b83
200024bc:	20002b83 	.word	0x20002b83
200024c0:	20002b83 	.word	0x20002b83
200024c4:	20002b83 	.word	0x20002b83
200024c8:	20002b83 	.word	0x20002b83
200024cc:	20002b83 	.word	0x20002b83
200024d0:	20002937 	.word	0x20002937
200024d4:	20002b83 	.word	0x20002b83
200024d8:	20002b83 	.word	0x20002b83
200024dc:	20002b83 	.word	0x20002b83
200024e0:	20002b83 	.word	0x20002b83
200024e4:	20002b83 	.word	0x20002b83
200024e8:	20002b83 	.word	0x20002b83
200024ec:	20002b83 	.word	0x20002b83
200024f0:	20002941 	.word	0x20002941
200024f4:	20002b83 	.word	0x20002b83
200024f8:	20002b83 	.word	0x20002b83
200024fc:	20002b83 	.word	0x20002b83
20002500:	20002b83 	.word	0x20002b83
20002504:	20002b83 	.word	0x20002b83
20002508:	20002b83 	.word	0x20002b83
2000250c:	20002b83 	.word	0x20002b83
20002510:	20002937 	.word	0x20002937
20002514:	20002b83 	.word	0x20002b83
20002518:	20002b83 	.word	0x20002b83
2000251c:	20002b83 	.word	0x20002b83
20002520:	20002b83 	.word	0x20002b83
20002524:	20002b83 	.word	0x20002b83
20002528:	20002b83 	.word	0x20002b83
2000252c:	20002b83 	.word	0x20002b83
20002530:	20002983 	.word	0x20002983
20002534:	20002b83 	.word	0x20002b83
20002538:	20002b83 	.word	0x20002b83
2000253c:	20002b83 	.word	0x20002b83
20002540:	20002b83 	.word	0x20002b83
20002544:	20002b83 	.word	0x20002b83
20002548:	20002b83 	.word	0x20002b83
2000254c:	20002b83 	.word	0x20002b83
20002550:	20002903 	.word	0x20002903
20002554:	20002b83 	.word	0x20002b83
20002558:	20002b83 	.word	0x20002b83
2000255c:	20002b83 	.word	0x20002b83
20002560:	20002b83 	.word	0x20002b83
20002564:	20002b83 	.word	0x20002b83
20002568:	20002b83 	.word	0x20002b83
2000256c:	20002b83 	.word	0x20002b83
20002570:	20002983 	.word	0x20002983
20002574:	20002b83 	.word	0x20002b83
20002578:	20002b83 	.word	0x20002b83
2000257c:	20002b83 	.word	0x20002b83
20002580:	20002b83 	.word	0x20002b83
20002584:	20002b83 	.word	0x20002b83
20002588:	20002b83 	.word	0x20002b83
2000258c:	20002b83 	.word	0x20002b83
20002590:	20002903 	.word	0x20002903
20002594:	20002b83 	.word	0x20002b83
20002598:	20002b83 	.word	0x20002b83
2000259c:	20002b83 	.word	0x20002b83
200025a0:	20002b83 	.word	0x20002b83
200025a4:	20002b83 	.word	0x20002b83
200025a8:	20002b83 	.word	0x20002b83
200025ac:	20002b83 	.word	0x20002b83
200025b0:	200029df 	.word	0x200029df
200025b4:	20002b83 	.word	0x20002b83
200025b8:	20002b83 	.word	0x20002b83
200025bc:	20002b83 	.word	0x20002b83
200025c0:	20002b83 	.word	0x20002b83
200025c4:	20002b83 	.word	0x20002b83
200025c8:	20002b83 	.word	0x20002b83
200025cc:	20002b83 	.word	0x20002b83
200025d0:	20002ab7 	.word	0x20002ab7
200025d4:	20002b83 	.word	0x20002b83
200025d8:	20002b83 	.word	0x20002b83
200025dc:	20002b83 	.word	0x20002b83
200025e0:	20002b83 	.word	0x20002b83
200025e4:	20002b83 	.word	0x20002b83
200025e8:	20002b83 	.word	0x20002b83
200025ec:	20002b83 	.word	0x20002b83
200025f0:	20002ab7 	.word	0x20002ab7
200025f4:	20002b83 	.word	0x20002b83
200025f8:	20002b83 	.word	0x20002b83
200025fc:	20002b83 	.word	0x20002b83
20002600:	20002b83 	.word	0x20002b83
20002604:	20002b83 	.word	0x20002b83
20002608:	20002b83 	.word	0x20002b83
2000260c:	20002b83 	.word	0x20002b83
20002610:	20002ab7 	.word	0x20002ab7
20002614:	20002b83 	.word	0x20002b83
20002618:	20002b83 	.word	0x20002b83
2000261c:	20002b83 	.word	0x20002b83
20002620:	20002b83 	.word	0x20002b83
20002624:	20002b83 	.word	0x20002b83
20002628:	20002b83 	.word	0x20002b83
2000262c:	20002b83 	.word	0x20002b83
20002630:	20002b49 	.word	0x20002b49
20002634:	20002b83 	.word	0x20002b83
20002638:	20002b83 	.word	0x20002b83
2000263c:	20002b83 	.word	0x20002b83
20002640:	20002b83 	.word	0x20002b83
20002644:	20002b83 	.word	0x20002b83
20002648:	20002b83 	.word	0x20002b83
2000264c:	20002b83 	.word	0x20002b83
20002650:	20002b49 	.word	0x20002b49
20002654:	20002b83 	.word	0x20002b83
20002658:	20002b83 	.word	0x20002b83
2000265c:	20002b83 	.word	0x20002b83
20002660:	20002b83 	.word	0x20002b83
20002664:	20002b83 	.word	0x20002b83
20002668:	20002b83 	.word	0x20002b83
2000266c:	20002b83 	.word	0x20002b83
20002670:	20002b83 	.word	0x20002b83
20002674:	20002b83 	.word	0x20002b83
20002678:	20002b83 	.word	0x20002b83
2000267c:	20002b83 	.word	0x20002b83
20002680:	20002b83 	.word	0x20002b83
20002684:	20002b83 	.word	0x20002b83
20002688:	20002b83 	.word	0x20002b83
2000268c:	20002b83 	.word	0x20002b83
20002690:	20002a89 	.word	0x20002a89
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002694:	687b      	ldr	r3, [r7, #4]
20002696:	699b      	ldr	r3, [r3, #24]
20002698:	f04f 0200 	mov.w	r2, #0
2000269c:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
2000269e:	687b      	ldr	r3, [r7, #4]
200026a0:	695b      	ldr	r3, [r3, #20]
200026a2:	687a      	ldr	r2, [r7, #4]
200026a4:	6852      	ldr	r2, [r2, #4]
200026a6:	b2d2      	uxtb	r2, r2
200026a8:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
200026aa:	687b      	ldr	r3, [r7, #4]
200026ac:	699b      	ldr	r3, [r3, #24]
200026ae:	687a      	ldr	r2, [r7, #4]
200026b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200026b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
200026b6:	687b      	ldr	r3, [r7, #4]
200026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200026ba:	2b00      	cmp	r3, #0
200026bc:	d104      	bne.n	200026c8 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
200026be:	687b      	ldr	r3, [r7, #4]
200026c0:	f04f 0200 	mov.w	r2, #0
200026c4:	629a      	str	r2, [r3, #40]	; 0x28
200026c6:	e007      	b.n	200026d8 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
200026c8:	687b      	ldr	r3, [r7, #4]
200026ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200026cc:	2b01      	cmp	r3, #1
200026ce:	d103      	bne.n	200026d8 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
200026d0:	687b      	ldr	r3, [r7, #4]
200026d2:	f04f 0200 	mov.w	r2, #0
200026d6:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
200026d8:	687b      	ldr	r3, [r7, #4]
200026da:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
200026de:	2b00      	cmp	r3, #0
200026e0:	d004      	beq.n	200026ec <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
200026e2:	687b      	ldr	r3, [r7, #4]
200026e4:	f04f 0200 	mov.w	r2, #0
200026e8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
200026ec:	687b      	ldr	r3, [r7, #4]
200026ee:	7a1a      	ldrb	r2, [r3, #8]
200026f0:	687b      	ldr	r3, [r7, #4]
200026f2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
200026f6:	429a      	cmp	r2, r3
200026f8:	f000 8267 	beq.w	20002bca <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
200026fc:	687b      	ldr	r3, [r7, #4]
200026fe:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
20002702:	687b      	ldr	r3, [r7, #4]
20002704:	721a      	strb	r2, [r3, #8]
            }
            break;
20002706:	e269      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002708:	687b      	ldr	r3, [r7, #4]
2000270a:	699b      	ldr	r3, [r3, #24]
2000270c:	f04f 0201 	mov.w	r2, #1
20002710:	615a      	str	r2, [r3, #20]
            break;
20002712:	e263      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002714:	687b      	ldr	r3, [r7, #4]
20002716:	699b      	ldr	r3, [r3, #24]
20002718:	f04f 0201 	mov.w	r2, #1
2000271c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000271e:	687b      	ldr	r3, [r7, #4]
20002720:	f04f 0202 	mov.w	r2, #2
20002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002728:	687b      	ldr	r3, [r7, #4]
2000272a:	f04f 0200 	mov.w	r2, #0
2000272e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20002730:	6878      	ldr	r0, [r7, #4]
20002732:	f7ff fdd5 	bl	200022e0 <enable_slave_if_required>
            break;
20002736:	e251      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20002738:	687b      	ldr	r3, [r7, #4]
2000273a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000273c:	687b      	ldr	r3, [r7, #4]
2000273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002740:	429a      	cmp	r2, r3
20002742:	d20d      	bcs.n	20002760 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20002744:	687b      	ldr	r3, [r7, #4]
20002746:	695a      	ldr	r2, [r3, #20]
20002748:	687b      	ldr	r3, [r7, #4]
2000274a:	6a19      	ldr	r1, [r3, #32]
2000274c:	687b      	ldr	r3, [r7, #4]
2000274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002750:	4419      	add	r1, r3
20002752:	7809      	ldrb	r1, [r1, #0]
20002754:	7211      	strb	r1, [r2, #8]
20002756:	f103 0201 	add.w	r2, r3, #1
2000275a:	687b      	ldr	r3, [r7, #4]
2000275c:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
2000275e:	e23d      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002760:	687b      	ldr	r3, [r7, #4]
20002762:	7a1b      	ldrb	r3, [r3, #8]
20002764:	2b03      	cmp	r3, #3
20002766:	d109      	bne.n	2000277c <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20002768:	687b      	ldr	r3, [r7, #4]
2000276a:	f04f 0201 	mov.w	r2, #1
2000276e:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002770:	687b      	ldr	r3, [r7, #4]
20002772:	699b      	ldr	r3, [r3, #24]
20002774:	f04f 0201 	mov.w	r2, #1
20002778:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
2000277a:	e22f      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
2000277c:	687b      	ldr	r3, [r7, #4]
2000277e:	f04f 0200 	mov.w	r2, #0
20002782:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002784:	687b      	ldr	r3, [r7, #4]
20002786:	7c1b      	ldrb	r3, [r3, #16]
20002788:	f003 0301 	and.w	r3, r3, #1
2000278c:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
2000278e:	687b      	ldr	r3, [r7, #4]
20002790:	7b7a      	ldrb	r2, [r7, #13]
20002792:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20002796:	7b7b      	ldrb	r3, [r7, #13]
20002798:	2b00      	cmp	r3, #0
2000279a:	d108      	bne.n	200027ae <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
2000279c:	687b      	ldr	r3, [r7, #4]
2000279e:	699b      	ldr	r3, [r3, #24]
200027a0:	f04f 0201 	mov.w	r2, #1
200027a4:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
200027a6:	6878      	ldr	r0, [r7, #4]
200027a8:	f7ff fd9a 	bl	200022e0 <enable_slave_if_required>
200027ac:	e008      	b.n	200027c0 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
200027ae:	687b      	ldr	r3, [r7, #4]
200027b0:	8a5b      	ldrh	r3, [r3, #18]
200027b2:	b21b      	sxth	r3, r3
200027b4:	4618      	mov	r0, r3
200027b6:	f7ff f9ad 	bl	20001b14 <NVIC_DisableIRQ>
                    clear_irq = 0u;
200027ba:	f04f 0300 	mov.w	r3, #0
200027be:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200027c0:	687b      	ldr	r3, [r7, #4]
200027c2:	f04f 0200 	mov.w	r2, #0
200027c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
200027ca:	e207      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200027cc:	687b      	ldr	r3, [r7, #4]
200027ce:	699b      	ldr	r3, [r3, #24]
200027d0:	f04f 0201 	mov.w	r2, #1
200027d4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200027d6:	687b      	ldr	r3, [r7, #4]
200027d8:	f04f 0202 	mov.w	r2, #2
200027dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200027e0:	687b      	ldr	r3, [r7, #4]
200027e2:	f04f 0200 	mov.w	r2, #0
200027e6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
200027e8:	6878      	ldr	r0, [r7, #4]
200027ea:	f7ff fd79 	bl	200022e0 <enable_slave_if_required>

            break;
200027ee:	e1f5      	b.n	20002bdc <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200027f0:	687b      	ldr	r3, [r7, #4]
200027f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200027f4:	2b01      	cmp	r3, #1
200027f6:	d905      	bls.n	20002804 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200027f8:	687b      	ldr	r3, [r7, #4]
200027fa:	699b      	ldr	r3, [r3, #24]
200027fc:	f04f 0201 	mov.w	r2, #1
20002800:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20002802:	e1eb      	b.n	20002bdc <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
20002804:	687b      	ldr	r3, [r7, #4]
20002806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002808:	2b01      	cmp	r3, #1
2000280a:	d105      	bne.n	20002818 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000280c:	687b      	ldr	r3, [r7, #4]
2000280e:	699b      	ldr	r3, [r3, #24]
20002810:	f04f 0200 	mov.w	r2, #0
20002814:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20002816:	e1e1      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002818:	687b      	ldr	r3, [r7, #4]
2000281a:	699b      	ldr	r3, [r3, #24]
2000281c:	f04f 0201 	mov.w	r2, #1
20002820:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	699b      	ldr	r3, [r3, #24]
20002826:	f04f 0201 	mov.w	r2, #1
2000282a:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
2000282c:	687b      	ldr	r3, [r7, #4]
2000282e:	f04f 0200 	mov.w	r2, #0
20002832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20002836:	687b      	ldr	r3, [r7, #4]
20002838:	f04f 0200 	mov.w	r2, #0
2000283c:	721a      	strb	r2, [r3, #8]
            }
            break;
2000283e:	e1cd      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002840:	687b      	ldr	r3, [r7, #4]
20002842:	699b      	ldr	r3, [r3, #24]
20002844:	f04f 0201 	mov.w	r2, #1
20002848:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	f04f 0202 	mov.w	r2, #2
20002850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002854:	687b      	ldr	r3, [r7, #4]
20002856:	f04f 0200 	mov.w	r2, #0
2000285a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
2000285c:	6878      	ldr	r0, [r7, #4]
2000285e:	f7ff fd3f 	bl	200022e0 <enable_slave_if_required>
            break;
20002862:	e1bb      	b.n	20002bdc <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002864:	687b      	ldr	r3, [r7, #4]
20002866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002868:	687b      	ldr	r3, [r7, #4]
2000286a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
2000286c:	441a      	add	r2, r3
2000286e:	6879      	ldr	r1, [r7, #4]
20002870:	6949      	ldr	r1, [r1, #20]
20002872:	7a09      	ldrb	r1, [r1, #8]
20002874:	b2c9      	uxtb	r1, r1
20002876:	7011      	strb	r1, [r2, #0]
20002878:	f103 0201 	add.w	r2, r3, #1
2000287c:	687b      	ldr	r3, [r7, #4]
2000287e:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20002880:	687b      	ldr	r3, [r7, #4]
20002882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20002884:	687b      	ldr	r3, [r7, #4]
20002886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002888:	f103 33ff 	add.w	r3, r3, #4294967295
2000288c:	429a      	cmp	r2, r3
2000288e:	f0c0 819e 	bcc.w	20002bce <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002892:	687b      	ldr	r3, [r7, #4]
20002894:	699b      	ldr	r3, [r3, #24]
20002896:	f04f 0200 	mov.w	r2, #0
2000289a:	609a      	str	r2, [r3, #8]
            }
            break;
2000289c:	e19e      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
2000289e:	687b      	ldr	r3, [r7, #4]
200028a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200028a2:	687b      	ldr	r3, [r7, #4]
200028a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
200028a6:	4413      	add	r3, r2
200028a8:	687a      	ldr	r2, [r7, #4]
200028aa:	6952      	ldr	r2, [r2, #20]
200028ac:	7a12      	ldrb	r2, [r2, #8]
200028ae:	b2d2      	uxtb	r2, r2
200028b0:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200028b2:	687b      	ldr	r3, [r7, #4]
200028b4:	7c1b      	ldrb	r3, [r3, #16]
200028b6:	f003 0301 	and.w	r3, r3, #1
200028ba:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
200028bc:	687b      	ldr	r3, [r7, #4]
200028be:	7b7a      	ldrb	r2, [r7, #13]
200028c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
200028c4:	7b7b      	ldrb	r3, [r7, #13]
200028c6:	2b00      	cmp	r3, #0
200028c8:	d108      	bne.n	200028dc <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200028ca:	687b      	ldr	r3, [r7, #4]
200028cc:	699b      	ldr	r3, [r3, #24]
200028ce:	f04f 0201 	mov.w	r2, #1
200028d2:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200028d4:	6878      	ldr	r0, [r7, #4]
200028d6:	f7ff fd03 	bl	200022e0 <enable_slave_if_required>
200028da:	e008      	b.n	200028ee <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200028dc:	687b      	ldr	r3, [r7, #4]
200028de:	8a5b      	ldrh	r3, [r3, #18]
200028e0:	b21b      	sxth	r3, r3
200028e2:	4618      	mov	r0, r3
200028e4:	f7ff f916 	bl	20001b14 <NVIC_DisableIRQ>
                clear_irq = 0u;
200028e8:	f04f 0300 	mov.w	r3, #0
200028ec:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200028ee:	687b      	ldr	r3, [r7, #4]
200028f0:	f04f 0200 	mov.w	r2, #0
200028f4:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	f04f 0200 	mov.w	r2, #0
200028fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
20002900:	e16c      	b.n	20002bdc <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002902:	687b      	ldr	r3, [r7, #4]
20002904:	699b      	ldr	r3, [r3, #24]
20002906:	f04f 0201 	mov.w	r2, #1
2000290a:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
2000290c:	687b      	ldr	r3, [r7, #4]
2000290e:	f04f 0200 	mov.w	r2, #0
20002912:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002914:	687b      	ldr	r3, [r7, #4]
20002916:	f04f 0200 	mov.w	r2, #0
2000291a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000291e:	687b      	ldr	r3, [r7, #4]
20002920:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002924:	2b00      	cmp	r3, #0
20002926:	f000 8154 	beq.w	20002bd2 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000292a:	687b      	ldr	r3, [r7, #4]
2000292c:	699b      	ldr	r3, [r3, #24]
2000292e:	f04f 0201 	mov.w	r2, #1
20002932:	615a      	str	r2, [r3, #20]
            }
            break;
20002934:	e152      	b.n	20002bdc <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002936:	687b      	ldr	r3, [r7, #4]
20002938:	f04f 0201 	mov.w	r2, #1
2000293c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002940:	687b      	ldr	r3, [r7, #4]
20002942:	f04f 0204 	mov.w	r2, #4
20002946:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20002948:	687b      	ldr	r3, [r7, #4]
2000294a:	f04f 0200 	mov.w	r2, #0
2000294e:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002950:	687b      	ldr	r3, [r7, #4]
20002952:	f04f 0200 	mov.w	r2, #0
20002956:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	699b      	ldr	r3, [r3, #24]
2000295c:	695b      	ldr	r3, [r3, #20]
2000295e:	2b00      	cmp	r3, #0
20002960:	d009      	beq.n	20002976 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002962:	687b      	ldr	r3, [r7, #4]
20002964:	699b      	ldr	r3, [r3, #24]
20002966:	f04f 0200 	mov.w	r2, #0
2000296a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
2000296c:	687b      	ldr	r3, [r7, #4]
2000296e:	f04f 0201 	mov.w	r2, #1
20002972:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002976:	687b      	ldr	r3, [r7, #4]
20002978:	f04f 0201 	mov.w	r2, #1
2000297c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002980:	e12c      	b.n	20002bdc <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002982:	687b      	ldr	r3, [r7, #4]
20002984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20002986:	2b00      	cmp	r3, #0
20002988:	d01c      	beq.n	200029c4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000298a:	687b      	ldr	r3, [r7, #4]
2000298c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
2000298e:	687b      	ldr	r3, [r7, #4]
20002990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002992:	429a      	cmp	r2, r3
20002994:	d216      	bcs.n	200029c4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20002996:	687b      	ldr	r3, [r7, #4]
20002998:	695b      	ldr	r3, [r3, #20]
2000299a:	7a1b      	ldrb	r3, [r3, #8]
2000299c:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
200029a2:	687b      	ldr	r3, [r7, #4]
200029a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
200029a6:	441a      	add	r2, r3
200029a8:	7b39      	ldrb	r1, [r7, #12]
200029aa:	7011      	strb	r1, [r2, #0]
200029ac:	f103 0201 	add.w	r2, r3, #1
200029b0:	687b      	ldr	r3, [r7, #4]
200029b2:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
200029b4:	687b      	ldr	r3, [r7, #4]
200029b6:	68db      	ldr	r3, [r3, #12]
200029b8:	ea4f 2203 	mov.w	r2, r3, lsl #8
200029bc:	7b3b      	ldrb	r3, [r7, #12]
200029be:	441a      	add	r2, r3
200029c0:	687b      	ldr	r3, [r7, #4]
200029c2:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
200029c4:	687b      	ldr	r3, [r7, #4]
200029c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200029c8:	687b      	ldr	r3, [r7, #4]
200029ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
200029cc:	429a      	cmp	r2, r3
200029ce:	f0c0 8102 	bcc.w	20002bd6 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200029d2:	687b      	ldr	r3, [r7, #4]
200029d4:	699b      	ldr	r3, [r3, #24]
200029d6:	f04f 0200 	mov.w	r2, #0
200029da:	609a      	str	r2, [r3, #8]
            }
            break;
200029dc:	e0fe      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200029de:	687b      	ldr	r3, [r7, #4]
200029e0:	7a1b      	ldrb	r3, [r3, #8]
200029e2:	2b04      	cmp	r3, #4
200029e4:	d135      	bne.n	20002a52 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200029e6:	687b      	ldr	r3, [r7, #4]
200029e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200029ea:	687b      	ldr	r3, [r7, #4]
200029ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
200029ee:	429a      	cmp	r2, r3
200029f0:	d103      	bne.n	200029fa <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200029f2:	687b      	ldr	r3, [r7, #4]
200029f4:	68da      	ldr	r2, [r3, #12]
200029f6:	687b      	ldr	r3, [r7, #4]
200029f8:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200029fa:	687b      	ldr	r3, [r7, #4]
200029fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
200029fe:	2b00      	cmp	r3, #0
20002a00:	d021      	beq.n	20002a46 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20002a02:	687b      	ldr	r3, [r7, #4]
20002a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20002a06:	687a      	ldr	r2, [r7, #4]
20002a08:	6d11      	ldr	r1, [r2, #80]	; 0x50
20002a0a:	687a      	ldr	r2, [r7, #4]
20002a0c:	6d92      	ldr	r2, [r2, #88]	; 0x58
20002a0e:	b292      	uxth	r2, r2
20002a10:	6878      	ldr	r0, [r7, #4]
20002a12:	4798      	blx	r3
20002a14:	4603      	mov	r3, r0
20002a16:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20002a18:	7bfb      	ldrb	r3, [r7, #15]
20002a1a:	2b00      	cmp	r3, #0
20002a1c:	d108      	bne.n	20002a30 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20002a1e:	6878      	ldr	r0, [r7, #4]
20002a20:	f7ff fc5e 	bl	200022e0 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002a24:	687b      	ldr	r3, [r7, #4]
20002a26:	699b      	ldr	r3, [r3, #24]
20002a28:	f04f 0201 	mov.w	r2, #1
20002a2c:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002a2e:	e017      	b.n	20002a60 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002a30:	687b      	ldr	r3, [r7, #4]
20002a32:	699b      	ldr	r3, [r3, #24]
20002a34:	f04f 0200 	mov.w	r2, #0
20002a38:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20002a3a:	687b      	ldr	r3, [r7, #4]
20002a3c:	f04f 0200 	mov.w	r2, #0
20002a40:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002a44:	e00c      	b.n	20002a60 <mss_i2c_isr+0x758>
20002a46:	687b      	ldr	r3, [r7, #4]
20002a48:	699b      	ldr	r3, [r3, #24]
20002a4a:	f04f 0201 	mov.w	r2, #1
20002a4e:	609a      	str	r2, [r3, #8]
20002a50:	e006      	b.n	20002a60 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20002a52:	687b      	ldr	r3, [r7, #4]
20002a54:	f04f 0200 	mov.w	r2, #0
20002a58:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002a5a:	6878      	ldr	r0, [r7, #4]
20002a5c:	f7ff fc40 	bl	200022e0 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002a60:	687b      	ldr	r3, [r7, #4]
20002a62:	f04f 0200 	mov.w	r2, #0
20002a66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002a6a:	687b      	ldr	r3, [r7, #4]
20002a6c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002a70:	2b00      	cmp	r3, #0
20002a72:	d004      	beq.n	20002a7e <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002a74:	687b      	ldr	r3, [r7, #4]
20002a76:	699b      	ldr	r3, [r3, #24]
20002a78:	f04f 0201 	mov.w	r2, #1
20002a7c:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002a7e:	687b      	ldr	r3, [r7, #4]
20002a80:	f04f 0200 	mov.w	r2, #0
20002a84:	721a      	strb	r2, [r3, #8]
            break;
20002a86:	e0a9      	b.n	20002bdc <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002a88:	687b      	ldr	r3, [r7, #4]
20002a8a:	f04f 0200 	mov.w	r2, #0
20002a8e:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002a90:	687b      	ldr	r3, [r7, #4]
20002a92:	f04f 0200 	mov.w	r2, #0
20002a96:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002a98:	687b      	ldr	r3, [r7, #4]
20002a9a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20002a9e:	b2db      	uxtb	r3, r3
20002aa0:	2b01      	cmp	r3, #1
20002aa2:	d104      	bne.n	20002aae <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002aa4:	687b      	ldr	r3, [r7, #4]
20002aa6:	f04f 0202 	mov.w	r2, #2
20002aaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20002aae:	6878      	ldr	r0, [r7, #4]
20002ab0:	f7ff fc16 	bl	200022e0 <enable_slave_if_required>

            break;
20002ab4:	e092      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002ab6:	7afb      	ldrb	r3, [r7, #11]
20002ab8:	b2db      	uxtb	r3, r3
20002aba:	2ba8      	cmp	r3, #168	; 0xa8
20002abc:	d11b      	bne.n	20002af6 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20002abe:	687b      	ldr	r3, [r7, #4]
20002ac0:	f04f 0205 	mov.w	r2, #5
20002ac4:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
20002ac6:	687b      	ldr	r3, [r7, #4]
20002ac8:	f04f 0200 	mov.w	r2, #0
20002acc:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002ace:	687b      	ldr	r3, [r7, #4]
20002ad0:	f04f 0201 	mov.w	r2, #1
20002ad4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20002ad8:	687b      	ldr	r3, [r7, #4]
20002ada:	699b      	ldr	r3, [r3, #24]
20002adc:	695b      	ldr	r3, [r3, #20]
20002ade:	2b00      	cmp	r3, #0
20002ae0:	d009      	beq.n	20002af6 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002ae2:	687b      	ldr	r3, [r7, #4]
20002ae4:	699b      	ldr	r3, [r3, #24]
20002ae6:	f04f 0200 	mov.w	r2, #0
20002aea:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20002aec:	687b      	ldr	r3, [r7, #4]
20002aee:	f04f 0201 	mov.w	r2, #1
20002af2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20002af6:	687b      	ldr	r3, [r7, #4]
20002af8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20002afa:	687b      	ldr	r3, [r7, #4]
20002afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002afe:	429a      	cmp	r2, r3
20002b00:	d305      	bcc.n	20002b0e <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002b02:	687b      	ldr	r3, [r7, #4]
20002b04:	695b      	ldr	r3, [r3, #20]
20002b06:	f04f 32ff 	mov.w	r2, #4294967295
20002b0a:	721a      	strb	r2, [r3, #8]
20002b0c:	e00c      	b.n	20002b28 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20002b0e:	687b      	ldr	r3, [r7, #4]
20002b10:	695a      	ldr	r2, [r3, #20]
20002b12:	687b      	ldr	r3, [r7, #4]
20002b14:	6c59      	ldr	r1, [r3, #68]	; 0x44
20002b16:	687b      	ldr	r3, [r7, #4]
20002b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002b1a:	4419      	add	r1, r3
20002b1c:	7809      	ldrb	r1, [r1, #0]
20002b1e:	7211      	strb	r1, [r2, #8]
20002b20:	f103 0201 	add.w	r2, r3, #1
20002b24:	687b      	ldr	r3, [r7, #4]
20002b26:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002b28:	687b      	ldr	r3, [r7, #4]
20002b2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20002b2c:	687b      	ldr	r3, [r7, #4]
20002b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002b30:	429a      	cmp	r2, r3
20002b32:	d352      	bcc.n	20002bda <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002b34:	687b      	ldr	r3, [r7, #4]
20002b36:	699b      	ldr	r3, [r3, #24]
20002b38:	f04f 0200 	mov.w	r2, #0
20002b3c:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20002b3e:	687b      	ldr	r3, [r7, #4]
20002b40:	f04f 0200 	mov.w	r2, #0
20002b44:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20002b46:	e049      	b.n	20002bdc <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20002b48:	687b      	ldr	r3, [r7, #4]
20002b4a:	f04f 0200 	mov.w	r2, #0
20002b4e:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002b50:	687b      	ldr	r3, [r7, #4]
20002b52:	699b      	ldr	r3, [r3, #24]
20002b54:	f04f 0201 	mov.w	r2, #1
20002b58:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002b5a:	687b      	ldr	r3, [r7, #4]
20002b5c:	f04f 0200 	mov.w	r2, #0
20002b60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002b64:	687b      	ldr	r3, [r7, #4]
20002b66:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002b6a:	2b00      	cmp	r3, #0
20002b6c:	d004      	beq.n	20002b78 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002b6e:	687b      	ldr	r3, [r7, #4]
20002b70:	699b      	ldr	r3, [r3, #24]
20002b72:	f04f 0201 	mov.w	r2, #1
20002b76:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002b78:	687b      	ldr	r3, [r7, #4]
20002b7a:	f04f 0200 	mov.w	r2, #0
20002b7e:	721a      	strb	r2, [r3, #8]
            break;
20002b80:	e02c      	b.n	20002bdc <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20002b82:	687b      	ldr	r3, [r7, #4]
20002b84:	699b      	ldr	r3, [r3, #24]
20002b86:	f04f 0200 	mov.w	r2, #0
20002b8a:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002b8c:	687b      	ldr	r3, [r7, #4]
20002b8e:	f04f 0200 	mov.w	r2, #0
20002b92:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002b94:	687b      	ldr	r3, [r7, #4]
20002b96:	f04f 0200 	mov.w	r2, #0
20002b9a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20002b9c:	687b      	ldr	r3, [r7, #4]
20002b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20002ba2:	b2db      	uxtb	r3, r3
20002ba4:	2b01      	cmp	r3, #1
20002ba6:	d104      	bne.n	20002bb2 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002ba8:	687b      	ldr	r3, [r7, #4]
20002baa:	f04f 0202 	mov.w	r2, #2
20002bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002bb2:	687b      	ldr	r3, [r7, #4]
20002bb4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20002bb8:	b2db      	uxtb	r3, r3
20002bba:	2b01      	cmp	r3, #1
20002bbc:	d10e      	bne.n	20002bdc <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002bbe:	687b      	ldr	r3, [r7, #4]
20002bc0:	f04f 0202 	mov.w	r2, #2
20002bc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
20002bc8:	e008      	b.n	20002bdc <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
20002bca:	bf00      	nop
20002bcc:	e006      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
20002bce:	bf00      	nop
20002bd0:	e004      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
20002bd2:	bf00      	nop
20002bd4:	e002      	b.n	20002bdc <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
20002bd6:	bf00      	nop
20002bd8:	e000      	b.n	20002bdc <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
20002bda:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
20002bdc:	7bbb      	ldrb	r3, [r7, #14]
20002bde:	2b00      	cmp	r3, #0
20002be0:	d004      	beq.n	20002bec <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002be2:	687b      	ldr	r3, [r7, #4]
20002be4:	699b      	ldr	r3, [r3, #24]
20002be6:	f04f 0200 	mov.w	r2, #0
20002bea:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20002bec:	687b      	ldr	r3, [r7, #4]
20002bee:	695b      	ldr	r3, [r3, #20]
20002bf0:	791b      	ldrb	r3, [r3, #4]
20002bf2:	72fb      	strb	r3, [r7, #11]
}
20002bf4:	f107 0710 	add.w	r7, r7, #16
20002bf8:	46bd      	mov	sp, r7
20002bfa:	bd80      	pop	{r7, pc}

20002bfc <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
20002bfc:	b480      	push	{r7}
20002bfe:	b083      	sub	sp, #12
20002c00:	af00      	add	r7, sp, #0
20002c02:	6078      	str	r0, [r7, #4]
20002c04:	460b      	mov	r3, r1
20002c06:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
20002c08:	687b      	ldr	r3, [r7, #4]
20002c0a:	695b      	ldr	r3, [r3, #20]
20002c0c:	78fa      	ldrb	r2, [r7, #3]
20002c0e:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
20002c10:	687b      	ldr	r3, [r7, #4]
20002c12:	695b      	ldr	r3, [r3, #20]
20002c14:	f04f 0254 	mov.w	r2, #84	; 0x54
20002c18:	741a      	strb	r2, [r3, #16]
}
20002c1a:	f107 070c 	add.w	r7, r7, #12
20002c1e:	46bd      	mov	sp, r7
20002c20:	bc80      	pop	{r7}
20002c22:	4770      	bx	lr

20002c24 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002c24:	b580      	push	{r7, lr}
20002c26:	b082      	sub	sp, #8
20002c28:	af00      	add	r7, sp, #0
20002c2a:	6078      	str	r0, [r7, #4]
20002c2c:	460b      	mov	r3, r1
20002c2e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002c30:	687a      	ldr	r2, [r7, #4]
20002c32:	f24a 1320 	movw	r3, #41248	; 0xa120
20002c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c3a:	429a      	cmp	r2, r3
20002c3c:	d007      	beq.n	20002c4e <MSS_I2C_enable_smbus_irq+0x2a>
20002c3e:	687a      	ldr	r2, [r7, #4]
20002c40:	f24a 1394 	movw	r3, #41364	; 0xa194
20002c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c48:	429a      	cmp	r2, r3
20002c4a:	d000      	beq.n	20002c4e <MSS_I2C_enable_smbus_irq+0x2a>
20002c4c:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
20002c4e:	687a      	ldr	r2, [r7, #4]
20002c50:	f24a 1320 	movw	r3, #41248	; 0xa120
20002c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c58:	429a      	cmp	r2, r3
20002c5a:	d127      	bne.n	20002cac <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002c5c:	78fb      	ldrb	r3, [r7, #3]
20002c5e:	f003 0301 	and.w	r3, r3, #1
20002c62:	b2db      	uxtb	r3, r3
20002c64:	2b00      	cmp	r3, #0
20002c66:	d00d      	beq.n	20002c84 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
20002c68:	f04f 000f 	mov.w	r0, #15
20002c6c:	f7fe ff70 	bl	20001b50 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002c70:	687b      	ldr	r3, [r7, #4]
20002c72:	69db      	ldr	r3, [r3, #28]
20002c74:	f04f 0201 	mov.w	r2, #1
20002c78:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
20002c7c:	f04f 000f 	mov.w	r0, #15
20002c80:	f7fe ff2c 	bl	20001adc <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002c84:	78fb      	ldrb	r3, [r7, #3]
20002c86:	f003 0302 	and.w	r3, r3, #2
20002c8a:	2b00      	cmp	r3, #0
20002c8c:	d036      	beq.n	20002cfc <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
20002c8e:	f04f 0010 	mov.w	r0, #16
20002c92:	f7fe ff5d 	bl	20001b50 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002c96:	687b      	ldr	r3, [r7, #4]
20002c98:	69db      	ldr	r3, [r3, #28]
20002c9a:	f04f 0201 	mov.w	r2, #1
20002c9e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
20002ca2:	f04f 0010 	mov.w	r0, #16
20002ca6:	f7fe ff19 	bl	20001adc <NVIC_EnableIRQ>
20002caa:	e028      	b.n	20002cfe <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002cac:	78fb      	ldrb	r3, [r7, #3]
20002cae:	f003 0301 	and.w	r3, r3, #1
20002cb2:	b2db      	uxtb	r3, r3
20002cb4:	2b00      	cmp	r3, #0
20002cb6:	d00d      	beq.n	20002cd4 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
20002cb8:	f04f 0012 	mov.w	r0, #18
20002cbc:	f7fe ff48 	bl	20001b50 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002cc0:	687b      	ldr	r3, [r7, #4]
20002cc2:	69db      	ldr	r3, [r3, #28]
20002cc4:	f04f 0201 	mov.w	r2, #1
20002cc8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
20002ccc:	f04f 0012 	mov.w	r0, #18
20002cd0:	f7fe ff04 	bl	20001adc <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002cd4:	78fb      	ldrb	r3, [r7, #3]
20002cd6:	f003 0302 	and.w	r3, r3, #2
20002cda:	2b00      	cmp	r3, #0
20002cdc:	d00f      	beq.n	20002cfe <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
20002cde:	f04f 0013 	mov.w	r0, #19
20002ce2:	f7fe ff35 	bl	20001b50 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002ce6:	687b      	ldr	r3, [r7, #4]
20002ce8:	69db      	ldr	r3, [r3, #28]
20002cea:	f04f 0201 	mov.w	r2, #1
20002cee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
20002cf2:	f04f 0013 	mov.w	r0, #19
20002cf6:	f7fe fef1 	bl	20001adc <NVIC_EnableIRQ>
20002cfa:	e000      	b.n	20002cfe <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
20002cfc:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002cfe:	f107 0708 	add.w	r7, r7, #8
20002d02:	46bd      	mov	sp, r7
20002d04:	bd80      	pop	{r7, pc}
20002d06:	bf00      	nop

20002d08 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002d08:	b580      	push	{r7, lr}
20002d0a:	b082      	sub	sp, #8
20002d0c:	af00      	add	r7, sp, #0
20002d0e:	6078      	str	r0, [r7, #4]
20002d10:	460b      	mov	r3, r1
20002d12:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002d14:	687a      	ldr	r2, [r7, #4]
20002d16:	f24a 1320 	movw	r3, #41248	; 0xa120
20002d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d1e:	429a      	cmp	r2, r3
20002d20:	d007      	beq.n	20002d32 <MSS_I2C_disable_smbus_irq+0x2a>
20002d22:	687a      	ldr	r2, [r7, #4]
20002d24:	f24a 1394 	movw	r3, #41364	; 0xa194
20002d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d2c:	429a      	cmp	r2, r3
20002d2e:	d000      	beq.n	20002d32 <MSS_I2C_disable_smbus_irq+0x2a>
20002d30:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
20002d32:	687a      	ldr	r2, [r7, #4]
20002d34:	f24a 1320 	movw	r3, #41248	; 0xa120
20002d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d3c:	429a      	cmp	r2, r3
20002d3e:	d11f      	bne.n	20002d80 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002d40:	78fb      	ldrb	r3, [r7, #3]
20002d42:	f003 0301 	and.w	r3, r3, #1
20002d46:	b2db      	uxtb	r3, r3
20002d48:	2b00      	cmp	r3, #0
20002d4a:	d009      	beq.n	20002d60 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002d4c:	687b      	ldr	r3, [r7, #4]
20002d4e:	69db      	ldr	r3, [r3, #28]
20002d50:	f04f 0200 	mov.w	r2, #0
20002d54:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
20002d58:	f04f 000f 	mov.w	r0, #15
20002d5c:	f7fe feda 	bl	20001b14 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002d60:	78fb      	ldrb	r3, [r7, #3]
20002d62:	f003 0302 	and.w	r3, r3, #2
20002d66:	2b00      	cmp	r3, #0
20002d68:	d02a      	beq.n	20002dc0 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002d6a:	687b      	ldr	r3, [r7, #4]
20002d6c:	69db      	ldr	r3, [r3, #28]
20002d6e:	f04f 0200 	mov.w	r2, #0
20002d72:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
20002d76:	f04f 0010 	mov.w	r0, #16
20002d7a:	f7fe fecb 	bl	20001b14 <NVIC_DisableIRQ>
20002d7e:	e020      	b.n	20002dc2 <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002d80:	78fb      	ldrb	r3, [r7, #3]
20002d82:	f003 0301 	and.w	r3, r3, #1
20002d86:	b2db      	uxtb	r3, r3
20002d88:	2b00      	cmp	r3, #0
20002d8a:	d009      	beq.n	20002da0 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002d8c:	687b      	ldr	r3, [r7, #4]
20002d8e:	69db      	ldr	r3, [r3, #28]
20002d90:	f04f 0200 	mov.w	r2, #0
20002d94:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
20002d98:	f04f 0012 	mov.w	r0, #18
20002d9c:	f7fe feba 	bl	20001b14 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002da0:	78fb      	ldrb	r3, [r7, #3]
20002da2:	f003 0302 	and.w	r3, r3, #2
20002da6:	2b00      	cmp	r3, #0
20002da8:	d00b      	beq.n	20002dc2 <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002daa:	687b      	ldr	r3, [r7, #4]
20002dac:	69db      	ldr	r3, [r3, #28]
20002dae:	f04f 0200 	mov.w	r2, #0
20002db2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
20002db6:	f04f 0013 	mov.w	r0, #19
20002dba:	f7fe feab 	bl	20001b14 <NVIC_DisableIRQ>
20002dbe:	e000      	b.n	20002dc2 <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
20002dc0:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002dc2:	f107 0708 	add.w	r7, r7, #8
20002dc6:	46bd      	mov	sp, r7
20002dc8:	bd80      	pop	{r7, pc}
20002dca:	bf00      	nop

20002dcc <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002dcc:	b480      	push	{r7}
20002dce:	b083      	sub	sp, #12
20002dd0:	af00      	add	r7, sp, #0
20002dd2:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002dd4:	687b      	ldr	r3, [r7, #4]
20002dd6:	69db      	ldr	r3, [r3, #28]
20002dd8:	f04f 0200 	mov.w	r2, #0
20002ddc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002de0:	f107 070c 	add.w	r7, r7, #12
20002de4:	46bd      	mov	sp, r7
20002de6:	bc80      	pop	{r7}
20002de8:	4770      	bx	lr
20002dea:	bf00      	nop

20002dec <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002dec:	b480      	push	{r7}
20002dee:	b083      	sub	sp, #12
20002df0:	af00      	add	r7, sp, #0
20002df2:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
20002df4:	687b      	ldr	r3, [r7, #4]
20002df6:	69db      	ldr	r3, [r3, #28]
20002df8:	f04f 0201 	mov.w	r2, #1
20002dfc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002e00:	f107 070c 	add.w	r7, r7, #12
20002e04:	46bd      	mov	sp, r7
20002e06:	bc80      	pop	{r7}
20002e08:	4770      	bx	lr
20002e0a:	bf00      	nop

20002e0c <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
20002e0c:	b480      	push	{r7}
20002e0e:	b083      	sub	sp, #12
20002e10:	af00      	add	r7, sp, #0
20002e12:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
20002e14:	687b      	ldr	r3, [r7, #4]
20002e16:	69db      	ldr	r3, [r3, #28]
20002e18:	f04f 0201 	mov.w	r2, #1
20002e1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
20002e20:	f107 070c 	add.w	r7, r7, #12
20002e24:	46bd      	mov	sp, r7
20002e26:	bc80      	pop	{r7}
20002e28:	4770      	bx	lr
20002e2a:	bf00      	nop

20002e2c <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
20002e2c:	b480      	push	{r7}
20002e2e:	b083      	sub	sp, #12
20002e30:	af00      	add	r7, sp, #0
20002e32:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
20002e34:	687b      	ldr	r3, [r7, #4]
20002e36:	69db      	ldr	r3, [r3, #28]
20002e38:	f04f 0200 	mov.w	r2, #0
20002e3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002e40:	f107 070c 	add.w	r7, r7, #12
20002e44:	46bd      	mov	sp, r7
20002e46:	bc80      	pop	{r7}
20002e48:	4770      	bx	lr
20002e4a:	bf00      	nop

20002e4c <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
20002e4c:	b480      	push	{r7}
20002e4e:	b083      	sub	sp, #12
20002e50:	af00      	add	r7, sp, #0
20002e52:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
20002e54:	687b      	ldr	r3, [r7, #4]
20002e56:	69db      	ldr	r3, [r3, #28]
20002e58:	f04f 0201 	mov.w	r2, #1
20002e5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002e60:	f107 070c 	add.w	r7, r7, #12
20002e64:	46bd      	mov	sp, r7
20002e66:	bc80      	pop	{r7}
20002e68:	4770      	bx	lr
20002e6a:	bf00      	nop

20002e6c <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
20002e6c:	b480      	push	{r7}
20002e6e:	b083      	sub	sp, #12
20002e70:	af00      	add	r7, sp, #0
20002e72:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
20002e74:	687b      	ldr	r3, [r7, #4]
20002e76:	699b      	ldr	r3, [r3, #24]
20002e78:	f04f 0201 	mov.w	r2, #1
20002e7c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002e80:	f107 070c 	add.w	r7, r7, #12
20002e84:	46bd      	mov	sp, r7
20002e86:	bc80      	pop	{r7}
20002e88:	4770      	bx	lr
20002e8a:	bf00      	nop

20002e8c <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
20002e8c:	b480      	push	{r7}
20002e8e:	b083      	sub	sp, #12
20002e90:	af00      	add	r7, sp, #0
20002e92:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
20002e94:	687b      	ldr	r3, [r7, #4]
20002e96:	699b      	ldr	r3, [r3, #24]
20002e98:	f04f 0200 	mov.w	r2, #0
20002e9c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002ea0:	f107 070c 	add.w	r7, r7, #12
20002ea4:	46bd      	mov	sp, r7
20002ea6:	bc80      	pop	{r7}
20002ea8:	4770      	bx	lr
20002eaa:	bf00      	nop

20002eac <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
20002eac:	b480      	push	{r7}
20002eae:	b083      	sub	sp, #12
20002eb0:	af00      	add	r7, sp, #0
20002eb2:	6078      	str	r0, [r7, #4]
20002eb4:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
20002eb6:	687b      	ldr	r3, [r7, #4]
20002eb8:	683a      	ldr	r2, [r7, #0]
20002eba:	66da      	str	r2, [r3, #108]	; 0x6c
}
20002ebc:	f107 070c 	add.w	r7, r7, #12
20002ec0:	46bd      	mov	sp, r7
20002ec2:	bc80      	pop	{r7}
20002ec4:	4770      	bx	lr
20002ec6:	bf00      	nop

20002ec8 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
20002ec8:	b480      	push	{r7}
20002eca:	b083      	sub	sp, #12
20002ecc:	af00      	add	r7, sp, #0
20002ece:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
20002ed0:	687b      	ldr	r3, [r7, #4]
20002ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
20002ed4:	4618      	mov	r0, r3
20002ed6:	f107 070c 	add.w	r7, r7, #12
20002eda:	46bd      	mov	sp, r7
20002edc:	bc80      	pop	{r7}
20002ede:	4770      	bx	lr

20002ee0 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20002ee0:	b580      	push	{r7, lr}
20002ee2:	b082      	sub	sp, #8
20002ee4:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
20002ee6:	f000 f879 	bl	20002fdc <__get_PRIMASK>
20002eea:	4603      	mov	r3, r0
20002eec:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
20002eee:	f04f 0001 	mov.w	r0, #1
20002ef2:	f000 f883 	bl	20002ffc <__set_PRIMASK>
    return primask;
20002ef6:	687b      	ldr	r3, [r7, #4]
}
20002ef8:	4618      	mov	r0, r3
20002efa:	f107 0708 	add.w	r7, r7, #8
20002efe:	46bd      	mov	sp, r7
20002f00:	bd80      	pop	{r7, pc}
20002f02:	bf00      	nop

20002f04 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002f04:	b580      	push	{r7, lr}
20002f06:	b082      	sub	sp, #8
20002f08:	af00      	add	r7, sp, #0
20002f0a:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
20002f0c:	6878      	ldr	r0, [r7, #4]
20002f0e:	f000 f875 	bl	20002ffc <__set_PRIMASK>
}
20002f12:	f107 0708 	add.w	r7, r7, #8
20002f16:	46bd      	mov	sp, r7
20002f18:	bd80      	pop	{r7, pc}
20002f1a:	bf00      	nop

20002f1c <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20002f1c:	4668      	mov	r0, sp
20002f1e:	f020 0107 	bic.w	r1, r0, #7
20002f22:	468d      	mov	sp, r1
20002f24:	b589      	push	{r0, r3, r7, lr}
20002f26:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
20002f28:	f24a 1020 	movw	r0, #41248	; 0xa120
20002f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002f30:	f7ff f9ea 	bl	20002308 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20002f34:	f04f 000e 	mov.w	r0, #14
20002f38:	f7fe fe0a 	bl	20001b50 <NVIC_ClearPendingIRQ>
}
20002f3c:	46bd      	mov	sp, r7
20002f3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f42:	4685      	mov	sp, r0
20002f44:	4770      	bx	lr
20002f46:	bf00      	nop

20002f48 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002f48:	4668      	mov	r0, sp
20002f4a:	f020 0107 	bic.w	r1, r0, #7
20002f4e:	468d      	mov	sp, r1
20002f50:	b589      	push	{r0, r3, r7, lr}
20002f52:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20002f54:	f24a 1094 	movw	r0, #41364	; 0xa194
20002f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002f5c:	f7ff f9d4 	bl	20002308 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20002f60:	f04f 0011 	mov.w	r0, #17
20002f64:	f7fe fdf4 	bl	20001b50 <NVIC_ClearPendingIRQ>
}
20002f68:	46bd      	mov	sp, r7
20002f6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f6e:	4685      	mov	sp, r0
20002f70:	4770      	bx	lr
20002f72:	bf00      	nop

20002f74 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
20002f74:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
20002f78:	f3ef 8409 	mrs	r4, PSP
20002f7c:	4620      	mov	r0, r4
20002f7e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20002f80:	4623      	mov	r3, r4
}
20002f82:	4618      	mov	r0, r3

20002f84 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
20002f84:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
20002f86:	f383 8809 	msr	PSP, r3
20002f8a:	4770      	bx	lr

20002f8c <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
20002f8c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
20002f90:	f3ef 8408 	mrs	r4, MSP
20002f94:	4620      	mov	r0, r4
20002f96:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20002f98:	4623      	mov	r3, r4
}
20002f9a:	4618      	mov	r0, r3

20002f9c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
20002f9c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
20002f9e:	f383 8808 	msr	MSP, r3
20002fa2:	4770      	bx	lr

20002fa4 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
20002fa4:	b480      	push	{r7}
20002fa6:	b083      	sub	sp, #12
20002fa8:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002faa:	f04f 0300 	mov.w	r3, #0
20002fae:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20002fb0:	f3ef 8312 	mrs	r3, BASEPRI_MASK
20002fb4:	607b      	str	r3, [r7, #4]
  return(result);
20002fb6:	687b      	ldr	r3, [r7, #4]
}
20002fb8:	4618      	mov	r0, r3
20002fba:	f107 070c 	add.w	r7, r7, #12
20002fbe:	46bd      	mov	sp, r7
20002fc0:	bc80      	pop	{r7}
20002fc2:	4770      	bx	lr

20002fc4 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
20002fc4:	b480      	push	{r7}
20002fc6:	b083      	sub	sp, #12
20002fc8:	af00      	add	r7, sp, #0
20002fca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20002fcc:	687b      	ldr	r3, [r7, #4]
20002fce:	f383 8811 	msr	BASEPRI, r3
}
20002fd2:	f107 070c 	add.w	r7, r7, #12
20002fd6:	46bd      	mov	sp, r7
20002fd8:	bc80      	pop	{r7}
20002fda:	4770      	bx	lr

20002fdc <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20002fdc:	b480      	push	{r7}
20002fde:	b083      	sub	sp, #12
20002fe0:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002fe2:	f04f 0300 	mov.w	r3, #0
20002fe6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20002fe8:	f3ef 8310 	mrs	r3, PRIMASK
20002fec:	607b      	str	r3, [r7, #4]
  return(result);
20002fee:	687b      	ldr	r3, [r7, #4]
}
20002ff0:	4618      	mov	r0, r3
20002ff2:	f107 070c 	add.w	r7, r7, #12
20002ff6:	46bd      	mov	sp, r7
20002ff8:	bc80      	pop	{r7}
20002ffa:	4770      	bx	lr

20002ffc <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20002ffc:	b480      	push	{r7}
20002ffe:	b083      	sub	sp, #12
20003000:	af00      	add	r7, sp, #0
20003002:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20003004:	687b      	ldr	r3, [r7, #4]
20003006:	f383 8810 	msr	PRIMASK, r3
}
2000300a:	f107 070c 	add.w	r7, r7, #12
2000300e:	46bd      	mov	sp, r7
20003010:	bc80      	pop	{r7}
20003012:	4770      	bx	lr

20003014 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
20003014:	b480      	push	{r7}
20003016:	b083      	sub	sp, #12
20003018:	af00      	add	r7, sp, #0
  uint32_t result=0;
2000301a:	f04f 0300 	mov.w	r3, #0
2000301e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20003020:	f3ef 8313 	mrs	r3, FAULTMASK
20003024:	607b      	str	r3, [r7, #4]
  return(result);
20003026:	687b      	ldr	r3, [r7, #4]
}
20003028:	4618      	mov	r0, r3
2000302a:	f107 070c 	add.w	r7, r7, #12
2000302e:	46bd      	mov	sp, r7
20003030:	bc80      	pop	{r7}
20003032:	4770      	bx	lr

20003034 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
20003034:	b480      	push	{r7}
20003036:	b083      	sub	sp, #12
20003038:	af00      	add	r7, sp, #0
2000303a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
2000303c:	687b      	ldr	r3, [r7, #4]
2000303e:	f383 8813 	msr	FAULTMASK, r3
}
20003042:	f107 070c 	add.w	r7, r7, #12
20003046:	46bd      	mov	sp, r7
20003048:	bc80      	pop	{r7}
2000304a:	4770      	bx	lr

2000304c <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
2000304c:	b480      	push	{r7}
2000304e:	b083      	sub	sp, #12
20003050:	af00      	add	r7, sp, #0
  uint32_t result=0;
20003052:	f04f 0300 	mov.w	r3, #0
20003056:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20003058:	f3ef 8314 	mrs	r3, CONTROL
2000305c:	607b      	str	r3, [r7, #4]
  return(result);
2000305e:	687b      	ldr	r3, [r7, #4]
}
20003060:	4618      	mov	r0, r3
20003062:	f107 070c 	add.w	r7, r7, #12
20003066:	46bd      	mov	sp, r7
20003068:	bc80      	pop	{r7}
2000306a:	4770      	bx	lr

2000306c <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
2000306c:	b480      	push	{r7}
2000306e:	b083      	sub	sp, #12
20003070:	af00      	add	r7, sp, #0
20003072:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20003074:	687b      	ldr	r3, [r7, #4]
20003076:	f383 8814 	msr	CONTROL, r3
}
2000307a:	f107 070c 	add.w	r7, r7, #12
2000307e:	46bd      	mov	sp, r7
20003080:	bc80      	pop	{r7}
20003082:	4770      	bx	lr

20003084 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
20003084:	b480      	push	{r7}
20003086:	b085      	sub	sp, #20
20003088:	af00      	add	r7, sp, #0
2000308a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
2000308c:	f04f 0300 	mov.w	r3, #0
20003090:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20003092:	687b      	ldr	r3, [r7, #4]
20003094:	ba1b      	rev	r3, r3
20003096:	60fb      	str	r3, [r7, #12]
  return(result);
20003098:	68fb      	ldr	r3, [r7, #12]
}
2000309a:	4618      	mov	r0, r3
2000309c:	f107 0714 	add.w	r7, r7, #20
200030a0:	46bd      	mov	sp, r7
200030a2:	bc80      	pop	{r7}
200030a4:	4770      	bx	lr
200030a6:	bf00      	nop

200030a8 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
200030a8:	b480      	push	{r7}
200030aa:	b085      	sub	sp, #20
200030ac:	af00      	add	r7, sp, #0
200030ae:	4603      	mov	r3, r0
200030b0:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
200030b2:	f04f 0300 	mov.w	r3, #0
200030b6:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
200030b8:	88fb      	ldrh	r3, [r7, #6]
200030ba:	ba5b      	rev16	r3, r3
200030bc:	60fb      	str	r3, [r7, #12]
  return(result);
200030be:	68fb      	ldr	r3, [r7, #12]
}
200030c0:	4618      	mov	r0, r3
200030c2:	f107 0714 	add.w	r7, r7, #20
200030c6:	46bd      	mov	sp, r7
200030c8:	bc80      	pop	{r7}
200030ca:	4770      	bx	lr

200030cc <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
200030cc:	b480      	push	{r7}
200030ce:	b085      	sub	sp, #20
200030d0:	af00      	add	r7, sp, #0
200030d2:	4603      	mov	r3, r0
200030d4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
200030d6:	f04f 0300 	mov.w	r3, #0
200030da:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
200030dc:	88fb      	ldrh	r3, [r7, #6]
200030de:	badb      	revsh	r3, r3
200030e0:	60fb      	str	r3, [r7, #12]
  return(result);
200030e2:	68fb      	ldr	r3, [r7, #12]
}
200030e4:	4618      	mov	r0, r3
200030e6:	f107 0714 	add.w	r7, r7, #20
200030ea:	46bd      	mov	sp, r7
200030ec:	bc80      	pop	{r7}
200030ee:	4770      	bx	lr

200030f0 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
200030f0:	b480      	push	{r7}
200030f2:	b085      	sub	sp, #20
200030f4:	af00      	add	r7, sp, #0
200030f6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
200030f8:	f04f 0300 	mov.w	r3, #0
200030fc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
200030fe:	687b      	ldr	r3, [r7, #4]
20003100:	fa93 f3a3 	rbit	r3, r3
20003104:	60fb      	str	r3, [r7, #12]
   return(result);
20003106:	68fb      	ldr	r3, [r7, #12]
}
20003108:	4618      	mov	r0, r3
2000310a:	f107 0714 	add.w	r7, r7, #20
2000310e:	46bd      	mov	sp, r7
20003110:	bc80      	pop	{r7}
20003112:	4770      	bx	lr

20003114 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
20003114:	b480      	push	{r7}
20003116:	b085      	sub	sp, #20
20003118:	af00      	add	r7, sp, #0
2000311a:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
2000311c:	f04f 0300 	mov.w	r3, #0
20003120:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20003122:	687b      	ldr	r3, [r7, #4]
20003124:	e8d3 3f4f 	ldrexb	r3, [r3]
20003128:	73fb      	strb	r3, [r7, #15]
   return(result);
2000312a:	7bfb      	ldrb	r3, [r7, #15]
}
2000312c:	4618      	mov	r0, r3
2000312e:	f107 0714 	add.w	r7, r7, #20
20003132:	46bd      	mov	sp, r7
20003134:	bc80      	pop	{r7}
20003136:	4770      	bx	lr

20003138 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
20003138:	b480      	push	{r7}
2000313a:	b085      	sub	sp, #20
2000313c:	af00      	add	r7, sp, #0
2000313e:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
20003140:	f04f 0300 	mov.w	r3, #0
20003144:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20003146:	687b      	ldr	r3, [r7, #4]
20003148:	e8d3 3f5f 	ldrexh	r3, [r3]
2000314c:	81fb      	strh	r3, [r7, #14]
   return(result);
2000314e:	89fb      	ldrh	r3, [r7, #14]
}
20003150:	4618      	mov	r0, r3
20003152:	f107 0714 	add.w	r7, r7, #20
20003156:	46bd      	mov	sp, r7
20003158:	bc80      	pop	{r7}
2000315a:	4770      	bx	lr

2000315c <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
2000315c:	b480      	push	{r7}
2000315e:	b085      	sub	sp, #20
20003160:	af00      	add	r7, sp, #0
20003162:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
20003164:	f04f 0300 	mov.w	r3, #0
20003168:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
2000316a:	687b      	ldr	r3, [r7, #4]
2000316c:	e853 3f00 	ldrex	r3, [r3]
20003170:	60fb      	str	r3, [r7, #12]
   return(result);
20003172:	68fb      	ldr	r3, [r7, #12]
}
20003174:	4618      	mov	r0, r3
20003176:	f107 0714 	add.w	r7, r7, #20
2000317a:	46bd      	mov	sp, r7
2000317c:	bc80      	pop	{r7}
2000317e:	4770      	bx	lr

20003180 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
20003180:	b480      	push	{r7}
20003182:	b085      	sub	sp, #20
20003184:	af00      	add	r7, sp, #0
20003186:	4603      	mov	r3, r0
20003188:	6039      	str	r1, [r7, #0]
2000318a:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
2000318c:	f04f 0300 	mov.w	r3, #0
20003190:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20003192:	683b      	ldr	r3, [r7, #0]
20003194:	79fa      	ldrb	r2, [r7, #7]
20003196:	e8c3 2f41 	strexb	r1, r2, [r3]
2000319a:	460b      	mov	r3, r1
2000319c:	60fb      	str	r3, [r7, #12]
   return(result);
2000319e:	68fb      	ldr	r3, [r7, #12]
}
200031a0:	4618      	mov	r0, r3
200031a2:	f107 0714 	add.w	r7, r7, #20
200031a6:	46bd      	mov	sp, r7
200031a8:	bc80      	pop	{r7}
200031aa:	4770      	bx	lr

200031ac <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
200031ac:	b480      	push	{r7}
200031ae:	b085      	sub	sp, #20
200031b0:	af00      	add	r7, sp, #0
200031b2:	4603      	mov	r3, r0
200031b4:	6039      	str	r1, [r7, #0]
200031b6:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
200031b8:	f04f 0300 	mov.w	r3, #0
200031bc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
200031be:	683b      	ldr	r3, [r7, #0]
200031c0:	88fa      	ldrh	r2, [r7, #6]
200031c2:	e8c3 2f51 	strexh	r1, r2, [r3]
200031c6:	460b      	mov	r3, r1
200031c8:	60fb      	str	r3, [r7, #12]
   return(result);
200031ca:	68fb      	ldr	r3, [r7, #12]
}
200031cc:	4618      	mov	r0, r3
200031ce:	f107 0714 	add.w	r7, r7, #20
200031d2:	46bd      	mov	sp, r7
200031d4:	bc80      	pop	{r7}
200031d6:	4770      	bx	lr

200031d8 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
200031d8:	b480      	push	{r7}
200031da:	b085      	sub	sp, #20
200031dc:	af00      	add	r7, sp, #0
200031de:	6078      	str	r0, [r7, #4]
200031e0:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
200031e2:	f04f 0300 	mov.w	r3, #0
200031e6:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
200031e8:	683b      	ldr	r3, [r7, #0]
200031ea:	687a      	ldr	r2, [r7, #4]
200031ec:	e843 2300 	strex	r3, r2, [r3]
200031f0:	60fb      	str	r3, [r7, #12]
   return(result);
200031f2:	68fb      	ldr	r3, [r7, #12]
}
200031f4:	4618      	mov	r0, r3
200031f6:	f107 0714 	add.w	r7, r7, #20
200031fa:	46bd      	mov	sp, r7
200031fc:	bc80      	pop	{r7}
200031fe:	4770      	bx	lr

20003200 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003200:	b480      	push	{r7}
20003202:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003204:	46bd      	mov	sp, r7
20003206:	bc80      	pop	{r7}
20003208:	4770      	bx	lr
2000320a:	bf00      	nop

2000320c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
2000320c:	b580      	push	{r7, lr}
2000320e:	b08a      	sub	sp, #40	; 0x28
20003210:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003212:	f649 0348 	movw	r3, #38984	; 0x9848
20003216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000321a:	46bc      	mov	ip, r7
2000321c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000321e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003222:	f242 0300 	movw	r3, #8192	; 0x2000
20003226:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000322a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000322c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003230:	f003 0303 	and.w	r3, r3, #3
20003234:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003238:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000323c:	4413      	add	r3, r2
2000323e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003242:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003244:	f242 0300 	movw	r3, #8192	; 0x2000
20003248:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000324c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000324e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003252:	f003 0303 	and.w	r3, r3, #3
20003256:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000325a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000325e:	4413      	add	r3, r2
20003260:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003264:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003266:	f242 0300 	movw	r3, #8192	; 0x2000
2000326a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000326e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003270:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003274:	f003 0303 	and.w	r3, r3, #3
20003278:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000327c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003280:	4413      	add	r3, r2
20003282:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003286:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003288:	f242 0300 	movw	r3, #8192	; 0x2000
2000328c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003292:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003296:	f003 031f 	and.w	r3, r3, #31
2000329a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000329c:	f242 0300 	movw	r3, #8192	; 0x2000
200032a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200032a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200032a6:	ea4f 3353 	mov.w	r3, r3, lsr #13
200032aa:	f003 0301 	and.w	r3, r3, #1
200032ae:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200032b0:	6a3b      	ldr	r3, [r7, #32]
200032b2:	f103 0301 	add.w	r3, r3, #1
200032b6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200032b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200032ba:	2b00      	cmp	r3, #0
200032bc:	d003      	beq.n	200032c6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200032be:	69fb      	ldr	r3, [r7, #28]
200032c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200032c4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200032c6:	f000 f849 	bl	2000335c <GetSystemClock>
200032ca:	4602      	mov	r2, r0
200032cc:	f649 23d0 	movw	r3, #39632	; 0x9ad0
200032d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032d4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200032d6:	f649 23d0 	movw	r3, #39632	; 0x9ad0
200032da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032de:	681a      	ldr	r2, [r3, #0]
200032e0:	693b      	ldr	r3, [r7, #16]
200032e2:	fbb2 f2f3 	udiv	r2, r2, r3
200032e6:	f649 23d4 	movw	r3, #39636	; 0x9ad4
200032ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032ee:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200032f0:	f649 23d0 	movw	r3, #39632	; 0x9ad0
200032f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032f8:	681a      	ldr	r2, [r3, #0]
200032fa:	697b      	ldr	r3, [r7, #20]
200032fc:	fbb2 f2f3 	udiv	r2, r2, r3
20003300:	f649 23d8 	movw	r3, #39640	; 0x9ad8
20003304:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003308:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000330a:	f649 23d0 	movw	r3, #39632	; 0x9ad0
2000330e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003312:	681a      	ldr	r2, [r3, #0]
20003314:	69bb      	ldr	r3, [r7, #24]
20003316:	fbb2 f2f3 	udiv	r2, r2, r3
2000331a:	f649 23dc 	movw	r3, #39644	; 0x9adc
2000331e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003322:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003324:	f649 23d0 	movw	r3, #39632	; 0x9ad0
20003328:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000332c:	681a      	ldr	r2, [r3, #0]
2000332e:	69fb      	ldr	r3, [r7, #28]
20003330:	fbb2 f2f3 	udiv	r2, r2, r3
20003334:	f649 23e0 	movw	r3, #39648	; 0x9ae0
20003338:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000333c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000333e:	f649 23d0 	movw	r3, #39632	; 0x9ad0
20003342:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003346:	681a      	ldr	r2, [r3, #0]
20003348:	f649 23cc 	movw	r3, #39628	; 0x9acc
2000334c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003350:	601a      	str	r2, [r3, #0]
}
20003352:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003356:	46bd      	mov	sp, r7
20003358:	bd80      	pop	{r7, pc}
2000335a:	bf00      	nop

2000335c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
2000335c:	b480      	push	{r7}
2000335e:	b08b      	sub	sp, #44	; 0x2c
20003360:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003362:	f04f 0300 	mov.w	r3, #0
20003366:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003368:	f640 031c 	movw	r3, #2076	; 0x81c
2000336c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003370:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003372:	f240 2330 	movw	r3, #560	; 0x230
20003376:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000337a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000337c:	68fb      	ldr	r3, [r7, #12]
2000337e:	681b      	ldr	r3, [r3, #0]
20003380:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003384:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003386:	693a      	ldr	r2, [r7, #16]
20003388:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000338c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003390:	429a      	cmp	r2, r3
20003392:	d108      	bne.n	200033a6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003394:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003398:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000339c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000339e:	697b      	ldr	r3, [r7, #20]
200033a0:	681b      	ldr	r3, [r3, #0]
200033a2:	607b      	str	r3, [r7, #4]
200033a4:	e03d      	b.n	20003422 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200033a6:	68bb      	ldr	r3, [r7, #8]
200033a8:	681a      	ldr	r2, [r3, #0]
200033aa:	f244 3341 	movw	r3, #17217	; 0x4341
200033ae:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200033b2:	429a      	cmp	r2, r3
200033b4:	d135      	bne.n	20003422 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200033b6:	f640 0340 	movw	r3, #2112	; 0x840
200033ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
200033be:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200033c0:	69bb      	ldr	r3, [r7, #24]
200033c2:	681b      	ldr	r3, [r3, #0]
200033c4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200033c6:	69fb      	ldr	r3, [r7, #28]
200033c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200033cc:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200033ce:	69fa      	ldr	r2, [r7, #28]
200033d0:	f240 3300 	movw	r3, #768	; 0x300
200033d4:	f2c0 0301 	movt	r3, #1
200033d8:	429a      	cmp	r2, r3
200033da:	d922      	bls.n	20003422 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200033dc:	69fa      	ldr	r2, [r7, #28]
200033de:	f64f 73ff 	movw	r3, #65535	; 0xffff
200033e2:	f2c0 0301 	movt	r3, #1
200033e6:	429a      	cmp	r2, r3
200033e8:	d808      	bhi.n	200033fc <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200033ea:	f241 632c 	movw	r3, #5676	; 0x162c
200033ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
200033f2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200033f4:	6a3b      	ldr	r3, [r7, #32]
200033f6:	681b      	ldr	r3, [r3, #0]
200033f8:	607b      	str	r3, [r7, #4]
200033fa:	e012      	b.n	20003422 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200033fc:	69fa      	ldr	r2, [r7, #28]
200033fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003402:	f2c0 0302 	movt	r3, #2
20003406:	429a      	cmp	r2, r3
20003408:	d808      	bhi.n	2000341c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000340a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000340e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003412:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003416:	681b      	ldr	r3, [r3, #0]
20003418:	607b      	str	r3, [r7, #4]
2000341a:	e002      	b.n	20003422 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
2000341c:	f04f 0300 	mov.w	r3, #0
20003420:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003422:	687b      	ldr	r3, [r7, #4]
20003424:	2b00      	cmp	r3, #0
20003426:	d105      	bne.n	20003434 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003428:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000342a:	f647 0340 	movw	r3, #30784	; 0x7840
2000342e:	f2c0 137d 	movt	r3, #381	; 0x17d
20003432:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003434:	687b      	ldr	r3, [r7, #4]
}
20003436:	4618      	mov	r0, r3
20003438:	f107 072c 	add.w	r7, r7, #44	; 0x2c
2000343c:	46bd      	mov	sp, r7
2000343e:	bc80      	pop	{r7}
20003440:	4770      	bx	lr
20003442:	bf00      	nop

20003444 <__errno>:
20003444:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20003448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000344c:	6818      	ldr	r0, [r3, #0]
2000344e:	4770      	bx	lr

20003450 <__libc_init_array>:
20003450:	b570      	push	{r4, r5, r6, lr}
20003452:	f649 26b8 	movw	r6, #39608	; 0x9ab8
20003456:	f649 25b8 	movw	r5, #39608	; 0x9ab8
2000345a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000345e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003462:	1b76      	subs	r6, r6, r5
20003464:	10b6      	asrs	r6, r6, #2
20003466:	d006      	beq.n	20003476 <__libc_init_array+0x26>
20003468:	2400      	movs	r4, #0
2000346a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000346e:	3401      	adds	r4, #1
20003470:	4798      	blx	r3
20003472:	42a6      	cmp	r6, r4
20003474:	d8f9      	bhi.n	2000346a <__libc_init_array+0x1a>
20003476:	f649 25b8 	movw	r5, #39608	; 0x9ab8
2000347a:	f649 26bc 	movw	r6, #39612	; 0x9abc
2000347e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003482:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003486:	1b76      	subs	r6, r6, r5
20003488:	f006 fb0a 	bl	20009aa0 <_init>
2000348c:	10b6      	asrs	r6, r6, #2
2000348e:	d006      	beq.n	2000349e <__libc_init_array+0x4e>
20003490:	2400      	movs	r4, #0
20003492:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003496:	3401      	adds	r4, #1
20003498:	4798      	blx	r3
2000349a:	42a6      	cmp	r6, r4
2000349c:	d8f9      	bhi.n	20003492 <__libc_init_array+0x42>
2000349e:	bd70      	pop	{r4, r5, r6, pc}

200034a0 <memset>:
200034a0:	2a03      	cmp	r2, #3
200034a2:	b2c9      	uxtb	r1, r1
200034a4:	b430      	push	{r4, r5}
200034a6:	d807      	bhi.n	200034b8 <memset+0x18>
200034a8:	b122      	cbz	r2, 200034b4 <memset+0x14>
200034aa:	2300      	movs	r3, #0
200034ac:	54c1      	strb	r1, [r0, r3]
200034ae:	3301      	adds	r3, #1
200034b0:	4293      	cmp	r3, r2
200034b2:	d1fb      	bne.n	200034ac <memset+0xc>
200034b4:	bc30      	pop	{r4, r5}
200034b6:	4770      	bx	lr
200034b8:	eb00 0c02 	add.w	ip, r0, r2
200034bc:	4603      	mov	r3, r0
200034be:	e001      	b.n	200034c4 <memset+0x24>
200034c0:	f803 1c01 	strb.w	r1, [r3, #-1]
200034c4:	f003 0403 	and.w	r4, r3, #3
200034c8:	461a      	mov	r2, r3
200034ca:	3301      	adds	r3, #1
200034cc:	2c00      	cmp	r4, #0
200034ce:	d1f7      	bne.n	200034c0 <memset+0x20>
200034d0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200034d4:	ebc2 040c 	rsb	r4, r2, ip
200034d8:	fb03 f301 	mul.w	r3, r3, r1
200034dc:	e01f      	b.n	2000351e <memset+0x7e>
200034de:	f842 3c40 	str.w	r3, [r2, #-64]
200034e2:	f842 3c3c 	str.w	r3, [r2, #-60]
200034e6:	f842 3c38 	str.w	r3, [r2, #-56]
200034ea:	f842 3c34 	str.w	r3, [r2, #-52]
200034ee:	f842 3c30 	str.w	r3, [r2, #-48]
200034f2:	f842 3c2c 	str.w	r3, [r2, #-44]
200034f6:	f842 3c28 	str.w	r3, [r2, #-40]
200034fa:	f842 3c24 	str.w	r3, [r2, #-36]
200034fe:	f842 3c20 	str.w	r3, [r2, #-32]
20003502:	f842 3c1c 	str.w	r3, [r2, #-28]
20003506:	f842 3c18 	str.w	r3, [r2, #-24]
2000350a:	f842 3c14 	str.w	r3, [r2, #-20]
2000350e:	f842 3c10 	str.w	r3, [r2, #-16]
20003512:	f842 3c0c 	str.w	r3, [r2, #-12]
20003516:	f842 3c08 	str.w	r3, [r2, #-8]
2000351a:	f842 3c04 	str.w	r3, [r2, #-4]
2000351e:	4615      	mov	r5, r2
20003520:	3240      	adds	r2, #64	; 0x40
20003522:	2c3f      	cmp	r4, #63	; 0x3f
20003524:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003528:	dcd9      	bgt.n	200034de <memset+0x3e>
2000352a:	462a      	mov	r2, r5
2000352c:	ebc5 040c 	rsb	r4, r5, ip
20003530:	e007      	b.n	20003542 <memset+0xa2>
20003532:	f842 3c10 	str.w	r3, [r2, #-16]
20003536:	f842 3c0c 	str.w	r3, [r2, #-12]
2000353a:	f842 3c08 	str.w	r3, [r2, #-8]
2000353e:	f842 3c04 	str.w	r3, [r2, #-4]
20003542:	4615      	mov	r5, r2
20003544:	3210      	adds	r2, #16
20003546:	2c0f      	cmp	r4, #15
20003548:	f1a4 0410 	sub.w	r4, r4, #16
2000354c:	dcf1      	bgt.n	20003532 <memset+0x92>
2000354e:	462a      	mov	r2, r5
20003550:	ebc5 050c 	rsb	r5, r5, ip
20003554:	e001      	b.n	2000355a <memset+0xba>
20003556:	f842 3c04 	str.w	r3, [r2, #-4]
2000355a:	4614      	mov	r4, r2
2000355c:	3204      	adds	r2, #4
2000355e:	2d03      	cmp	r5, #3
20003560:	f1a5 0504 	sub.w	r5, r5, #4
20003564:	dcf7      	bgt.n	20003556 <memset+0xb6>
20003566:	e001      	b.n	2000356c <memset+0xcc>
20003568:	f804 1b01 	strb.w	r1, [r4], #1
2000356c:	4564      	cmp	r4, ip
2000356e:	d3fb      	bcc.n	20003568 <memset+0xc8>
20003570:	e7a0      	b.n	200034b4 <memset+0x14>
20003572:	bf00      	nop

20003574 <printf>:
20003574:	b40f      	push	{r0, r1, r2, r3}
20003576:	f649 23e4 	movw	r3, #39652	; 0x9ae4
2000357a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000357e:	b510      	push	{r4, lr}
20003580:	681c      	ldr	r4, [r3, #0]
20003582:	b082      	sub	sp, #8
20003584:	b124      	cbz	r4, 20003590 <printf+0x1c>
20003586:	69a3      	ldr	r3, [r4, #24]
20003588:	b913      	cbnz	r3, 20003590 <printf+0x1c>
2000358a:	4620      	mov	r0, r4
2000358c:	f002 fe94 	bl	200062b8 <__sinit>
20003590:	4620      	mov	r0, r4
20003592:	ac05      	add	r4, sp, #20
20003594:	9a04      	ldr	r2, [sp, #16]
20003596:	4623      	mov	r3, r4
20003598:	6881      	ldr	r1, [r0, #8]
2000359a:	9401      	str	r4, [sp, #4]
2000359c:	f000 f82a 	bl	200035f4 <_vfprintf_r>
200035a0:	b002      	add	sp, #8
200035a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200035a6:	b004      	add	sp, #16
200035a8:	4770      	bx	lr
200035aa:	bf00      	nop

200035ac <_printf_r>:
200035ac:	b40e      	push	{r1, r2, r3}
200035ae:	b510      	push	{r4, lr}
200035b0:	4604      	mov	r4, r0
200035b2:	b083      	sub	sp, #12
200035b4:	b118      	cbz	r0, 200035be <_printf_r+0x12>
200035b6:	6983      	ldr	r3, [r0, #24]
200035b8:	b90b      	cbnz	r3, 200035be <_printf_r+0x12>
200035ba:	f002 fe7d 	bl	200062b8 <__sinit>
200035be:	4620      	mov	r0, r4
200035c0:	ac06      	add	r4, sp, #24
200035c2:	9a05      	ldr	r2, [sp, #20]
200035c4:	4623      	mov	r3, r4
200035c6:	6881      	ldr	r1, [r0, #8]
200035c8:	9401      	str	r4, [sp, #4]
200035ca:	f000 f813 	bl	200035f4 <_vfprintf_r>
200035ce:	b003      	add	sp, #12
200035d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200035d4:	b003      	add	sp, #12
200035d6:	4770      	bx	lr

200035d8 <__sprint_r>:
200035d8:	6893      	ldr	r3, [r2, #8]
200035da:	b510      	push	{r4, lr}
200035dc:	4614      	mov	r4, r2
200035de:	b913      	cbnz	r3, 200035e6 <__sprint_r+0xe>
200035e0:	6053      	str	r3, [r2, #4]
200035e2:	4618      	mov	r0, r3
200035e4:	bd10      	pop	{r4, pc}
200035e6:	f002 ffcb 	bl	20006580 <__sfvwrite_r>
200035ea:	2300      	movs	r3, #0
200035ec:	6063      	str	r3, [r4, #4]
200035ee:	60a3      	str	r3, [r4, #8]
200035f0:	bd10      	pop	{r4, pc}
200035f2:	bf00      	nop

200035f4 <_vfprintf_r>:
200035f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200035f8:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
200035fc:	b083      	sub	sp, #12
200035fe:	460e      	mov	r6, r1
20003600:	4615      	mov	r5, r2
20003602:	469a      	mov	sl, r3
20003604:	4681      	mov	r9, r0
20003606:	f003 f9ab 	bl	20006960 <_localeconv_r>
2000360a:	6800      	ldr	r0, [r0, #0]
2000360c:	901d      	str	r0, [sp, #116]	; 0x74
2000360e:	f1b9 0f00 	cmp.w	r9, #0
20003612:	d004      	beq.n	2000361e <_vfprintf_r+0x2a>
20003614:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003618:	2b00      	cmp	r3, #0
2000361a:	f000 815a 	beq.w	200038d2 <_vfprintf_r+0x2de>
2000361e:	f649 03d4 	movw	r3, #39124	; 0x98d4
20003622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003626:	429e      	cmp	r6, r3
20003628:	bf08      	it	eq
2000362a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000362e:	d010      	beq.n	20003652 <_vfprintf_r+0x5e>
20003630:	f649 03f4 	movw	r3, #39156	; 0x98f4
20003634:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003638:	429e      	cmp	r6, r3
2000363a:	bf08      	it	eq
2000363c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003640:	d007      	beq.n	20003652 <_vfprintf_r+0x5e>
20003642:	f649 1314 	movw	r3, #39188	; 0x9914
20003646:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000364a:	429e      	cmp	r6, r3
2000364c:	bf08      	it	eq
2000364e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003652:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003656:	fa1f f38c 	uxth.w	r3, ip
2000365a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000365e:	d109      	bne.n	20003674 <_vfprintf_r+0x80>
20003660:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003664:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003666:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000366a:	fa1f f38c 	uxth.w	r3, ip
2000366e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003672:	6672      	str	r2, [r6, #100]	; 0x64
20003674:	f013 0f08 	tst.w	r3, #8
20003678:	f001 8301 	beq.w	20004c7e <_vfprintf_r+0x168a>
2000367c:	6932      	ldr	r2, [r6, #16]
2000367e:	2a00      	cmp	r2, #0
20003680:	f001 82fd 	beq.w	20004c7e <_vfprintf_r+0x168a>
20003684:	f003 031a 	and.w	r3, r3, #26
20003688:	2b0a      	cmp	r3, #10
2000368a:	f000 80e0 	beq.w	2000384e <_vfprintf_r+0x25a>
2000368e:	2200      	movs	r2, #0
20003690:	9212      	str	r2, [sp, #72]	; 0x48
20003692:	921a      	str	r2, [sp, #104]	; 0x68
20003694:	2300      	movs	r3, #0
20003696:	921c      	str	r2, [sp, #112]	; 0x70
20003698:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000369c:	9211      	str	r2, [sp, #68]	; 0x44
2000369e:	3404      	adds	r4, #4
200036a0:	9219      	str	r2, [sp, #100]	; 0x64
200036a2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200036a6:	931b      	str	r3, [sp, #108]	; 0x6c
200036a8:	3204      	adds	r2, #4
200036aa:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200036ae:	3228      	adds	r2, #40	; 0x28
200036b0:	3303      	adds	r3, #3
200036b2:	9218      	str	r2, [sp, #96]	; 0x60
200036b4:	9307      	str	r3, [sp, #28]
200036b6:	2300      	movs	r3, #0
200036b8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200036bc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200036c0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200036c4:	782b      	ldrb	r3, [r5, #0]
200036c6:	1e1a      	subs	r2, r3, #0
200036c8:	bf18      	it	ne
200036ca:	2201      	movne	r2, #1
200036cc:	2b25      	cmp	r3, #37	; 0x25
200036ce:	bf0c      	ite	eq
200036d0:	2200      	moveq	r2, #0
200036d2:	f002 0201 	andne.w	r2, r2, #1
200036d6:	b332      	cbz	r2, 20003726 <_vfprintf_r+0x132>
200036d8:	462f      	mov	r7, r5
200036da:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200036de:	1e1a      	subs	r2, r3, #0
200036e0:	bf18      	it	ne
200036e2:	2201      	movne	r2, #1
200036e4:	2b25      	cmp	r3, #37	; 0x25
200036e6:	bf0c      	ite	eq
200036e8:	2200      	moveq	r2, #0
200036ea:	f002 0201 	andne.w	r2, r2, #1
200036ee:	2a00      	cmp	r2, #0
200036f0:	d1f3      	bne.n	200036da <_vfprintf_r+0xe6>
200036f2:	ebb7 0805 	subs.w	r8, r7, r5
200036f6:	bf08      	it	eq
200036f8:	463d      	moveq	r5, r7
200036fa:	d014      	beq.n	20003726 <_vfprintf_r+0x132>
200036fc:	f8c4 8004 	str.w	r8, [r4, #4]
20003700:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003704:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003708:	3301      	adds	r3, #1
2000370a:	6025      	str	r5, [r4, #0]
2000370c:	2b07      	cmp	r3, #7
2000370e:	4442      	add	r2, r8
20003710:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003714:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003718:	dc78      	bgt.n	2000380c <_vfprintf_r+0x218>
2000371a:	3408      	adds	r4, #8
2000371c:	9811      	ldr	r0, [sp, #68]	; 0x44
2000371e:	463d      	mov	r5, r7
20003720:	4440      	add	r0, r8
20003722:	9011      	str	r0, [sp, #68]	; 0x44
20003724:	783b      	ldrb	r3, [r7, #0]
20003726:	2b00      	cmp	r3, #0
20003728:	d07c      	beq.n	20003824 <_vfprintf_r+0x230>
2000372a:	1c6b      	adds	r3, r5, #1
2000372c:	f04f 37ff 	mov.w	r7, #4294967295
20003730:	202b      	movs	r0, #43	; 0x2b
20003732:	f04f 0c20 	mov.w	ip, #32
20003736:	2100      	movs	r1, #0
20003738:	f04f 0200 	mov.w	r2, #0
2000373c:	910f      	str	r1, [sp, #60]	; 0x3c
2000373e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003742:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003746:	786a      	ldrb	r2, [r5, #1]
20003748:	910a      	str	r1, [sp, #40]	; 0x28
2000374a:	1c5d      	adds	r5, r3, #1
2000374c:	f1a2 0320 	sub.w	r3, r2, #32
20003750:	2b58      	cmp	r3, #88	; 0x58
20003752:	f200 8286 	bhi.w	20003c62 <_vfprintf_r+0x66e>
20003756:	e8df f013 	tbh	[pc, r3, lsl #1]
2000375a:	0298      	.short	0x0298
2000375c:	02840284 	.word	0x02840284
20003760:	028402a4 	.word	0x028402a4
20003764:	02840284 	.word	0x02840284
20003768:	02840284 	.word	0x02840284
2000376c:	02ad0284 	.word	0x02ad0284
20003770:	028402ba 	.word	0x028402ba
20003774:	02ca02c1 	.word	0x02ca02c1
20003778:	02e70284 	.word	0x02e70284
2000377c:	02f002f0 	.word	0x02f002f0
20003780:	02f002f0 	.word	0x02f002f0
20003784:	02f002f0 	.word	0x02f002f0
20003788:	02f002f0 	.word	0x02f002f0
2000378c:	028402f0 	.word	0x028402f0
20003790:	02840284 	.word	0x02840284
20003794:	02840284 	.word	0x02840284
20003798:	02840284 	.word	0x02840284
2000379c:	02840284 	.word	0x02840284
200037a0:	03040284 	.word	0x03040284
200037a4:	02840326 	.word	0x02840326
200037a8:	02840326 	.word	0x02840326
200037ac:	02840284 	.word	0x02840284
200037b0:	036a0284 	.word	0x036a0284
200037b4:	02840284 	.word	0x02840284
200037b8:	02840481 	.word	0x02840481
200037bc:	02840284 	.word	0x02840284
200037c0:	02840284 	.word	0x02840284
200037c4:	02840414 	.word	0x02840414
200037c8:	042f0284 	.word	0x042f0284
200037cc:	02840284 	.word	0x02840284
200037d0:	02840284 	.word	0x02840284
200037d4:	02840284 	.word	0x02840284
200037d8:	02840284 	.word	0x02840284
200037dc:	02840284 	.word	0x02840284
200037e0:	0465044f 	.word	0x0465044f
200037e4:	03260326 	.word	0x03260326
200037e8:	03730326 	.word	0x03730326
200037ec:	02840465 	.word	0x02840465
200037f0:	03790284 	.word	0x03790284
200037f4:	03850284 	.word	0x03850284
200037f8:	03ad0396 	.word	0x03ad0396
200037fc:	0284040a 	.word	0x0284040a
20003800:	028403cc 	.word	0x028403cc
20003804:	028403f4 	.word	0x028403f4
20003808:	00c00284 	.word	0x00c00284
2000380c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003810:	4648      	mov	r0, r9
20003812:	4631      	mov	r1, r6
20003814:	320c      	adds	r2, #12
20003816:	f7ff fedf 	bl	200035d8 <__sprint_r>
2000381a:	b958      	cbnz	r0, 20003834 <_vfprintf_r+0x240>
2000381c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003820:	3404      	adds	r4, #4
20003822:	e77b      	b.n	2000371c <_vfprintf_r+0x128>
20003824:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003828:	2b00      	cmp	r3, #0
2000382a:	f041 8192 	bne.w	20004b52 <_vfprintf_r+0x155e>
2000382e:	2300      	movs	r3, #0
20003830:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003834:	89b3      	ldrh	r3, [r6, #12]
20003836:	f013 0f40 	tst.w	r3, #64	; 0x40
2000383a:	d002      	beq.n	20003842 <_vfprintf_r+0x24e>
2000383c:	f04f 30ff 	mov.w	r0, #4294967295
20003840:	9011      	str	r0, [sp, #68]	; 0x44
20003842:	9811      	ldr	r0, [sp, #68]	; 0x44
20003844:	b05f      	add	sp, #380	; 0x17c
20003846:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000384a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000384e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003852:	2b00      	cmp	r3, #0
20003854:	f6ff af1b 	blt.w	2000368e <_vfprintf_r+0x9a>
20003858:	6a37      	ldr	r7, [r6, #32]
2000385a:	f02c 0c02 	bic.w	ip, ip, #2
2000385e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003862:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20003866:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000386a:	340c      	adds	r4, #12
2000386c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003870:	462a      	mov	r2, r5
20003872:	4653      	mov	r3, sl
20003874:	4648      	mov	r0, r9
20003876:	4621      	mov	r1, r4
20003878:	ad1f      	add	r5, sp, #124	; 0x7c
2000387a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
2000387e:	2700      	movs	r7, #0
20003880:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003884:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20003888:	f44f 6580 	mov.w	r5, #1024	; 0x400
2000388c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003890:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003894:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20003898:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
2000389c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200038a0:	f7ff fea8 	bl	200035f4 <_vfprintf_r>
200038a4:	2800      	cmp	r0, #0
200038a6:	9011      	str	r0, [sp, #68]	; 0x44
200038a8:	db09      	blt.n	200038be <_vfprintf_r+0x2ca>
200038aa:	4621      	mov	r1, r4
200038ac:	4648      	mov	r0, r9
200038ae:	f002 fb93 	bl	20005fd8 <_fflush_r>
200038b2:	9911      	ldr	r1, [sp, #68]	; 0x44
200038b4:	42b8      	cmp	r0, r7
200038b6:	bf18      	it	ne
200038b8:	f04f 31ff 	movne.w	r1, #4294967295
200038bc:	9111      	str	r1, [sp, #68]	; 0x44
200038be:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200038c2:	f013 0f40 	tst.w	r3, #64	; 0x40
200038c6:	d0bc      	beq.n	20003842 <_vfprintf_r+0x24e>
200038c8:	89b3      	ldrh	r3, [r6, #12]
200038ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200038ce:	81b3      	strh	r3, [r6, #12]
200038d0:	e7b7      	b.n	20003842 <_vfprintf_r+0x24e>
200038d2:	4648      	mov	r0, r9
200038d4:	f002 fcf0 	bl	200062b8 <__sinit>
200038d8:	e6a1      	b.n	2000361e <_vfprintf_r+0x2a>
200038da:	980a      	ldr	r0, [sp, #40]	; 0x28
200038dc:	f649 0ca4 	movw	ip, #39076	; 0x98a4
200038e0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200038e4:	9216      	str	r2, [sp, #88]	; 0x58
200038e6:	f010 0f20 	tst.w	r0, #32
200038ea:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200038ee:	f000 836e 	beq.w	20003fce <_vfprintf_r+0x9da>
200038f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200038f4:	1dcb      	adds	r3, r1, #7
200038f6:	f023 0307 	bic.w	r3, r3, #7
200038fa:	f103 0208 	add.w	r2, r3, #8
200038fe:	920b      	str	r2, [sp, #44]	; 0x2c
20003900:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003904:	ea5a 020b 	orrs.w	r2, sl, fp
20003908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000390a:	bf0c      	ite	eq
2000390c:	2200      	moveq	r2, #0
2000390e:	2201      	movne	r2, #1
20003910:	4213      	tst	r3, r2
20003912:	f040 866b 	bne.w	200045ec <_vfprintf_r+0xff8>
20003916:	2302      	movs	r3, #2
20003918:	f04f 0100 	mov.w	r1, #0
2000391c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20003920:	2f00      	cmp	r7, #0
20003922:	bfa2      	ittt	ge
20003924:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20003928:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000392c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20003930:	2f00      	cmp	r7, #0
20003932:	bf18      	it	ne
20003934:	f042 0201 	orrne.w	r2, r2, #1
20003938:	2a00      	cmp	r2, #0
2000393a:	f000 841e 	beq.w	2000417a <_vfprintf_r+0xb86>
2000393e:	2b01      	cmp	r3, #1
20003940:	f000 85de 	beq.w	20004500 <_vfprintf_r+0xf0c>
20003944:	2b02      	cmp	r3, #2
20003946:	f000 85c1 	beq.w	200044cc <_vfprintf_r+0xed8>
2000394a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000394c:	9113      	str	r1, [sp, #76]	; 0x4c
2000394e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003952:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20003956:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000395a:	f00a 0007 	and.w	r0, sl, #7
2000395e:	46e3      	mov	fp, ip
20003960:	46c2      	mov	sl, r8
20003962:	3030      	adds	r0, #48	; 0x30
20003964:	ea5a 020b 	orrs.w	r2, sl, fp
20003968:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000396c:	d1ef      	bne.n	2000394e <_vfprintf_r+0x35a>
2000396e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003972:	9113      	str	r1, [sp, #76]	; 0x4c
20003974:	f01c 0f01 	tst.w	ip, #1
20003978:	f040 868c 	bne.w	20004694 <_vfprintf_r+0x10a0>
2000397c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000397e:	1a40      	subs	r0, r0, r1
20003980:	9010      	str	r0, [sp, #64]	; 0x40
20003982:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003986:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003988:	9717      	str	r7, [sp, #92]	; 0x5c
2000398a:	42ba      	cmp	r2, r7
2000398c:	bfb8      	it	lt
2000398e:	463a      	movlt	r2, r7
20003990:	920c      	str	r2, [sp, #48]	; 0x30
20003992:	b113      	cbz	r3, 2000399a <_vfprintf_r+0x3a6>
20003994:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003996:	3201      	adds	r2, #1
20003998:	920c      	str	r2, [sp, #48]	; 0x30
2000399a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000399c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000399e:	f013 0302 	ands.w	r3, r3, #2
200039a2:	9315      	str	r3, [sp, #84]	; 0x54
200039a4:	bf1e      	ittt	ne
200039a6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200039aa:	f10c 0c02 	addne.w	ip, ip, #2
200039ae:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200039b2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200039b6:	9014      	str	r0, [sp, #80]	; 0x50
200039b8:	d14d      	bne.n	20003a56 <_vfprintf_r+0x462>
200039ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
200039bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200039be:	1a8f      	subs	r7, r1, r2
200039c0:	2f00      	cmp	r7, #0
200039c2:	dd48      	ble.n	20003a56 <_vfprintf_r+0x462>
200039c4:	2f10      	cmp	r7, #16
200039c6:	f649 0860 	movw	r8, #39008	; 0x9860
200039ca:	bfd8      	it	le
200039cc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200039d0:	dd30      	ble.n	20003a34 <_vfprintf_r+0x440>
200039d2:	f2c2 0800 	movt	r8, #8192	; 0x2000
200039d6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200039da:	4643      	mov	r3, r8
200039dc:	f04f 0a10 	mov.w	sl, #16
200039e0:	46a8      	mov	r8, r5
200039e2:	f10b 0b0c 	add.w	fp, fp, #12
200039e6:	461d      	mov	r5, r3
200039e8:	e002      	b.n	200039f0 <_vfprintf_r+0x3fc>
200039ea:	3f10      	subs	r7, #16
200039ec:	2f10      	cmp	r7, #16
200039ee:	dd1e      	ble.n	20003a2e <_vfprintf_r+0x43a>
200039f0:	f8c4 a004 	str.w	sl, [r4, #4]
200039f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039f8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200039fc:	3301      	adds	r3, #1
200039fe:	6025      	str	r5, [r4, #0]
20003a00:	3210      	adds	r2, #16
20003a02:	2b07      	cmp	r3, #7
20003a04:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003a08:	f104 0408 	add.w	r4, r4, #8
20003a0c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a10:	ddeb      	ble.n	200039ea <_vfprintf_r+0x3f6>
20003a12:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a16:	4648      	mov	r0, r9
20003a18:	4631      	mov	r1, r6
20003a1a:	465a      	mov	r2, fp
20003a1c:	3404      	adds	r4, #4
20003a1e:	f7ff fddb 	bl	200035d8 <__sprint_r>
20003a22:	2800      	cmp	r0, #0
20003a24:	f47f af06 	bne.w	20003834 <_vfprintf_r+0x240>
20003a28:	3f10      	subs	r7, #16
20003a2a:	2f10      	cmp	r7, #16
20003a2c:	dce0      	bgt.n	200039f0 <_vfprintf_r+0x3fc>
20003a2e:	462b      	mov	r3, r5
20003a30:	4645      	mov	r5, r8
20003a32:	4698      	mov	r8, r3
20003a34:	6067      	str	r7, [r4, #4]
20003a36:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a3a:	f8c4 8000 	str.w	r8, [r4]
20003a3e:	1c5a      	adds	r2, r3, #1
20003a40:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003a44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a48:	19db      	adds	r3, r3, r7
20003a4a:	2a07      	cmp	r2, #7
20003a4c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003a50:	f300 858a 	bgt.w	20004568 <_vfprintf_r+0xf74>
20003a54:	3408      	adds	r4, #8
20003a56:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003a5a:	b19b      	cbz	r3, 20003a84 <_vfprintf_r+0x490>
20003a5c:	2301      	movs	r3, #1
20003a5e:	6063      	str	r3, [r4, #4]
20003a60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a64:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003a68:	3207      	adds	r2, #7
20003a6a:	6022      	str	r2, [r4, #0]
20003a6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a70:	3301      	adds	r3, #1
20003a72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a76:	3201      	adds	r2, #1
20003a78:	2b07      	cmp	r3, #7
20003a7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003a7e:	f300 84b6 	bgt.w	200043ee <_vfprintf_r+0xdfa>
20003a82:	3408      	adds	r4, #8
20003a84:	9b15      	ldr	r3, [sp, #84]	; 0x54
20003a86:	b19b      	cbz	r3, 20003ab0 <_vfprintf_r+0x4bc>
20003a88:	2302      	movs	r3, #2
20003a8a:	6063      	str	r3, [r4, #4]
20003a8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a90:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003a94:	3204      	adds	r2, #4
20003a96:	6022      	str	r2, [r4, #0]
20003a98:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a9c:	3301      	adds	r3, #1
20003a9e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003aa2:	3202      	adds	r2, #2
20003aa4:	2b07      	cmp	r3, #7
20003aa6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003aaa:	f300 84af 	bgt.w	2000440c <_vfprintf_r+0xe18>
20003aae:	3408      	adds	r4, #8
20003ab0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20003ab4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20003ab8:	f000 8376 	beq.w	200041a8 <_vfprintf_r+0xbb4>
20003abc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20003abe:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003ac0:	1a9f      	subs	r7, r3, r2
20003ac2:	2f00      	cmp	r7, #0
20003ac4:	dd43      	ble.n	20003b4e <_vfprintf_r+0x55a>
20003ac6:	2f10      	cmp	r7, #16
20003ac8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004658 <_vfprintf_r+0x1064>
20003acc:	dd2e      	ble.n	20003b2c <_vfprintf_r+0x538>
20003ace:	4643      	mov	r3, r8
20003ad0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003ad4:	46a8      	mov	r8, r5
20003ad6:	f04f 0a10 	mov.w	sl, #16
20003ada:	f10b 0b0c 	add.w	fp, fp, #12
20003ade:	461d      	mov	r5, r3
20003ae0:	e002      	b.n	20003ae8 <_vfprintf_r+0x4f4>
20003ae2:	3f10      	subs	r7, #16
20003ae4:	2f10      	cmp	r7, #16
20003ae6:	dd1e      	ble.n	20003b26 <_vfprintf_r+0x532>
20003ae8:	f8c4 a004 	str.w	sl, [r4, #4]
20003aec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003af0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003af4:	3301      	adds	r3, #1
20003af6:	6025      	str	r5, [r4, #0]
20003af8:	3210      	adds	r2, #16
20003afa:	2b07      	cmp	r3, #7
20003afc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b00:	f104 0408 	add.w	r4, r4, #8
20003b04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b08:	ddeb      	ble.n	20003ae2 <_vfprintf_r+0x4ee>
20003b0a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003b0e:	4648      	mov	r0, r9
20003b10:	4631      	mov	r1, r6
20003b12:	465a      	mov	r2, fp
20003b14:	3404      	adds	r4, #4
20003b16:	f7ff fd5f 	bl	200035d8 <__sprint_r>
20003b1a:	2800      	cmp	r0, #0
20003b1c:	f47f ae8a 	bne.w	20003834 <_vfprintf_r+0x240>
20003b20:	3f10      	subs	r7, #16
20003b22:	2f10      	cmp	r7, #16
20003b24:	dce0      	bgt.n	20003ae8 <_vfprintf_r+0x4f4>
20003b26:	462b      	mov	r3, r5
20003b28:	4645      	mov	r5, r8
20003b2a:	4698      	mov	r8, r3
20003b2c:	6067      	str	r7, [r4, #4]
20003b2e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b32:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b36:	3301      	adds	r3, #1
20003b38:	f8c4 8000 	str.w	r8, [r4]
20003b3c:	19d2      	adds	r2, r2, r7
20003b3e:	2b07      	cmp	r3, #7
20003b40:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b48:	f300 8442 	bgt.w	200043d0 <_vfprintf_r+0xddc>
20003b4c:	3408      	adds	r4, #8
20003b4e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003b52:	f41c 7f80 	tst.w	ip, #256	; 0x100
20003b56:	f040 829d 	bne.w	20004094 <_vfprintf_r+0xaa0>
20003b5a:	9810      	ldr	r0, [sp, #64]	; 0x40
20003b5c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003b5e:	6060      	str	r0, [r4, #4]
20003b60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b64:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b68:	3301      	adds	r3, #1
20003b6a:	6021      	str	r1, [r4, #0]
20003b6c:	1812      	adds	r2, r2, r0
20003b6e:	2b07      	cmp	r3, #7
20003b70:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b74:	bfd8      	it	le
20003b76:	f104 0308 	addle.w	r3, r4, #8
20003b7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b7e:	f300 839b 	bgt.w	200042b8 <_vfprintf_r+0xcc4>
20003b82:	990a      	ldr	r1, [sp, #40]	; 0x28
20003b84:	f011 0f04 	tst.w	r1, #4
20003b88:	d055      	beq.n	20003c36 <_vfprintf_r+0x642>
20003b8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003b8c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20003b90:	ebcc 0702 	rsb	r7, ip, r2
20003b94:	2f00      	cmp	r7, #0
20003b96:	dd4e      	ble.n	20003c36 <_vfprintf_r+0x642>
20003b98:	2f10      	cmp	r7, #16
20003b9a:	f649 0860 	movw	r8, #39008	; 0x9860
20003b9e:	bfd8      	it	le
20003ba0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003ba4:	dd2e      	ble.n	20003c04 <_vfprintf_r+0x610>
20003ba6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20003baa:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003bae:	4642      	mov	r2, r8
20003bb0:	2410      	movs	r4, #16
20003bb2:	46a8      	mov	r8, r5
20003bb4:	f10a 0a0c 	add.w	sl, sl, #12
20003bb8:	4615      	mov	r5, r2
20003bba:	e002      	b.n	20003bc2 <_vfprintf_r+0x5ce>
20003bbc:	3f10      	subs	r7, #16
20003bbe:	2f10      	cmp	r7, #16
20003bc0:	dd1d      	ble.n	20003bfe <_vfprintf_r+0x60a>
20003bc2:	605c      	str	r4, [r3, #4]
20003bc4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003bc8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003bcc:	3201      	adds	r2, #1
20003bce:	601d      	str	r5, [r3, #0]
20003bd0:	3110      	adds	r1, #16
20003bd2:	2a07      	cmp	r2, #7
20003bd4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003bd8:	f103 0308 	add.w	r3, r3, #8
20003bdc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003be0:	ddec      	ble.n	20003bbc <_vfprintf_r+0x5c8>
20003be2:	4648      	mov	r0, r9
20003be4:	4631      	mov	r1, r6
20003be6:	4652      	mov	r2, sl
20003be8:	f7ff fcf6 	bl	200035d8 <__sprint_r>
20003bec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003bf0:	3304      	adds	r3, #4
20003bf2:	2800      	cmp	r0, #0
20003bf4:	f47f ae1e 	bne.w	20003834 <_vfprintf_r+0x240>
20003bf8:	3f10      	subs	r7, #16
20003bfa:	2f10      	cmp	r7, #16
20003bfc:	dce1      	bgt.n	20003bc2 <_vfprintf_r+0x5ce>
20003bfe:	462a      	mov	r2, r5
20003c00:	4645      	mov	r5, r8
20003c02:	4690      	mov	r8, r2
20003c04:	605f      	str	r7, [r3, #4]
20003c06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003c0a:	f8c3 8000 	str.w	r8, [r3]
20003c0e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003c12:	3201      	adds	r2, #1
20003c14:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003c18:	18fb      	adds	r3, r7, r3
20003c1a:	2a07      	cmp	r2, #7
20003c1c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003c20:	dd0b      	ble.n	20003c3a <_vfprintf_r+0x646>
20003c22:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c26:	4648      	mov	r0, r9
20003c28:	4631      	mov	r1, r6
20003c2a:	320c      	adds	r2, #12
20003c2c:	f7ff fcd4 	bl	200035d8 <__sprint_r>
20003c30:	2800      	cmp	r0, #0
20003c32:	f47f adff 	bne.w	20003834 <_vfprintf_r+0x240>
20003c36:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003c3a:	9811      	ldr	r0, [sp, #68]	; 0x44
20003c3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003c3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003c40:	428a      	cmp	r2, r1
20003c42:	bfac      	ite	ge
20003c44:	1880      	addge	r0, r0, r2
20003c46:	1840      	addlt	r0, r0, r1
20003c48:	9011      	str	r0, [sp, #68]	; 0x44
20003c4a:	2b00      	cmp	r3, #0
20003c4c:	f040 8342 	bne.w	200042d4 <_vfprintf_r+0xce0>
20003c50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c54:	2300      	movs	r3, #0
20003c56:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20003c5a:	3404      	adds	r4, #4
20003c5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c60:	e530      	b.n	200036c4 <_vfprintf_r+0xd0>
20003c62:	9216      	str	r2, [sp, #88]	; 0x58
20003c64:	2a00      	cmp	r2, #0
20003c66:	f43f addd 	beq.w	20003824 <_vfprintf_r+0x230>
20003c6a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20003c6e:	2301      	movs	r3, #1
20003c70:	f04f 0c00 	mov.w	ip, #0
20003c74:	3004      	adds	r0, #4
20003c76:	930c      	str	r3, [sp, #48]	; 0x30
20003c78:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20003c7c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003c80:	9013      	str	r0, [sp, #76]	; 0x4c
20003c82:	9310      	str	r3, [sp, #64]	; 0x40
20003c84:	2100      	movs	r1, #0
20003c86:	9117      	str	r1, [sp, #92]	; 0x5c
20003c88:	e687      	b.n	2000399a <_vfprintf_r+0x3a6>
20003c8a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003c8e:	2b00      	cmp	r3, #0
20003c90:	f040 852b 	bne.w	200046ea <_vfprintf_r+0x10f6>
20003c94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003c96:	462b      	mov	r3, r5
20003c98:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003c9c:	782a      	ldrb	r2, [r5, #0]
20003c9e:	910b      	str	r1, [sp, #44]	; 0x2c
20003ca0:	e553      	b.n	2000374a <_vfprintf_r+0x156>
20003ca2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003ca6:	f043 0301 	orr.w	r3, r3, #1
20003caa:	930a      	str	r3, [sp, #40]	; 0x28
20003cac:	462b      	mov	r3, r5
20003cae:	782a      	ldrb	r2, [r5, #0]
20003cb0:	910b      	str	r1, [sp, #44]	; 0x2c
20003cb2:	e54a      	b.n	2000374a <_vfprintf_r+0x156>
20003cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003cb8:	6809      	ldr	r1, [r1, #0]
20003cba:	910f      	str	r1, [sp, #60]	; 0x3c
20003cbc:	1d11      	adds	r1, r2, #4
20003cbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20003cc0:	2b00      	cmp	r3, #0
20003cc2:	f2c0 8780 	blt.w	20004bc6 <_vfprintf_r+0x15d2>
20003cc6:	782a      	ldrb	r2, [r5, #0]
20003cc8:	462b      	mov	r3, r5
20003cca:	910b      	str	r1, [sp, #44]	; 0x2c
20003ccc:	e53d      	b.n	2000374a <_vfprintf_r+0x156>
20003cce:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cd0:	462b      	mov	r3, r5
20003cd2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20003cd6:	782a      	ldrb	r2, [r5, #0]
20003cd8:	910b      	str	r1, [sp, #44]	; 0x2c
20003cda:	e536      	b.n	2000374a <_vfprintf_r+0x156>
20003cdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003ce0:	f043 0304 	orr.w	r3, r3, #4
20003ce4:	930a      	str	r3, [sp, #40]	; 0x28
20003ce6:	462b      	mov	r3, r5
20003ce8:	782a      	ldrb	r2, [r5, #0]
20003cea:	910b      	str	r1, [sp, #44]	; 0x2c
20003cec:	e52d      	b.n	2000374a <_vfprintf_r+0x156>
20003cee:	462b      	mov	r3, r5
20003cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
20003cf4:	2a2a      	cmp	r2, #42	; 0x2a
20003cf6:	f001 80cd 	beq.w	20004e94 <_vfprintf_r+0x18a0>
20003cfa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003cfe:	2909      	cmp	r1, #9
20003d00:	f201 8037 	bhi.w	20004d72 <_vfprintf_r+0x177e>
20003d04:	3502      	adds	r5, #2
20003d06:	2700      	movs	r7, #0
20003d08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20003d0c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003d10:	462b      	mov	r3, r5
20003d12:	3501      	adds	r5, #1
20003d14:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20003d18:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003d1c:	2909      	cmp	r1, #9
20003d1e:	d9f3      	bls.n	20003d08 <_vfprintf_r+0x714>
20003d20:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20003d24:	461d      	mov	r5, r3
20003d26:	e511      	b.n	2000374c <_vfprintf_r+0x158>
20003d28:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003d2a:	462b      	mov	r3, r5
20003d2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003d2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003d32:	920a      	str	r2, [sp, #40]	; 0x28
20003d34:	782a      	ldrb	r2, [r5, #0]
20003d36:	910b      	str	r1, [sp, #44]	; 0x2c
20003d38:	e507      	b.n	2000374a <_vfprintf_r+0x156>
20003d3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003d3e:	f04f 0800 	mov.w	r8, #0
20003d42:	462b      	mov	r3, r5
20003d44:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20003d48:	f813 2b01 	ldrb.w	r2, [r3], #1
20003d4c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003d50:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003d54:	461d      	mov	r5, r3
20003d56:	2909      	cmp	r1, #9
20003d58:	d9f3      	bls.n	20003d42 <_vfprintf_r+0x74e>
20003d5a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20003d5e:	461d      	mov	r5, r3
20003d60:	e4f4      	b.n	2000374c <_vfprintf_r+0x158>
20003d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d64:	9216      	str	r2, [sp, #88]	; 0x58
20003d66:	f043 0310 	orr.w	r3, r3, #16
20003d6a:	930a      	str	r3, [sp, #40]	; 0x28
20003d6c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003d70:	f01c 0f20 	tst.w	ip, #32
20003d74:	f000 815d 	beq.w	20004032 <_vfprintf_r+0xa3e>
20003d78:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003d7a:	1dc3      	adds	r3, r0, #7
20003d7c:	f023 0307 	bic.w	r3, r3, #7
20003d80:	f103 0108 	add.w	r1, r3, #8
20003d84:	910b      	str	r1, [sp, #44]	; 0x2c
20003d86:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003d8a:	f1ba 0f00 	cmp.w	sl, #0
20003d8e:	f17b 0200 	sbcs.w	r2, fp, #0
20003d92:	f2c0 849b 	blt.w	200046cc <_vfprintf_r+0x10d8>
20003d96:	ea5a 030b 	orrs.w	r3, sl, fp
20003d9a:	f04f 0301 	mov.w	r3, #1
20003d9e:	bf0c      	ite	eq
20003da0:	2200      	moveq	r2, #0
20003da2:	2201      	movne	r2, #1
20003da4:	e5bc      	b.n	20003920 <_vfprintf_r+0x32c>
20003da6:	980a      	ldr	r0, [sp, #40]	; 0x28
20003da8:	9216      	str	r2, [sp, #88]	; 0x58
20003daa:	f010 0f08 	tst.w	r0, #8
20003dae:	f000 84ed 	beq.w	2000478c <_vfprintf_r+0x1198>
20003db2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003db4:	1dcb      	adds	r3, r1, #7
20003db6:	f023 0307 	bic.w	r3, r3, #7
20003dba:	f103 0208 	add.w	r2, r3, #8
20003dbe:	920b      	str	r2, [sp, #44]	; 0x2c
20003dc0:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003dc4:	f8d3 a000 	ldr.w	sl, [r3]
20003dc8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003dcc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003dd0:	4650      	mov	r0, sl
20003dd2:	4641      	mov	r1, r8
20003dd4:	f004 f930 	bl	20008038 <__isinfd>
20003dd8:	4683      	mov	fp, r0
20003dda:	2800      	cmp	r0, #0
20003ddc:	f000 8599 	beq.w	20004912 <_vfprintf_r+0x131e>
20003de0:	4650      	mov	r0, sl
20003de2:	2200      	movs	r2, #0
20003de4:	2300      	movs	r3, #0
20003de6:	4641      	mov	r1, r8
20003de8:	f005 f926 	bl	20009038 <__aeabi_dcmplt>
20003dec:	2800      	cmp	r0, #0
20003dee:	f040 850b 	bne.w	20004808 <_vfprintf_r+0x1214>
20003df2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003df6:	f649 0198 	movw	r1, #39064	; 0x9898
20003dfa:	f649 0294 	movw	r2, #39060	; 0x9894
20003dfe:	9816      	ldr	r0, [sp, #88]	; 0x58
20003e00:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003e04:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003e08:	f04f 0c03 	mov.w	ip, #3
20003e0c:	2847      	cmp	r0, #71	; 0x47
20003e0e:	bfd8      	it	le
20003e10:	4611      	movle	r1, r2
20003e12:	9113      	str	r1, [sp, #76]	; 0x4c
20003e14:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e16:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003e1a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20003e1e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003e22:	910a      	str	r1, [sp, #40]	; 0x28
20003e24:	f04f 0c00 	mov.w	ip, #0
20003e28:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003e2c:	e5b1      	b.n	20003992 <_vfprintf_r+0x39e>
20003e2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003e32:	f043 0308 	orr.w	r3, r3, #8
20003e36:	930a      	str	r3, [sp, #40]	; 0x28
20003e38:	462b      	mov	r3, r5
20003e3a:	782a      	ldrb	r2, [r5, #0]
20003e3c:	910b      	str	r1, [sp, #44]	; 0x2c
20003e3e:	e484      	b.n	2000374a <_vfprintf_r+0x156>
20003e40:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e42:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20003e46:	910a      	str	r1, [sp, #40]	; 0x28
20003e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003e4a:	e73c      	b.n	20003cc6 <_vfprintf_r+0x6d2>
20003e4c:	782a      	ldrb	r2, [r5, #0]
20003e4e:	2a6c      	cmp	r2, #108	; 0x6c
20003e50:	f000 8555 	beq.w	200048fe <_vfprintf_r+0x130a>
20003e54:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003e58:	910b      	str	r1, [sp, #44]	; 0x2c
20003e5a:	f043 0310 	orr.w	r3, r3, #16
20003e5e:	930a      	str	r3, [sp, #40]	; 0x28
20003e60:	462b      	mov	r3, r5
20003e62:	e472      	b.n	2000374a <_vfprintf_r+0x156>
20003e64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e66:	f012 0f20 	tst.w	r2, #32
20003e6a:	f000 8482 	beq.w	20004772 <_vfprintf_r+0x117e>
20003e6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003e70:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003e72:	6803      	ldr	r3, [r0, #0]
20003e74:	4610      	mov	r0, r2
20003e76:	ea4f 71e0 	mov.w	r1, r0, asr #31
20003e7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003e7c:	e9c3 0100 	strd	r0, r1, [r3]
20003e80:	f102 0a04 	add.w	sl, r2, #4
20003e84:	e41e      	b.n	200036c4 <_vfprintf_r+0xd0>
20003e86:	9216      	str	r2, [sp, #88]	; 0x58
20003e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e8a:	f012 0320 	ands.w	r3, r2, #32
20003e8e:	f000 80ef 	beq.w	20004070 <_vfprintf_r+0xa7c>
20003e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003e94:	1dda      	adds	r2, r3, #7
20003e96:	2300      	movs	r3, #0
20003e98:	f022 0207 	bic.w	r2, r2, #7
20003e9c:	f102 0c08 	add.w	ip, r2, #8
20003ea0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003ea4:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003ea8:	ea5a 000b 	orrs.w	r0, sl, fp
20003eac:	bf0c      	ite	eq
20003eae:	2200      	moveq	r2, #0
20003eb0:	2201      	movne	r2, #1
20003eb2:	e531      	b.n	20003918 <_vfprintf_r+0x324>
20003eb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003eb6:	2178      	movs	r1, #120	; 0x78
20003eb8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003ebc:	9116      	str	r1, [sp, #88]	; 0x58
20003ebe:	6803      	ldr	r3, [r0, #0]
20003ec0:	f649 00a4 	movw	r0, #39076	; 0x98a4
20003ec4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20003ec8:	2130      	movs	r1, #48	; 0x30
20003eca:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003ece:	f04c 0c02 	orr.w	ip, ip, #2
20003ed2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003ed4:	1e1a      	subs	r2, r3, #0
20003ed6:	bf18      	it	ne
20003ed8:	2201      	movne	r2, #1
20003eda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ede:	469a      	mov	sl, r3
20003ee0:	f04f 0b00 	mov.w	fp, #0
20003ee4:	3104      	adds	r1, #4
20003ee6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003eea:	9019      	str	r0, [sp, #100]	; 0x64
20003eec:	2302      	movs	r3, #2
20003eee:	910b      	str	r1, [sp, #44]	; 0x2c
20003ef0:	e512      	b.n	20003918 <_vfprintf_r+0x324>
20003ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003ef4:	9216      	str	r2, [sp, #88]	; 0x58
20003ef6:	f04f 0200 	mov.w	r2, #0
20003efa:	1d18      	adds	r0, r3, #4
20003efc:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003f00:	681b      	ldr	r3, [r3, #0]
20003f02:	900b      	str	r0, [sp, #44]	; 0x2c
20003f04:	9313      	str	r3, [sp, #76]	; 0x4c
20003f06:	2b00      	cmp	r3, #0
20003f08:	f000 86c6 	beq.w	20004c98 <_vfprintf_r+0x16a4>
20003f0c:	2f00      	cmp	r7, #0
20003f0e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003f10:	f2c0 868f 	blt.w	20004c32 <_vfprintf_r+0x163e>
20003f14:	2100      	movs	r1, #0
20003f16:	463a      	mov	r2, r7
20003f18:	f003 f8a6 	bl	20007068 <memchr>
20003f1c:	4603      	mov	r3, r0
20003f1e:	2800      	cmp	r0, #0
20003f20:	f000 86f5 	beq.w	20004d0e <_vfprintf_r+0x171a>
20003f24:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003f26:	1a1b      	subs	r3, r3, r0
20003f28:	9310      	str	r3, [sp, #64]	; 0x40
20003f2a:	42bb      	cmp	r3, r7
20003f2c:	f340 85be 	ble.w	20004aac <_vfprintf_r+0x14b8>
20003f30:	9710      	str	r7, [sp, #64]	; 0x40
20003f32:	2100      	movs	r1, #0
20003f34:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003f38:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003f3c:	970c      	str	r7, [sp, #48]	; 0x30
20003f3e:	9117      	str	r1, [sp, #92]	; 0x5c
20003f40:	e527      	b.n	20003992 <_vfprintf_r+0x39e>
20003f42:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003f46:	9216      	str	r2, [sp, #88]	; 0x58
20003f48:	f01c 0f20 	tst.w	ip, #32
20003f4c:	d023      	beq.n	20003f96 <_vfprintf_r+0x9a2>
20003f4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003f50:	2301      	movs	r3, #1
20003f52:	1dc2      	adds	r2, r0, #7
20003f54:	f022 0207 	bic.w	r2, r2, #7
20003f58:	f102 0108 	add.w	r1, r2, #8
20003f5c:	910b      	str	r1, [sp, #44]	; 0x2c
20003f5e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003f62:	ea5a 020b 	orrs.w	r2, sl, fp
20003f66:	bf0c      	ite	eq
20003f68:	2200      	moveq	r2, #0
20003f6a:	2201      	movne	r2, #1
20003f6c:	e4d4      	b.n	20003918 <_vfprintf_r+0x324>
20003f6e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003f70:	462b      	mov	r3, r5
20003f72:	f041 0120 	orr.w	r1, r1, #32
20003f76:	910a      	str	r1, [sp, #40]	; 0x28
20003f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f7a:	782a      	ldrb	r2, [r5, #0]
20003f7c:	910b      	str	r1, [sp, #44]	; 0x2c
20003f7e:	f7ff bbe4 	b.w	2000374a <_vfprintf_r+0x156>
20003f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f84:	9216      	str	r2, [sp, #88]	; 0x58
20003f86:	f043 0310 	orr.w	r3, r3, #16
20003f8a:	930a      	str	r3, [sp, #40]	; 0x28
20003f8c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003f90:	f01c 0f20 	tst.w	ip, #32
20003f94:	d1db      	bne.n	20003f4e <_vfprintf_r+0x95a>
20003f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f98:	f013 0f10 	tst.w	r3, #16
20003f9c:	f000 83d5 	beq.w	2000474a <_vfprintf_r+0x1156>
20003fa0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003fa2:	2301      	movs	r3, #1
20003fa4:	1d02      	adds	r2, r0, #4
20003fa6:	920b      	str	r2, [sp, #44]	; 0x2c
20003fa8:	6801      	ldr	r1, [r0, #0]
20003faa:	1e0a      	subs	r2, r1, #0
20003fac:	bf18      	it	ne
20003fae:	2201      	movne	r2, #1
20003fb0:	468a      	mov	sl, r1
20003fb2:	f04f 0b00 	mov.w	fp, #0
20003fb6:	e4af      	b.n	20003918 <_vfprintf_r+0x324>
20003fb8:	980a      	ldr	r0, [sp, #40]	; 0x28
20003fba:	9216      	str	r2, [sp, #88]	; 0x58
20003fbc:	f649 0280 	movw	r2, #39040	; 0x9880
20003fc0:	f010 0f20 	tst.w	r0, #32
20003fc4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003fc8:	9219      	str	r2, [sp, #100]	; 0x64
20003fca:	f47f ac92 	bne.w	200038f2 <_vfprintf_r+0x2fe>
20003fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003fd0:	f013 0f10 	tst.w	r3, #16
20003fd4:	f040 831a 	bne.w	2000460c <_vfprintf_r+0x1018>
20003fd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003fda:	f012 0f40 	tst.w	r2, #64	; 0x40
20003fde:	f000 8315 	beq.w	2000460c <_vfprintf_r+0x1018>
20003fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003fe4:	f103 0c04 	add.w	ip, r3, #4
20003fe8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003fec:	f8b3 a000 	ldrh.w	sl, [r3]
20003ff0:	46d2      	mov	sl, sl
20003ff2:	f04f 0b00 	mov.w	fp, #0
20003ff6:	e485      	b.n	20003904 <_vfprintf_r+0x310>
20003ff8:	9216      	str	r2, [sp, #88]	; 0x58
20003ffa:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003ffe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004000:	f04f 0c01 	mov.w	ip, #1
20004004:	f04f 0000 	mov.w	r0, #0
20004008:	3104      	adds	r1, #4
2000400a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000400e:	6813      	ldr	r3, [r2, #0]
20004010:	3204      	adds	r2, #4
20004012:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004016:	920b      	str	r2, [sp, #44]	; 0x2c
20004018:	9113      	str	r1, [sp, #76]	; 0x4c
2000401a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000401e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20004022:	e62f      	b.n	20003c84 <_vfprintf_r+0x690>
20004024:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004028:	9216      	str	r2, [sp, #88]	; 0x58
2000402a:	f01c 0f20 	tst.w	ip, #32
2000402e:	f47f aea3 	bne.w	20003d78 <_vfprintf_r+0x784>
20004032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004034:	f012 0f10 	tst.w	r2, #16
20004038:	f040 82f1 	bne.w	2000461e <_vfprintf_r+0x102a>
2000403c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000403e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004042:	f000 82ec 	beq.w	2000461e <_vfprintf_r+0x102a>
20004046:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004048:	f103 0c04 	add.w	ip, r3, #4
2000404c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004050:	f9b3 a000 	ldrsh.w	sl, [r3]
20004054:	46d2      	mov	sl, sl
20004056:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000405a:	e696      	b.n	20003d8a <_vfprintf_r+0x796>
2000405c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000405e:	9216      	str	r2, [sp, #88]	; 0x58
20004060:	f041 0110 	orr.w	r1, r1, #16
20004064:	910a      	str	r1, [sp, #40]	; 0x28
20004066:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004068:	f012 0320 	ands.w	r3, r2, #32
2000406c:	f47f af11 	bne.w	20003e92 <_vfprintf_r+0x89e>
20004070:	990a      	ldr	r1, [sp, #40]	; 0x28
20004072:	f011 0210 	ands.w	r2, r1, #16
20004076:	f000 8354 	beq.w	20004722 <_vfprintf_r+0x112e>
2000407a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000407c:	f102 0c04 	add.w	ip, r2, #4
20004080:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004084:	6811      	ldr	r1, [r2, #0]
20004086:	1e0a      	subs	r2, r1, #0
20004088:	bf18      	it	ne
2000408a:	2201      	movne	r2, #1
2000408c:	468a      	mov	sl, r1
2000408e:	f04f 0b00 	mov.w	fp, #0
20004092:	e441      	b.n	20003918 <_vfprintf_r+0x324>
20004094:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004096:	2a65      	cmp	r2, #101	; 0x65
20004098:	f340 8128 	ble.w	200042ec <_vfprintf_r+0xcf8>
2000409c:	9812      	ldr	r0, [sp, #72]	; 0x48
2000409e:	2200      	movs	r2, #0
200040a0:	2300      	movs	r3, #0
200040a2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200040a4:	f004 ffbe 	bl	20009024 <__aeabi_dcmpeq>
200040a8:	2800      	cmp	r0, #0
200040aa:	f000 81be 	beq.w	2000442a <_vfprintf_r+0xe36>
200040ae:	2301      	movs	r3, #1
200040b0:	6063      	str	r3, [r4, #4]
200040b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200040b6:	f649 03c0 	movw	r3, #39104	; 0x98c0
200040ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040be:	6023      	str	r3, [r4, #0]
200040c0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200040c4:	3201      	adds	r2, #1
200040c6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200040ca:	3301      	adds	r3, #1
200040cc:	2a07      	cmp	r2, #7
200040ce:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200040d2:	bfd8      	it	le
200040d4:	f104 0308 	addle.w	r3, r4, #8
200040d8:	f300 839b 	bgt.w	20004812 <_vfprintf_r+0x121e>
200040dc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200040e0:	981a      	ldr	r0, [sp, #104]	; 0x68
200040e2:	4282      	cmp	r2, r0
200040e4:	db04      	blt.n	200040f0 <_vfprintf_r+0xafc>
200040e6:	990a      	ldr	r1, [sp, #40]	; 0x28
200040e8:	f011 0f01 	tst.w	r1, #1
200040ec:	f43f ad49 	beq.w	20003b82 <_vfprintf_r+0x58e>
200040f0:	2201      	movs	r2, #1
200040f2:	605a      	str	r2, [r3, #4]
200040f4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200040f8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200040fc:	3201      	adds	r2, #1
200040fe:	981d      	ldr	r0, [sp, #116]	; 0x74
20004100:	3101      	adds	r1, #1
20004102:	2a07      	cmp	r2, #7
20004104:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004108:	6018      	str	r0, [r3, #0]
2000410a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000410e:	f300 855f 	bgt.w	20004bd0 <_vfprintf_r+0x15dc>
20004112:	3308      	adds	r3, #8
20004114:	991a      	ldr	r1, [sp, #104]	; 0x68
20004116:	1e4f      	subs	r7, r1, #1
20004118:	2f00      	cmp	r7, #0
2000411a:	f77f ad32 	ble.w	20003b82 <_vfprintf_r+0x58e>
2000411e:	2f10      	cmp	r7, #16
20004120:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004658 <_vfprintf_r+0x1064>
20004124:	f340 82ea 	ble.w	200046fc <_vfprintf_r+0x1108>
20004128:	4642      	mov	r2, r8
2000412a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000412e:	46a8      	mov	r8, r5
20004130:	2410      	movs	r4, #16
20004132:	f10a 0a0c 	add.w	sl, sl, #12
20004136:	4615      	mov	r5, r2
20004138:	e003      	b.n	20004142 <_vfprintf_r+0xb4e>
2000413a:	3f10      	subs	r7, #16
2000413c:	2f10      	cmp	r7, #16
2000413e:	f340 82da 	ble.w	200046f6 <_vfprintf_r+0x1102>
20004142:	605c      	str	r4, [r3, #4]
20004144:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004148:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000414c:	3201      	adds	r2, #1
2000414e:	601d      	str	r5, [r3, #0]
20004150:	3110      	adds	r1, #16
20004152:	2a07      	cmp	r2, #7
20004154:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004158:	f103 0308 	add.w	r3, r3, #8
2000415c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004160:	ddeb      	ble.n	2000413a <_vfprintf_r+0xb46>
20004162:	4648      	mov	r0, r9
20004164:	4631      	mov	r1, r6
20004166:	4652      	mov	r2, sl
20004168:	f7ff fa36 	bl	200035d8 <__sprint_r>
2000416c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004170:	3304      	adds	r3, #4
20004172:	2800      	cmp	r0, #0
20004174:	d0e1      	beq.n	2000413a <_vfprintf_r+0xb46>
20004176:	f7ff bb5d 	b.w	20003834 <_vfprintf_r+0x240>
2000417a:	b97b      	cbnz	r3, 2000419c <_vfprintf_r+0xba8>
2000417c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000417e:	f011 0f01 	tst.w	r1, #1
20004182:	d00b      	beq.n	2000419c <_vfprintf_r+0xba8>
20004184:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004188:	2330      	movs	r3, #48	; 0x30
2000418a:	3204      	adds	r2, #4
2000418c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004190:	3227      	adds	r2, #39	; 0x27
20004192:	2301      	movs	r3, #1
20004194:	9213      	str	r2, [sp, #76]	; 0x4c
20004196:	9310      	str	r3, [sp, #64]	; 0x40
20004198:	f7ff bbf3 	b.w	20003982 <_vfprintf_r+0x38e>
2000419c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000419e:	2100      	movs	r1, #0
200041a0:	9110      	str	r1, [sp, #64]	; 0x40
200041a2:	9013      	str	r0, [sp, #76]	; 0x4c
200041a4:	f7ff bbed 	b.w	20003982 <_vfprintf_r+0x38e>
200041a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200041aa:	990c      	ldr	r1, [sp, #48]	; 0x30
200041ac:	1a47      	subs	r7, r0, r1
200041ae:	2f00      	cmp	r7, #0
200041b0:	f77f ac84 	ble.w	20003abc <_vfprintf_r+0x4c8>
200041b4:	2f10      	cmp	r7, #16
200041b6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004658 <_vfprintf_r+0x1064>
200041ba:	dd2e      	ble.n	2000421a <_vfprintf_r+0xc26>
200041bc:	4643      	mov	r3, r8
200041be:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200041c2:	46a8      	mov	r8, r5
200041c4:	f04f 0a10 	mov.w	sl, #16
200041c8:	f10b 0b0c 	add.w	fp, fp, #12
200041cc:	461d      	mov	r5, r3
200041ce:	e002      	b.n	200041d6 <_vfprintf_r+0xbe2>
200041d0:	3f10      	subs	r7, #16
200041d2:	2f10      	cmp	r7, #16
200041d4:	dd1e      	ble.n	20004214 <_vfprintf_r+0xc20>
200041d6:	f8c4 a004 	str.w	sl, [r4, #4]
200041da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200041e2:	3301      	adds	r3, #1
200041e4:	6025      	str	r5, [r4, #0]
200041e6:	3210      	adds	r2, #16
200041e8:	2b07      	cmp	r3, #7
200041ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200041ee:	f104 0408 	add.w	r4, r4, #8
200041f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200041f6:	ddeb      	ble.n	200041d0 <_vfprintf_r+0xbdc>
200041f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041fc:	4648      	mov	r0, r9
200041fe:	4631      	mov	r1, r6
20004200:	465a      	mov	r2, fp
20004202:	3404      	adds	r4, #4
20004204:	f7ff f9e8 	bl	200035d8 <__sprint_r>
20004208:	2800      	cmp	r0, #0
2000420a:	f47f ab13 	bne.w	20003834 <_vfprintf_r+0x240>
2000420e:	3f10      	subs	r7, #16
20004210:	2f10      	cmp	r7, #16
20004212:	dce0      	bgt.n	200041d6 <_vfprintf_r+0xbe2>
20004214:	462b      	mov	r3, r5
20004216:	4645      	mov	r5, r8
20004218:	4698      	mov	r8, r3
2000421a:	6067      	str	r7, [r4, #4]
2000421c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004220:	f8c4 8000 	str.w	r8, [r4]
20004224:	1c5a      	adds	r2, r3, #1
20004226:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000422a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000422e:	19db      	adds	r3, r3, r7
20004230:	2a07      	cmp	r2, #7
20004232:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004236:	f300 823a 	bgt.w	200046ae <_vfprintf_r+0x10ba>
2000423a:	3408      	adds	r4, #8
2000423c:	e43e      	b.n	20003abc <_vfprintf_r+0x4c8>
2000423e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004240:	6063      	str	r3, [r4, #4]
20004242:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004246:	6021      	str	r1, [r4, #0]
20004248:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000424c:	3201      	adds	r2, #1
2000424e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004252:	18cb      	adds	r3, r1, r3
20004254:	2a07      	cmp	r2, #7
20004256:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000425a:	f300 8549 	bgt.w	20004cf0 <_vfprintf_r+0x16fc>
2000425e:	3408      	adds	r4, #8
20004260:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004262:	2301      	movs	r3, #1
20004264:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004268:	6063      	str	r3, [r4, #4]
2000426a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000426e:	6022      	str	r2, [r4, #0]
20004270:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004274:	3301      	adds	r3, #1
20004276:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000427a:	3201      	adds	r2, #1
2000427c:	2b07      	cmp	r3, #7
2000427e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004282:	bfd8      	it	le
20004284:	f104 0308 	addle.w	r3, r4, #8
20004288:	f300 8523 	bgt.w	20004cd2 <_vfprintf_r+0x16de>
2000428c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000428e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004292:	19c7      	adds	r7, r0, r7
20004294:	981a      	ldr	r0, [sp, #104]	; 0x68
20004296:	601f      	str	r7, [r3, #0]
20004298:	1a81      	subs	r1, r0, r2
2000429a:	6059      	str	r1, [r3, #4]
2000429c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200042a0:	1a8a      	subs	r2, r1, r2
200042a2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200042a6:	1812      	adds	r2, r2, r0
200042a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042ac:	3101      	adds	r1, #1
200042ae:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200042b2:	2907      	cmp	r1, #7
200042b4:	f340 8232 	ble.w	2000471c <_vfprintf_r+0x1128>
200042b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200042bc:	4648      	mov	r0, r9
200042be:	4631      	mov	r1, r6
200042c0:	320c      	adds	r2, #12
200042c2:	f7ff f989 	bl	200035d8 <__sprint_r>
200042c6:	2800      	cmp	r0, #0
200042c8:	f47f aab4 	bne.w	20003834 <_vfprintf_r+0x240>
200042cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200042d0:	3304      	adds	r3, #4
200042d2:	e456      	b.n	20003b82 <_vfprintf_r+0x58e>
200042d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200042d8:	4648      	mov	r0, r9
200042da:	4631      	mov	r1, r6
200042dc:	320c      	adds	r2, #12
200042de:	f7ff f97b 	bl	200035d8 <__sprint_r>
200042e2:	2800      	cmp	r0, #0
200042e4:	f43f acb4 	beq.w	20003c50 <_vfprintf_r+0x65c>
200042e8:	f7ff baa4 	b.w	20003834 <_vfprintf_r+0x240>
200042ec:	991a      	ldr	r1, [sp, #104]	; 0x68
200042ee:	2901      	cmp	r1, #1
200042f0:	dd4c      	ble.n	2000438c <_vfprintf_r+0xd98>
200042f2:	2301      	movs	r3, #1
200042f4:	6063      	str	r3, [r4, #4]
200042f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042fe:	3301      	adds	r3, #1
20004300:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004302:	3201      	adds	r2, #1
20004304:	2b07      	cmp	r3, #7
20004306:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000430a:	6020      	str	r0, [r4, #0]
2000430c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004310:	f300 81b2 	bgt.w	20004678 <_vfprintf_r+0x1084>
20004314:	3408      	adds	r4, #8
20004316:	2301      	movs	r3, #1
20004318:	6063      	str	r3, [r4, #4]
2000431a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000431e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004322:	3301      	adds	r3, #1
20004324:	991d      	ldr	r1, [sp, #116]	; 0x74
20004326:	3201      	adds	r2, #1
20004328:	2b07      	cmp	r3, #7
2000432a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000432e:	6021      	str	r1, [r4, #0]
20004330:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004334:	f300 8192 	bgt.w	2000465c <_vfprintf_r+0x1068>
20004338:	3408      	adds	r4, #8
2000433a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000433c:	2200      	movs	r2, #0
2000433e:	2300      	movs	r3, #0
20004340:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004342:	f004 fe6f 	bl	20009024 <__aeabi_dcmpeq>
20004346:	2800      	cmp	r0, #0
20004348:	f040 811d 	bne.w	20004586 <_vfprintf_r+0xf92>
2000434c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000434e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004350:	1e5a      	subs	r2, r3, #1
20004352:	6062      	str	r2, [r4, #4]
20004354:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004358:	1c41      	adds	r1, r0, #1
2000435a:	6021      	str	r1, [r4, #0]
2000435c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004360:	3301      	adds	r3, #1
20004362:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004366:	188a      	adds	r2, r1, r2
20004368:	2b07      	cmp	r3, #7
2000436a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000436e:	dc21      	bgt.n	200043b4 <_vfprintf_r+0xdc0>
20004370:	3408      	adds	r4, #8
20004372:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004374:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004378:	981c      	ldr	r0, [sp, #112]	; 0x70
2000437a:	6022      	str	r2, [r4, #0]
2000437c:	6063      	str	r3, [r4, #4]
2000437e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004382:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004386:	3301      	adds	r3, #1
20004388:	f7ff bbf0 	b.w	20003b6c <_vfprintf_r+0x578>
2000438c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000438e:	f012 0f01 	tst.w	r2, #1
20004392:	d1ae      	bne.n	200042f2 <_vfprintf_r+0xcfe>
20004394:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004396:	2301      	movs	r3, #1
20004398:	6063      	str	r3, [r4, #4]
2000439a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000439e:	6022      	str	r2, [r4, #0]
200043a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200043a4:	3301      	adds	r3, #1
200043a6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043aa:	3201      	adds	r2, #1
200043ac:	2b07      	cmp	r3, #7
200043ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043b2:	dddd      	ble.n	20004370 <_vfprintf_r+0xd7c>
200043b4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043b8:	4648      	mov	r0, r9
200043ba:	4631      	mov	r1, r6
200043bc:	320c      	adds	r2, #12
200043be:	f7ff f90b 	bl	200035d8 <__sprint_r>
200043c2:	2800      	cmp	r0, #0
200043c4:	f47f aa36 	bne.w	20003834 <_vfprintf_r+0x240>
200043c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200043cc:	3404      	adds	r4, #4
200043ce:	e7d0      	b.n	20004372 <_vfprintf_r+0xd7e>
200043d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043d4:	4648      	mov	r0, r9
200043d6:	4631      	mov	r1, r6
200043d8:	320c      	adds	r2, #12
200043da:	f7ff f8fd 	bl	200035d8 <__sprint_r>
200043de:	2800      	cmp	r0, #0
200043e0:	f47f aa28 	bne.w	20003834 <_vfprintf_r+0x240>
200043e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200043e8:	3404      	adds	r4, #4
200043ea:	f7ff bbb0 	b.w	20003b4e <_vfprintf_r+0x55a>
200043ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043f2:	4648      	mov	r0, r9
200043f4:	4631      	mov	r1, r6
200043f6:	320c      	adds	r2, #12
200043f8:	f7ff f8ee 	bl	200035d8 <__sprint_r>
200043fc:	2800      	cmp	r0, #0
200043fe:	f47f aa19 	bne.w	20003834 <_vfprintf_r+0x240>
20004402:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004406:	3404      	adds	r4, #4
20004408:	f7ff bb3c 	b.w	20003a84 <_vfprintf_r+0x490>
2000440c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004410:	4648      	mov	r0, r9
20004412:	4631      	mov	r1, r6
20004414:	320c      	adds	r2, #12
20004416:	f7ff f8df 	bl	200035d8 <__sprint_r>
2000441a:	2800      	cmp	r0, #0
2000441c:	f47f aa0a 	bne.w	20003834 <_vfprintf_r+0x240>
20004420:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004424:	3404      	adds	r4, #4
20004426:	f7ff bb43 	b.w	20003ab0 <_vfprintf_r+0x4bc>
2000442a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000442e:	2b00      	cmp	r3, #0
20004430:	f340 81fd 	ble.w	2000482e <_vfprintf_r+0x123a>
20004434:	991a      	ldr	r1, [sp, #104]	; 0x68
20004436:	428b      	cmp	r3, r1
20004438:	f6ff af01 	blt.w	2000423e <_vfprintf_r+0xc4a>
2000443c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000443e:	6061      	str	r1, [r4, #4]
20004440:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004444:	6022      	str	r2, [r4, #0]
20004446:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000444a:	3301      	adds	r3, #1
2000444c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004450:	1852      	adds	r2, r2, r1
20004452:	2b07      	cmp	r3, #7
20004454:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004458:	bfd8      	it	le
2000445a:	f104 0308 	addle.w	r3, r4, #8
2000445e:	f300 8429 	bgt.w	20004cb4 <_vfprintf_r+0x16c0>
20004462:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004466:	981a      	ldr	r0, [sp, #104]	; 0x68
20004468:	1a24      	subs	r4, r4, r0
2000446a:	2c00      	cmp	r4, #0
2000446c:	f340 81b3 	ble.w	200047d6 <_vfprintf_r+0x11e2>
20004470:	2c10      	cmp	r4, #16
20004472:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004658 <_vfprintf_r+0x1064>
20004476:	f340 819d 	ble.w	200047b4 <_vfprintf_r+0x11c0>
2000447a:	4642      	mov	r2, r8
2000447c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004480:	46a8      	mov	r8, r5
20004482:	2710      	movs	r7, #16
20004484:	f10a 0a0c 	add.w	sl, sl, #12
20004488:	4615      	mov	r5, r2
2000448a:	e003      	b.n	20004494 <_vfprintf_r+0xea0>
2000448c:	3c10      	subs	r4, #16
2000448e:	2c10      	cmp	r4, #16
20004490:	f340 818d 	ble.w	200047ae <_vfprintf_r+0x11ba>
20004494:	605f      	str	r7, [r3, #4]
20004496:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000449a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000449e:	3201      	adds	r2, #1
200044a0:	601d      	str	r5, [r3, #0]
200044a2:	3110      	adds	r1, #16
200044a4:	2a07      	cmp	r2, #7
200044a6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200044aa:	f103 0308 	add.w	r3, r3, #8
200044ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200044b2:	ddeb      	ble.n	2000448c <_vfprintf_r+0xe98>
200044b4:	4648      	mov	r0, r9
200044b6:	4631      	mov	r1, r6
200044b8:	4652      	mov	r2, sl
200044ba:	f7ff f88d 	bl	200035d8 <__sprint_r>
200044be:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200044c2:	3304      	adds	r3, #4
200044c4:	2800      	cmp	r0, #0
200044c6:	d0e1      	beq.n	2000448c <_vfprintf_r+0xe98>
200044c8:	f7ff b9b4 	b.w	20003834 <_vfprintf_r+0x240>
200044cc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200044ce:	9819      	ldr	r0, [sp, #100]	; 0x64
200044d0:	4613      	mov	r3, r2
200044d2:	9213      	str	r2, [sp, #76]	; 0x4c
200044d4:	f00a 020f 	and.w	r2, sl, #15
200044d8:	ea4f 111a 	mov.w	r1, sl, lsr #4
200044dc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200044e0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200044e4:	5c82      	ldrb	r2, [r0, r2]
200044e6:	468a      	mov	sl, r1
200044e8:	46e3      	mov	fp, ip
200044ea:	ea5a 0c0b 	orrs.w	ip, sl, fp
200044ee:	f803 2d01 	strb.w	r2, [r3, #-1]!
200044f2:	d1ef      	bne.n	200044d4 <_vfprintf_r+0xee0>
200044f4:	9818      	ldr	r0, [sp, #96]	; 0x60
200044f6:	9313      	str	r3, [sp, #76]	; 0x4c
200044f8:	1ac0      	subs	r0, r0, r3
200044fa:	9010      	str	r0, [sp, #64]	; 0x40
200044fc:	f7ff ba41 	b.w	20003982 <_vfprintf_r+0x38e>
20004500:	2209      	movs	r2, #9
20004502:	2300      	movs	r3, #0
20004504:	4552      	cmp	r2, sl
20004506:	eb73 000b 	sbcs.w	r0, r3, fp
2000450a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000450e:	d21f      	bcs.n	20004550 <_vfprintf_r+0xf5c>
20004510:	4623      	mov	r3, r4
20004512:	4644      	mov	r4, r8
20004514:	46b8      	mov	r8, r7
20004516:	461f      	mov	r7, r3
20004518:	4650      	mov	r0, sl
2000451a:	4659      	mov	r1, fp
2000451c:	220a      	movs	r2, #10
2000451e:	2300      	movs	r3, #0
20004520:	f004 fdda 	bl	200090d8 <__aeabi_uldivmod>
20004524:	2300      	movs	r3, #0
20004526:	4650      	mov	r0, sl
20004528:	4659      	mov	r1, fp
2000452a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000452e:	220a      	movs	r2, #10
20004530:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004534:	f004 fdd0 	bl	200090d8 <__aeabi_uldivmod>
20004538:	2209      	movs	r2, #9
2000453a:	2300      	movs	r3, #0
2000453c:	4682      	mov	sl, r0
2000453e:	468b      	mov	fp, r1
20004540:	4552      	cmp	r2, sl
20004542:	eb73 030b 	sbcs.w	r3, r3, fp
20004546:	d3e7      	bcc.n	20004518 <_vfprintf_r+0xf24>
20004548:	463b      	mov	r3, r7
2000454a:	4647      	mov	r7, r8
2000454c:	46a0      	mov	r8, r4
2000454e:	461c      	mov	r4, r3
20004550:	f108 30ff 	add.w	r0, r8, #4294967295
20004554:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004558:	9013      	str	r0, [sp, #76]	; 0x4c
2000455a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000455e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004560:	1a09      	subs	r1, r1, r0
20004562:	9110      	str	r1, [sp, #64]	; 0x40
20004564:	f7ff ba0d 	b.w	20003982 <_vfprintf_r+0x38e>
20004568:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000456c:	4648      	mov	r0, r9
2000456e:	4631      	mov	r1, r6
20004570:	320c      	adds	r2, #12
20004572:	f7ff f831 	bl	200035d8 <__sprint_r>
20004576:	2800      	cmp	r0, #0
20004578:	f47f a95c 	bne.w	20003834 <_vfprintf_r+0x240>
2000457c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004580:	3404      	adds	r4, #4
20004582:	f7ff ba68 	b.w	20003a56 <_vfprintf_r+0x462>
20004586:	991a      	ldr	r1, [sp, #104]	; 0x68
20004588:	1e4f      	subs	r7, r1, #1
2000458a:	2f00      	cmp	r7, #0
2000458c:	f77f aef1 	ble.w	20004372 <_vfprintf_r+0xd7e>
20004590:	2f10      	cmp	r7, #16
20004592:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004658 <_vfprintf_r+0x1064>
20004596:	dd4e      	ble.n	20004636 <_vfprintf_r+0x1042>
20004598:	4643      	mov	r3, r8
2000459a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000459e:	46a8      	mov	r8, r5
200045a0:	f04f 0a10 	mov.w	sl, #16
200045a4:	f10b 0b0c 	add.w	fp, fp, #12
200045a8:	461d      	mov	r5, r3
200045aa:	e002      	b.n	200045b2 <_vfprintf_r+0xfbe>
200045ac:	3f10      	subs	r7, #16
200045ae:	2f10      	cmp	r7, #16
200045b0:	dd3e      	ble.n	20004630 <_vfprintf_r+0x103c>
200045b2:	f8c4 a004 	str.w	sl, [r4, #4]
200045b6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200045ba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200045be:	3301      	adds	r3, #1
200045c0:	6025      	str	r5, [r4, #0]
200045c2:	3210      	adds	r2, #16
200045c4:	2b07      	cmp	r3, #7
200045c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200045ca:	f104 0408 	add.w	r4, r4, #8
200045ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200045d2:	ddeb      	ble.n	200045ac <_vfprintf_r+0xfb8>
200045d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200045d8:	4648      	mov	r0, r9
200045da:	4631      	mov	r1, r6
200045dc:	465a      	mov	r2, fp
200045de:	3404      	adds	r4, #4
200045e0:	f7fe fffa 	bl	200035d8 <__sprint_r>
200045e4:	2800      	cmp	r0, #0
200045e6:	d0e1      	beq.n	200045ac <_vfprintf_r+0xfb8>
200045e8:	f7ff b924 	b.w	20003834 <_vfprintf_r+0x240>
200045ec:	9816      	ldr	r0, [sp, #88]	; 0x58
200045ee:	2130      	movs	r1, #48	; 0x30
200045f0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045f4:	2201      	movs	r2, #1
200045f6:	2302      	movs	r3, #2
200045f8:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200045fc:	f04c 0c02 	orr.w	ip, ip, #2
20004600:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004604:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004608:	f7ff b986 	b.w	20003918 <_vfprintf_r+0x324>
2000460c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000460e:	1d01      	adds	r1, r0, #4
20004610:	6803      	ldr	r3, [r0, #0]
20004612:	910b      	str	r1, [sp, #44]	; 0x2c
20004614:	469a      	mov	sl, r3
20004616:	f04f 0b00 	mov.w	fp, #0
2000461a:	f7ff b973 	b.w	20003904 <_vfprintf_r+0x310>
2000461e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004620:	1d01      	adds	r1, r0, #4
20004622:	6803      	ldr	r3, [r0, #0]
20004624:	910b      	str	r1, [sp, #44]	; 0x2c
20004626:	469a      	mov	sl, r3
20004628:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000462c:	f7ff bbad 	b.w	20003d8a <_vfprintf_r+0x796>
20004630:	462b      	mov	r3, r5
20004632:	4645      	mov	r5, r8
20004634:	4698      	mov	r8, r3
20004636:	6067      	str	r7, [r4, #4]
20004638:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000463c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004640:	3301      	adds	r3, #1
20004642:	f8c4 8000 	str.w	r8, [r4]
20004646:	19d2      	adds	r2, r2, r7
20004648:	2b07      	cmp	r3, #7
2000464a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000464e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004652:	f77f ae8d 	ble.w	20004370 <_vfprintf_r+0xd7c>
20004656:	e6ad      	b.n	200043b4 <_vfprintf_r+0xdc0>
20004658:	20009870 	.word	0x20009870
2000465c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004660:	4648      	mov	r0, r9
20004662:	4631      	mov	r1, r6
20004664:	320c      	adds	r2, #12
20004666:	f7fe ffb7 	bl	200035d8 <__sprint_r>
2000466a:	2800      	cmp	r0, #0
2000466c:	f47f a8e2 	bne.w	20003834 <_vfprintf_r+0x240>
20004670:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004674:	3404      	adds	r4, #4
20004676:	e660      	b.n	2000433a <_vfprintf_r+0xd46>
20004678:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000467c:	4648      	mov	r0, r9
2000467e:	4631      	mov	r1, r6
20004680:	320c      	adds	r2, #12
20004682:	f7fe ffa9 	bl	200035d8 <__sprint_r>
20004686:	2800      	cmp	r0, #0
20004688:	f47f a8d4 	bne.w	20003834 <_vfprintf_r+0x240>
2000468c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004690:	3404      	adds	r4, #4
20004692:	e640      	b.n	20004316 <_vfprintf_r+0xd22>
20004694:	2830      	cmp	r0, #48	; 0x30
20004696:	f000 82ec 	beq.w	20004c72 <_vfprintf_r+0x167e>
2000469a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000469c:	2330      	movs	r3, #48	; 0x30
2000469e:	f800 3d01 	strb.w	r3, [r0, #-1]!
200046a2:	9918      	ldr	r1, [sp, #96]	; 0x60
200046a4:	9013      	str	r0, [sp, #76]	; 0x4c
200046a6:	1a09      	subs	r1, r1, r0
200046a8:	9110      	str	r1, [sp, #64]	; 0x40
200046aa:	f7ff b96a 	b.w	20003982 <_vfprintf_r+0x38e>
200046ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200046b2:	4648      	mov	r0, r9
200046b4:	4631      	mov	r1, r6
200046b6:	320c      	adds	r2, #12
200046b8:	f7fe ff8e 	bl	200035d8 <__sprint_r>
200046bc:	2800      	cmp	r0, #0
200046be:	f47f a8b9 	bne.w	20003834 <_vfprintf_r+0x240>
200046c2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200046c6:	3404      	adds	r4, #4
200046c8:	f7ff b9f8 	b.w	20003abc <_vfprintf_r+0x4c8>
200046cc:	f1da 0a00 	rsbs	sl, sl, #0
200046d0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200046d4:	232d      	movs	r3, #45	; 0x2d
200046d6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200046da:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200046de:	bf0c      	ite	eq
200046e0:	2200      	moveq	r2, #0
200046e2:	2201      	movne	r2, #1
200046e4:	2301      	movs	r3, #1
200046e6:	f7ff b91b 	b.w	20003920 <_vfprintf_r+0x32c>
200046ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046ec:	462b      	mov	r3, r5
200046ee:	782a      	ldrb	r2, [r5, #0]
200046f0:	910b      	str	r1, [sp, #44]	; 0x2c
200046f2:	f7ff b82a 	b.w	2000374a <_vfprintf_r+0x156>
200046f6:	462a      	mov	r2, r5
200046f8:	4645      	mov	r5, r8
200046fa:	4690      	mov	r8, r2
200046fc:	605f      	str	r7, [r3, #4]
200046fe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004702:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004706:	3201      	adds	r2, #1
20004708:	f8c3 8000 	str.w	r8, [r3]
2000470c:	19c9      	adds	r1, r1, r7
2000470e:	2a07      	cmp	r2, #7
20004710:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004714:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004718:	f73f adce 	bgt.w	200042b8 <_vfprintf_r+0xcc4>
2000471c:	3308      	adds	r3, #8
2000471e:	f7ff ba30 	b.w	20003b82 <_vfprintf_r+0x58e>
20004722:	980a      	ldr	r0, [sp, #40]	; 0x28
20004724:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004728:	f000 81ed 	beq.w	20004b06 <_vfprintf_r+0x1512>
2000472c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000472e:	4613      	mov	r3, r2
20004730:	1d0a      	adds	r2, r1, #4
20004732:	920b      	str	r2, [sp, #44]	; 0x2c
20004734:	f8b1 a000 	ldrh.w	sl, [r1]
20004738:	f1ba 0200 	subs.w	r2, sl, #0
2000473c:	bf18      	it	ne
2000473e:	2201      	movne	r2, #1
20004740:	46d2      	mov	sl, sl
20004742:	f04f 0b00 	mov.w	fp, #0
20004746:	f7ff b8e7 	b.w	20003918 <_vfprintf_r+0x324>
2000474a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000474c:	f013 0f40 	tst.w	r3, #64	; 0x40
20004750:	f000 81cc 	beq.w	20004aec <_vfprintf_r+0x14f8>
20004754:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004756:	2301      	movs	r3, #1
20004758:	1d01      	adds	r1, r0, #4
2000475a:	910b      	str	r1, [sp, #44]	; 0x2c
2000475c:	f8b0 a000 	ldrh.w	sl, [r0]
20004760:	f1ba 0200 	subs.w	r2, sl, #0
20004764:	bf18      	it	ne
20004766:	2201      	movne	r2, #1
20004768:	46d2      	mov	sl, sl
2000476a:	f04f 0b00 	mov.w	fp, #0
2000476e:	f7ff b8d3 	b.w	20003918 <_vfprintf_r+0x324>
20004772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004774:	f013 0f10 	tst.w	r3, #16
20004778:	f000 81a4 	beq.w	20004ac4 <_vfprintf_r+0x14d0>
2000477c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000477e:	9911      	ldr	r1, [sp, #68]	; 0x44
20004780:	f100 0a04 	add.w	sl, r0, #4
20004784:	6803      	ldr	r3, [r0, #0]
20004786:	6019      	str	r1, [r3, #0]
20004788:	f7fe bf9c 	b.w	200036c4 <_vfprintf_r+0xd0>
2000478c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000478e:	1dc3      	adds	r3, r0, #7
20004790:	f023 0307 	bic.w	r3, r3, #7
20004794:	f103 0108 	add.w	r1, r3, #8
20004798:	910b      	str	r1, [sp, #44]	; 0x2c
2000479a:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000479e:	f8d3 a000 	ldr.w	sl, [r3]
200047a2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200047a6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200047aa:	f7ff bb11 	b.w	20003dd0 <_vfprintf_r+0x7dc>
200047ae:	462a      	mov	r2, r5
200047b0:	4645      	mov	r5, r8
200047b2:	4690      	mov	r8, r2
200047b4:	605c      	str	r4, [r3, #4]
200047b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200047ba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200047be:	3201      	adds	r2, #1
200047c0:	f8c3 8000 	str.w	r8, [r3]
200047c4:	1909      	adds	r1, r1, r4
200047c6:	2a07      	cmp	r2, #7
200047c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200047cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200047d0:	f300 82ea 	bgt.w	20004da8 <_vfprintf_r+0x17b4>
200047d4:	3308      	adds	r3, #8
200047d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200047d8:	f011 0f01 	tst.w	r1, #1
200047dc:	f43f a9d1 	beq.w	20003b82 <_vfprintf_r+0x58e>
200047e0:	2201      	movs	r2, #1
200047e2:	605a      	str	r2, [r3, #4]
200047e4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200047e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200047ec:	3201      	adds	r2, #1
200047ee:	981d      	ldr	r0, [sp, #116]	; 0x74
200047f0:	3101      	adds	r1, #1
200047f2:	2a07      	cmp	r2, #7
200047f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200047f8:	6018      	str	r0, [r3, #0]
200047fa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200047fe:	f73f ad5b 	bgt.w	200042b8 <_vfprintf_r+0xcc4>
20004802:	3308      	adds	r3, #8
20004804:	f7ff b9bd 	b.w	20003b82 <_vfprintf_r+0x58e>
20004808:	232d      	movs	r3, #45	; 0x2d
2000480a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000480e:	f7ff baf2 	b.w	20003df6 <_vfprintf_r+0x802>
20004812:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004816:	4648      	mov	r0, r9
20004818:	4631      	mov	r1, r6
2000481a:	320c      	adds	r2, #12
2000481c:	f7fe fedc 	bl	200035d8 <__sprint_r>
20004820:	2800      	cmp	r0, #0
20004822:	f47f a807 	bne.w	20003834 <_vfprintf_r+0x240>
20004826:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000482a:	3304      	adds	r3, #4
2000482c:	e456      	b.n	200040dc <_vfprintf_r+0xae8>
2000482e:	2301      	movs	r3, #1
20004830:	6063      	str	r3, [r4, #4]
20004832:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004836:	f649 03c0 	movw	r3, #39104	; 0x98c0
2000483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000483e:	6023      	str	r3, [r4, #0]
20004840:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004844:	3201      	adds	r2, #1
20004846:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000484a:	3301      	adds	r3, #1
2000484c:	2a07      	cmp	r2, #7
2000484e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004852:	bfd8      	it	le
20004854:	f104 0308 	addle.w	r3, r4, #8
20004858:	f300 8187 	bgt.w	20004b6a <_vfprintf_r+0x1576>
2000485c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004860:	b93a      	cbnz	r2, 20004872 <_vfprintf_r+0x127e>
20004862:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004864:	b92a      	cbnz	r2, 20004872 <_vfprintf_r+0x127e>
20004866:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000486a:	f01c 0f01 	tst.w	ip, #1
2000486e:	f43f a988 	beq.w	20003b82 <_vfprintf_r+0x58e>
20004872:	2201      	movs	r2, #1
20004874:	605a      	str	r2, [r3, #4]
20004876:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000487a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000487e:	3201      	adds	r2, #1
20004880:	981d      	ldr	r0, [sp, #116]	; 0x74
20004882:	3101      	adds	r1, #1
20004884:	2a07      	cmp	r2, #7
20004886:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000488a:	6018      	str	r0, [r3, #0]
2000488c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004890:	f300 8179 	bgt.w	20004b86 <_vfprintf_r+0x1592>
20004894:	3308      	adds	r3, #8
20004896:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000489a:	427f      	negs	r7, r7
2000489c:	2f00      	cmp	r7, #0
2000489e:	f340 81b3 	ble.w	20004c08 <_vfprintf_r+0x1614>
200048a2:	2f10      	cmp	r7, #16
200048a4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20004ef8 <_vfprintf_r+0x1904>
200048a8:	f340 81d2 	ble.w	20004c50 <_vfprintf_r+0x165c>
200048ac:	4642      	mov	r2, r8
200048ae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200048b2:	46a8      	mov	r8, r5
200048b4:	2410      	movs	r4, #16
200048b6:	f10a 0a0c 	add.w	sl, sl, #12
200048ba:	4615      	mov	r5, r2
200048bc:	e003      	b.n	200048c6 <_vfprintf_r+0x12d2>
200048be:	3f10      	subs	r7, #16
200048c0:	2f10      	cmp	r7, #16
200048c2:	f340 81c2 	ble.w	20004c4a <_vfprintf_r+0x1656>
200048c6:	605c      	str	r4, [r3, #4]
200048c8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048d0:	3201      	adds	r2, #1
200048d2:	601d      	str	r5, [r3, #0]
200048d4:	3110      	adds	r1, #16
200048d6:	2a07      	cmp	r2, #7
200048d8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200048dc:	f103 0308 	add.w	r3, r3, #8
200048e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048e4:	ddeb      	ble.n	200048be <_vfprintf_r+0x12ca>
200048e6:	4648      	mov	r0, r9
200048e8:	4631      	mov	r1, r6
200048ea:	4652      	mov	r2, sl
200048ec:	f7fe fe74 	bl	200035d8 <__sprint_r>
200048f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200048f4:	3304      	adds	r3, #4
200048f6:	2800      	cmp	r0, #0
200048f8:	d0e1      	beq.n	200048be <_vfprintf_r+0x12ca>
200048fa:	f7fe bf9b 	b.w	20003834 <_vfprintf_r+0x240>
200048fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004900:	1c6b      	adds	r3, r5, #1
20004902:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004904:	f042 0220 	orr.w	r2, r2, #32
20004908:	920a      	str	r2, [sp, #40]	; 0x28
2000490a:	786a      	ldrb	r2, [r5, #1]
2000490c:	910b      	str	r1, [sp, #44]	; 0x2c
2000490e:	f7fe bf1c 	b.w	2000374a <_vfprintf_r+0x156>
20004912:	4650      	mov	r0, sl
20004914:	4641      	mov	r1, r8
20004916:	f003 fba1 	bl	2000805c <__isnand>
2000491a:	2800      	cmp	r0, #0
2000491c:	f040 80ff 	bne.w	20004b1e <_vfprintf_r+0x152a>
20004920:	f1b7 3fff 	cmp.w	r7, #4294967295
20004924:	f000 8251 	beq.w	20004dca <_vfprintf_r+0x17d6>
20004928:	9816      	ldr	r0, [sp, #88]	; 0x58
2000492a:	2867      	cmp	r0, #103	; 0x67
2000492c:	bf14      	ite	ne
2000492e:	2300      	movne	r3, #0
20004930:	2301      	moveq	r3, #1
20004932:	2847      	cmp	r0, #71	; 0x47
20004934:	bf08      	it	eq
20004936:	f043 0301 	orreq.w	r3, r3, #1
2000493a:	b113      	cbz	r3, 20004942 <_vfprintf_r+0x134e>
2000493c:	2f00      	cmp	r7, #0
2000493e:	bf08      	it	eq
20004940:	2701      	moveq	r7, #1
20004942:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20004946:	4643      	mov	r3, r8
20004948:	4652      	mov	r2, sl
2000494a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000494c:	e9c0 2300 	strd	r2, r3, [r0]
20004950:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004954:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20004958:	910a      	str	r1, [sp, #40]	; 0x28
2000495a:	2b00      	cmp	r3, #0
2000495c:	f2c0 8264 	blt.w	20004e28 <_vfprintf_r+0x1834>
20004960:	2100      	movs	r1, #0
20004962:	9117      	str	r1, [sp, #92]	; 0x5c
20004964:	9816      	ldr	r0, [sp, #88]	; 0x58
20004966:	2866      	cmp	r0, #102	; 0x66
20004968:	bf14      	ite	ne
2000496a:	2300      	movne	r3, #0
2000496c:	2301      	moveq	r3, #1
2000496e:	2846      	cmp	r0, #70	; 0x46
20004970:	bf08      	it	eq
20004972:	f043 0301 	orreq.w	r3, r3, #1
20004976:	9310      	str	r3, [sp, #64]	; 0x40
20004978:	2b00      	cmp	r3, #0
2000497a:	f000 81d1 	beq.w	20004d20 <_vfprintf_r+0x172c>
2000497e:	46bc      	mov	ip, r7
20004980:	2303      	movs	r3, #3
20004982:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20004986:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000498a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000498e:	4648      	mov	r0, r9
20004990:	9300      	str	r3, [sp, #0]
20004992:	9102      	str	r1, [sp, #8]
20004994:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20004998:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000499c:	310c      	adds	r1, #12
2000499e:	f8cd c004 	str.w	ip, [sp, #4]
200049a2:	9103      	str	r1, [sp, #12]
200049a4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200049a8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200049ac:	9104      	str	r1, [sp, #16]
200049ae:	f000 fbc7 	bl	20005140 <_dtoa_r>
200049b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200049b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200049b8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200049bc:	bf18      	it	ne
200049be:	2301      	movne	r3, #1
200049c0:	2a47      	cmp	r2, #71	; 0x47
200049c2:	bf0c      	ite	eq
200049c4:	2300      	moveq	r3, #0
200049c6:	f003 0301 	andne.w	r3, r3, #1
200049ca:	9013      	str	r0, [sp, #76]	; 0x4c
200049cc:	b933      	cbnz	r3, 200049dc <_vfprintf_r+0x13e8>
200049ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200049d0:	f013 0f01 	tst.w	r3, #1
200049d4:	bf08      	it	eq
200049d6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200049da:	d016      	beq.n	20004a0a <_vfprintf_r+0x1416>
200049dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200049de:	9910      	ldr	r1, [sp, #64]	; 0x40
200049e0:	eb00 0b0c 	add.w	fp, r0, ip
200049e4:	b131      	cbz	r1, 200049f4 <_vfprintf_r+0x1400>
200049e6:	7803      	ldrb	r3, [r0, #0]
200049e8:	2b30      	cmp	r3, #48	; 0x30
200049ea:	f000 80da 	beq.w	20004ba2 <_vfprintf_r+0x15ae>
200049ee:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200049f2:	449b      	add	fp, r3
200049f4:	4650      	mov	r0, sl
200049f6:	2200      	movs	r2, #0
200049f8:	2300      	movs	r3, #0
200049fa:	4641      	mov	r1, r8
200049fc:	f004 fb12 	bl	20009024 <__aeabi_dcmpeq>
20004a00:	2800      	cmp	r0, #0
20004a02:	f000 81c2 	beq.w	20004d8a <_vfprintf_r+0x1796>
20004a06:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20004a0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004a0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004a0e:	2a67      	cmp	r2, #103	; 0x67
20004a10:	bf14      	ite	ne
20004a12:	2300      	movne	r3, #0
20004a14:	2301      	moveq	r3, #1
20004a16:	2a47      	cmp	r2, #71	; 0x47
20004a18:	bf08      	it	eq
20004a1a:	f043 0301 	orreq.w	r3, r3, #1
20004a1e:	ebc0 000b 	rsb	r0, r0, fp
20004a22:	901a      	str	r0, [sp, #104]	; 0x68
20004a24:	2b00      	cmp	r3, #0
20004a26:	f000 818a 	beq.w	20004d3e <_vfprintf_r+0x174a>
20004a2a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20004a2e:	f111 0f03 	cmn.w	r1, #3
20004a32:	9110      	str	r1, [sp, #64]	; 0x40
20004a34:	db02      	blt.n	20004a3c <_vfprintf_r+0x1448>
20004a36:	428f      	cmp	r7, r1
20004a38:	f280 818c 	bge.w	20004d54 <_vfprintf_r+0x1760>
20004a3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004a3e:	3a02      	subs	r2, #2
20004a40:	9216      	str	r2, [sp, #88]	; 0x58
20004a42:	9910      	ldr	r1, [sp, #64]	; 0x40
20004a44:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004a46:	1e4b      	subs	r3, r1, #1
20004a48:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004a4c:	2b00      	cmp	r3, #0
20004a4e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20004a52:	f2c0 8234 	blt.w	20004ebe <_vfprintf_r+0x18ca>
20004a56:	222b      	movs	r2, #43	; 0x2b
20004a58:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004a5c:	2b09      	cmp	r3, #9
20004a5e:	f300 81b6 	bgt.w	20004dce <_vfprintf_r+0x17da>
20004a62:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004a66:	3330      	adds	r3, #48	; 0x30
20004a68:	3204      	adds	r2, #4
20004a6a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20004a6e:	2330      	movs	r3, #48	; 0x30
20004a70:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20004a74:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004a78:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a7a:	991a      	ldr	r1, [sp, #104]	; 0x68
20004a7c:	1ad3      	subs	r3, r2, r3
20004a7e:	1818      	adds	r0, r3, r0
20004a80:	931c      	str	r3, [sp, #112]	; 0x70
20004a82:	2901      	cmp	r1, #1
20004a84:	9010      	str	r0, [sp, #64]	; 0x40
20004a86:	f340 8210 	ble.w	20004eaa <_vfprintf_r+0x18b6>
20004a8a:	9810      	ldr	r0, [sp, #64]	; 0x40
20004a8c:	3001      	adds	r0, #1
20004a8e:	9010      	str	r0, [sp, #64]	; 0x40
20004a90:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20004a94:	910c      	str	r1, [sp, #48]	; 0x30
20004a96:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004a98:	2800      	cmp	r0, #0
20004a9a:	f000 816e 	beq.w	20004d7a <_vfprintf_r+0x1786>
20004a9e:	232d      	movs	r3, #45	; 0x2d
20004aa0:	2100      	movs	r1, #0
20004aa2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004aa6:	9117      	str	r1, [sp, #92]	; 0x5c
20004aa8:	f7fe bf74 	b.w	20003994 <_vfprintf_r+0x3a0>
20004aac:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004aae:	f04f 0c00 	mov.w	ip, #0
20004ab2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004ab6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20004aba:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004abe:	920c      	str	r2, [sp, #48]	; 0x30
20004ac0:	f7fe bf67 	b.w	20003992 <_vfprintf_r+0x39e>
20004ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004ac6:	f012 0f40 	tst.w	r2, #64	; 0x40
20004aca:	bf17      	itett	ne
20004acc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20004ace:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20004ad0:	9911      	ldrne	r1, [sp, #68]	; 0x44
20004ad2:	f100 0a04 	addne.w	sl, r0, #4
20004ad6:	bf11      	iteee	ne
20004ad8:	6803      	ldrne	r3, [r0, #0]
20004ada:	f102 0a04 	addeq.w	sl, r2, #4
20004ade:	6813      	ldreq	r3, [r2, #0]
20004ae0:	9811      	ldreq	r0, [sp, #68]	; 0x44
20004ae2:	bf14      	ite	ne
20004ae4:	8019      	strhne	r1, [r3, #0]
20004ae6:	6018      	streq	r0, [r3, #0]
20004ae8:	f7fe bdec 	b.w	200036c4 <_vfprintf_r+0xd0>
20004aec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004aee:	1d13      	adds	r3, r2, #4
20004af0:	930b      	str	r3, [sp, #44]	; 0x2c
20004af2:	6811      	ldr	r1, [r2, #0]
20004af4:	2301      	movs	r3, #1
20004af6:	1e0a      	subs	r2, r1, #0
20004af8:	bf18      	it	ne
20004afa:	2201      	movne	r2, #1
20004afc:	468a      	mov	sl, r1
20004afe:	f04f 0b00 	mov.w	fp, #0
20004b02:	f7fe bf09 	b.w	20003918 <_vfprintf_r+0x324>
20004b06:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004b08:	1d02      	adds	r2, r0, #4
20004b0a:	920b      	str	r2, [sp, #44]	; 0x2c
20004b0c:	6801      	ldr	r1, [r0, #0]
20004b0e:	1e0a      	subs	r2, r1, #0
20004b10:	bf18      	it	ne
20004b12:	2201      	movne	r2, #1
20004b14:	468a      	mov	sl, r1
20004b16:	f04f 0b00 	mov.w	fp, #0
20004b1a:	f7fe befd 	b.w	20003918 <_vfprintf_r+0x324>
20004b1e:	f649 02a0 	movw	r2, #39072	; 0x98a0
20004b22:	f649 039c 	movw	r3, #39068	; 0x989c
20004b26:	9916      	ldr	r1, [sp, #88]	; 0x58
20004b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b2c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004b30:	2003      	movs	r0, #3
20004b32:	2947      	cmp	r1, #71	; 0x47
20004b34:	bfd8      	it	le
20004b36:	461a      	movle	r2, r3
20004b38:	9213      	str	r2, [sp, #76]	; 0x4c
20004b3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004b3c:	900c      	str	r0, [sp, #48]	; 0x30
20004b3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20004b42:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20004b46:	920a      	str	r2, [sp, #40]	; 0x28
20004b48:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004b4c:	9010      	str	r0, [sp, #64]	; 0x40
20004b4e:	f7fe bf20 	b.w	20003992 <_vfprintf_r+0x39e>
20004b52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b56:	4648      	mov	r0, r9
20004b58:	4631      	mov	r1, r6
20004b5a:	320c      	adds	r2, #12
20004b5c:	f7fe fd3c 	bl	200035d8 <__sprint_r>
20004b60:	2800      	cmp	r0, #0
20004b62:	f47e ae67 	bne.w	20003834 <_vfprintf_r+0x240>
20004b66:	f7fe be62 	b.w	2000382e <_vfprintf_r+0x23a>
20004b6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b6e:	4648      	mov	r0, r9
20004b70:	4631      	mov	r1, r6
20004b72:	320c      	adds	r2, #12
20004b74:	f7fe fd30 	bl	200035d8 <__sprint_r>
20004b78:	2800      	cmp	r0, #0
20004b7a:	f47e ae5b 	bne.w	20003834 <_vfprintf_r+0x240>
20004b7e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b82:	3304      	adds	r3, #4
20004b84:	e66a      	b.n	2000485c <_vfprintf_r+0x1268>
20004b86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b8a:	4648      	mov	r0, r9
20004b8c:	4631      	mov	r1, r6
20004b8e:	320c      	adds	r2, #12
20004b90:	f7fe fd22 	bl	200035d8 <__sprint_r>
20004b94:	2800      	cmp	r0, #0
20004b96:	f47e ae4d 	bne.w	20003834 <_vfprintf_r+0x240>
20004b9a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b9e:	3304      	adds	r3, #4
20004ba0:	e679      	b.n	20004896 <_vfprintf_r+0x12a2>
20004ba2:	4650      	mov	r0, sl
20004ba4:	2200      	movs	r2, #0
20004ba6:	2300      	movs	r3, #0
20004ba8:	4641      	mov	r1, r8
20004baa:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004bae:	f004 fa39 	bl	20009024 <__aeabi_dcmpeq>
20004bb2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004bb6:	2800      	cmp	r0, #0
20004bb8:	f47f af19 	bne.w	200049ee <_vfprintf_r+0x13fa>
20004bbc:	f1cc 0301 	rsb	r3, ip, #1
20004bc0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004bc4:	e715      	b.n	200049f2 <_vfprintf_r+0x13fe>
20004bc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004bc8:	4252      	negs	r2, r2
20004bca:	920f      	str	r2, [sp, #60]	; 0x3c
20004bcc:	f7ff b887 	b.w	20003cde <_vfprintf_r+0x6ea>
20004bd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004bd4:	4648      	mov	r0, r9
20004bd6:	4631      	mov	r1, r6
20004bd8:	320c      	adds	r2, #12
20004bda:	f7fe fcfd 	bl	200035d8 <__sprint_r>
20004bde:	2800      	cmp	r0, #0
20004be0:	f47e ae28 	bne.w	20003834 <_vfprintf_r+0x240>
20004be4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004be8:	3304      	adds	r3, #4
20004bea:	f7ff ba93 	b.w	20004114 <_vfprintf_r+0xb20>
20004bee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004bf2:	4648      	mov	r0, r9
20004bf4:	4631      	mov	r1, r6
20004bf6:	320c      	adds	r2, #12
20004bf8:	f7fe fcee 	bl	200035d8 <__sprint_r>
20004bfc:	2800      	cmp	r0, #0
20004bfe:	f47e ae19 	bne.w	20003834 <_vfprintf_r+0x240>
20004c02:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004c06:	3304      	adds	r3, #4
20004c08:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004c0c:	6059      	str	r1, [r3, #4]
20004c0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c16:	6018      	str	r0, [r3, #0]
20004c18:	3201      	adds	r2, #1
20004c1a:	981a      	ldr	r0, [sp, #104]	; 0x68
20004c1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c20:	1809      	adds	r1, r1, r0
20004c22:	2a07      	cmp	r2, #7
20004c24:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004c28:	f73f ab46 	bgt.w	200042b8 <_vfprintf_r+0xcc4>
20004c2c:	3308      	adds	r3, #8
20004c2e:	f7fe bfa8 	b.w	20003b82 <_vfprintf_r+0x58e>
20004c32:	2100      	movs	r1, #0
20004c34:	9117      	str	r1, [sp, #92]	; 0x5c
20004c36:	f003 fb69 	bl	2000830c <strlen>
20004c3a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004c3e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004c42:	9010      	str	r0, [sp, #64]	; 0x40
20004c44:	920c      	str	r2, [sp, #48]	; 0x30
20004c46:	f7fe bea4 	b.w	20003992 <_vfprintf_r+0x39e>
20004c4a:	462a      	mov	r2, r5
20004c4c:	4645      	mov	r5, r8
20004c4e:	4690      	mov	r8, r2
20004c50:	605f      	str	r7, [r3, #4]
20004c52:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c56:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c5a:	3201      	adds	r2, #1
20004c5c:	f8c3 8000 	str.w	r8, [r3]
20004c60:	19c9      	adds	r1, r1, r7
20004c62:	2a07      	cmp	r2, #7
20004c64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004c68:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c6c:	dcbf      	bgt.n	20004bee <_vfprintf_r+0x15fa>
20004c6e:	3308      	adds	r3, #8
20004c70:	e7ca      	b.n	20004c08 <_vfprintf_r+0x1614>
20004c72:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004c74:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004c76:	1a51      	subs	r1, r2, r1
20004c78:	9110      	str	r1, [sp, #64]	; 0x40
20004c7a:	f7fe be82 	b.w	20003982 <_vfprintf_r+0x38e>
20004c7e:	4648      	mov	r0, r9
20004c80:	4631      	mov	r1, r6
20004c82:	f000 f949 	bl	20004f18 <__swsetup_r>
20004c86:	2800      	cmp	r0, #0
20004c88:	f47e add8 	bne.w	2000383c <_vfprintf_r+0x248>
20004c8c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004c90:	fa1f f38c 	uxth.w	r3, ip
20004c94:	f7fe bcf6 	b.w	20003684 <_vfprintf_r+0x90>
20004c98:	2f06      	cmp	r7, #6
20004c9a:	bf28      	it	cs
20004c9c:	2706      	movcs	r7, #6
20004c9e:	f649 01b8 	movw	r1, #39096	; 0x98b8
20004ca2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004ca6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004caa:	9710      	str	r7, [sp, #64]	; 0x40
20004cac:	9113      	str	r1, [sp, #76]	; 0x4c
20004cae:	920c      	str	r2, [sp, #48]	; 0x30
20004cb0:	f7fe bfe8 	b.w	20003c84 <_vfprintf_r+0x690>
20004cb4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cb8:	4648      	mov	r0, r9
20004cba:	4631      	mov	r1, r6
20004cbc:	320c      	adds	r2, #12
20004cbe:	f7fe fc8b 	bl	200035d8 <__sprint_r>
20004cc2:	2800      	cmp	r0, #0
20004cc4:	f47e adb6 	bne.w	20003834 <_vfprintf_r+0x240>
20004cc8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004ccc:	3304      	adds	r3, #4
20004cce:	f7ff bbc8 	b.w	20004462 <_vfprintf_r+0xe6e>
20004cd2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cd6:	4648      	mov	r0, r9
20004cd8:	4631      	mov	r1, r6
20004cda:	320c      	adds	r2, #12
20004cdc:	f7fe fc7c 	bl	200035d8 <__sprint_r>
20004ce0:	2800      	cmp	r0, #0
20004ce2:	f47e ada7 	bne.w	20003834 <_vfprintf_r+0x240>
20004ce6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004cea:	3304      	adds	r3, #4
20004cec:	f7ff bace 	b.w	2000428c <_vfprintf_r+0xc98>
20004cf0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cf4:	4648      	mov	r0, r9
20004cf6:	4631      	mov	r1, r6
20004cf8:	320c      	adds	r2, #12
20004cfa:	f7fe fc6d 	bl	200035d8 <__sprint_r>
20004cfe:	2800      	cmp	r0, #0
20004d00:	f47e ad98 	bne.w	20003834 <_vfprintf_r+0x240>
20004d04:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d08:	3404      	adds	r4, #4
20004d0a:	f7ff baa9 	b.w	20004260 <_vfprintf_r+0xc6c>
20004d0e:	9710      	str	r7, [sp, #64]	; 0x40
20004d10:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004d14:	9017      	str	r0, [sp, #92]	; 0x5c
20004d16:	970c      	str	r7, [sp, #48]	; 0x30
20004d18:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004d1c:	f7fe be39 	b.w	20003992 <_vfprintf_r+0x39e>
20004d20:	9916      	ldr	r1, [sp, #88]	; 0x58
20004d22:	2965      	cmp	r1, #101	; 0x65
20004d24:	bf14      	ite	ne
20004d26:	2300      	movne	r3, #0
20004d28:	2301      	moveq	r3, #1
20004d2a:	2945      	cmp	r1, #69	; 0x45
20004d2c:	bf08      	it	eq
20004d2e:	f043 0301 	orreq.w	r3, r3, #1
20004d32:	2b00      	cmp	r3, #0
20004d34:	d046      	beq.n	20004dc4 <_vfprintf_r+0x17d0>
20004d36:	f107 0c01 	add.w	ip, r7, #1
20004d3a:	2302      	movs	r3, #2
20004d3c:	e621      	b.n	20004982 <_vfprintf_r+0x138e>
20004d3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004d40:	2b65      	cmp	r3, #101	; 0x65
20004d42:	dd76      	ble.n	20004e32 <_vfprintf_r+0x183e>
20004d44:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004d46:	2a66      	cmp	r2, #102	; 0x66
20004d48:	bf1c      	itt	ne
20004d4a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20004d4e:	9310      	strne	r3, [sp, #64]	; 0x40
20004d50:	f000 8083 	beq.w	20004e5a <_vfprintf_r+0x1866>
20004d54:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004d56:	9810      	ldr	r0, [sp, #64]	; 0x40
20004d58:	4283      	cmp	r3, r0
20004d5a:	dc6e      	bgt.n	20004e3a <_vfprintf_r+0x1846>
20004d5c:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d5e:	f011 0f01 	tst.w	r1, #1
20004d62:	f040 808e 	bne.w	20004e82 <_vfprintf_r+0x188e>
20004d66:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004d6a:	2367      	movs	r3, #103	; 0x67
20004d6c:	920c      	str	r2, [sp, #48]	; 0x30
20004d6e:	9316      	str	r3, [sp, #88]	; 0x58
20004d70:	e691      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004d72:	2700      	movs	r7, #0
20004d74:	461d      	mov	r5, r3
20004d76:	f7fe bce9 	b.w	2000374c <_vfprintf_r+0x158>
20004d7a:	9910      	ldr	r1, [sp, #64]	; 0x40
20004d7c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004d80:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20004d84:	910c      	str	r1, [sp, #48]	; 0x30
20004d86:	f7fe be04 	b.w	20003992 <_vfprintf_r+0x39e>
20004d8a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20004d8e:	459b      	cmp	fp, r3
20004d90:	bf98      	it	ls
20004d92:	469b      	movls	fp, r3
20004d94:	f67f ae39 	bls.w	20004a0a <_vfprintf_r+0x1416>
20004d98:	2230      	movs	r2, #48	; 0x30
20004d9a:	f803 2b01 	strb.w	r2, [r3], #1
20004d9e:	459b      	cmp	fp, r3
20004da0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20004da4:	d8f9      	bhi.n	20004d9a <_vfprintf_r+0x17a6>
20004da6:	e630      	b.n	20004a0a <_vfprintf_r+0x1416>
20004da8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004dac:	4648      	mov	r0, r9
20004dae:	4631      	mov	r1, r6
20004db0:	320c      	adds	r2, #12
20004db2:	f7fe fc11 	bl	200035d8 <__sprint_r>
20004db6:	2800      	cmp	r0, #0
20004db8:	f47e ad3c 	bne.w	20003834 <_vfprintf_r+0x240>
20004dbc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004dc0:	3304      	adds	r3, #4
20004dc2:	e508      	b.n	200047d6 <_vfprintf_r+0x11e2>
20004dc4:	46bc      	mov	ip, r7
20004dc6:	3302      	adds	r3, #2
20004dc8:	e5db      	b.n	20004982 <_vfprintf_r+0x138e>
20004dca:	3707      	adds	r7, #7
20004dcc:	e5b9      	b.n	20004942 <_vfprintf_r+0x134e>
20004dce:	f246 6c67 	movw	ip, #26215	; 0x6667
20004dd2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20004dd6:	3103      	adds	r1, #3
20004dd8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20004ddc:	fb8c 2003 	smull	r2, r0, ip, r3
20004de0:	17da      	asrs	r2, r3, #31
20004de2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20004de6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20004dea:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20004dee:	4613      	mov	r3, r2
20004df0:	3030      	adds	r0, #48	; 0x30
20004df2:	2a09      	cmp	r2, #9
20004df4:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004df8:	dcf0      	bgt.n	20004ddc <_vfprintf_r+0x17e8>
20004dfa:	3330      	adds	r3, #48	; 0x30
20004dfc:	1e48      	subs	r0, r1, #1
20004dfe:	b2da      	uxtb	r2, r3
20004e00:	f801 2c01 	strb.w	r2, [r1, #-1]
20004e04:	9b07      	ldr	r3, [sp, #28]
20004e06:	4283      	cmp	r3, r0
20004e08:	d96a      	bls.n	20004ee0 <_vfprintf_r+0x18ec>
20004e0a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004e0e:	3303      	adds	r3, #3
20004e10:	e001      	b.n	20004e16 <_vfprintf_r+0x1822>
20004e12:	f811 2b01 	ldrb.w	r2, [r1], #1
20004e16:	f803 2c01 	strb.w	r2, [r3, #-1]
20004e1a:	461a      	mov	r2, r3
20004e1c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004e20:	3301      	adds	r3, #1
20004e22:	458c      	cmp	ip, r1
20004e24:	d8f5      	bhi.n	20004e12 <_vfprintf_r+0x181e>
20004e26:	e625      	b.n	20004a74 <_vfprintf_r+0x1480>
20004e28:	222d      	movs	r2, #45	; 0x2d
20004e2a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20004e2e:	9217      	str	r2, [sp, #92]	; 0x5c
20004e30:	e598      	b.n	20004964 <_vfprintf_r+0x1370>
20004e32:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004e36:	9010      	str	r0, [sp, #64]	; 0x40
20004e38:	e603      	b.n	20004a42 <_vfprintf_r+0x144e>
20004e3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004e3c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004e3e:	2b00      	cmp	r3, #0
20004e40:	bfda      	itte	le
20004e42:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004e44:	f1c0 0302 	rsble	r3, r0, #2
20004e48:	2301      	movgt	r3, #1
20004e4a:	185b      	adds	r3, r3, r1
20004e4c:	2267      	movs	r2, #103	; 0x67
20004e4e:	9310      	str	r3, [sp, #64]	; 0x40
20004e50:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004e54:	9216      	str	r2, [sp, #88]	; 0x58
20004e56:	930c      	str	r3, [sp, #48]	; 0x30
20004e58:	e61d      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004e5a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004e5e:	2800      	cmp	r0, #0
20004e60:	9010      	str	r0, [sp, #64]	; 0x40
20004e62:	dd31      	ble.n	20004ec8 <_vfprintf_r+0x18d4>
20004e64:	b91f      	cbnz	r7, 20004e6e <_vfprintf_r+0x187a>
20004e66:	990a      	ldr	r1, [sp, #40]	; 0x28
20004e68:	f011 0f01 	tst.w	r1, #1
20004e6c:	d00e      	beq.n	20004e8c <_vfprintf_r+0x1898>
20004e6e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004e70:	2166      	movs	r1, #102	; 0x66
20004e72:	9116      	str	r1, [sp, #88]	; 0x58
20004e74:	1c43      	adds	r3, r0, #1
20004e76:	19db      	adds	r3, r3, r7
20004e78:	9310      	str	r3, [sp, #64]	; 0x40
20004e7a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20004e7e:	920c      	str	r2, [sp, #48]	; 0x30
20004e80:	e609      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004e82:	9810      	ldr	r0, [sp, #64]	; 0x40
20004e84:	2167      	movs	r1, #103	; 0x67
20004e86:	9116      	str	r1, [sp, #88]	; 0x58
20004e88:	3001      	adds	r0, #1
20004e8a:	9010      	str	r0, [sp, #64]	; 0x40
20004e8c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004e90:	920c      	str	r2, [sp, #48]	; 0x30
20004e92:	e600      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004e94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e96:	781a      	ldrb	r2, [r3, #0]
20004e98:	680f      	ldr	r7, [r1, #0]
20004e9a:	3104      	adds	r1, #4
20004e9c:	910b      	str	r1, [sp, #44]	; 0x2c
20004e9e:	2f00      	cmp	r7, #0
20004ea0:	bfb8      	it	lt
20004ea2:	f04f 37ff 	movlt.w	r7, #4294967295
20004ea6:	f7fe bc50 	b.w	2000374a <_vfprintf_r+0x156>
20004eaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004eac:	f012 0f01 	tst.w	r2, #1
20004eb0:	bf04      	itt	eq
20004eb2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20004eb6:	930c      	streq	r3, [sp, #48]	; 0x30
20004eb8:	f43f aded 	beq.w	20004a96 <_vfprintf_r+0x14a2>
20004ebc:	e5e5      	b.n	20004a8a <_vfprintf_r+0x1496>
20004ebe:	222d      	movs	r2, #45	; 0x2d
20004ec0:	425b      	negs	r3, r3
20004ec2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004ec6:	e5c9      	b.n	20004a5c <_vfprintf_r+0x1468>
20004ec8:	b977      	cbnz	r7, 20004ee8 <_vfprintf_r+0x18f4>
20004eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ecc:	f013 0f01 	tst.w	r3, #1
20004ed0:	d10a      	bne.n	20004ee8 <_vfprintf_r+0x18f4>
20004ed2:	f04f 0c01 	mov.w	ip, #1
20004ed6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004eda:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004ede:	e5da      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004ee0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004ee4:	3202      	adds	r2, #2
20004ee6:	e5c5      	b.n	20004a74 <_vfprintf_r+0x1480>
20004ee8:	3702      	adds	r7, #2
20004eea:	2166      	movs	r1, #102	; 0x66
20004eec:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004ef0:	9710      	str	r7, [sp, #64]	; 0x40
20004ef2:	9116      	str	r1, [sp, #88]	; 0x58
20004ef4:	920c      	str	r2, [sp, #48]	; 0x30
20004ef6:	e5ce      	b.n	20004a96 <_vfprintf_r+0x14a2>
20004ef8:	20009870 	.word	0x20009870

20004efc <vfprintf>:
20004efc:	b410      	push	{r4}
20004efe:	f649 24e4 	movw	r4, #39652	; 0x9ae4
20004f02:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004f06:	468c      	mov	ip, r1
20004f08:	4613      	mov	r3, r2
20004f0a:	4601      	mov	r1, r0
20004f0c:	4662      	mov	r2, ip
20004f0e:	6820      	ldr	r0, [r4, #0]
20004f10:	bc10      	pop	{r4}
20004f12:	f7fe bb6f 	b.w	200035f4 <_vfprintf_r>
20004f16:	bf00      	nop

20004f18 <__swsetup_r>:
20004f18:	b570      	push	{r4, r5, r6, lr}
20004f1a:	f649 25e4 	movw	r5, #39652	; 0x9ae4
20004f1e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004f22:	4606      	mov	r6, r0
20004f24:	460c      	mov	r4, r1
20004f26:	6828      	ldr	r0, [r5, #0]
20004f28:	b110      	cbz	r0, 20004f30 <__swsetup_r+0x18>
20004f2a:	6983      	ldr	r3, [r0, #24]
20004f2c:	2b00      	cmp	r3, #0
20004f2e:	d036      	beq.n	20004f9e <__swsetup_r+0x86>
20004f30:	f649 03d4 	movw	r3, #39124	; 0x98d4
20004f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f38:	429c      	cmp	r4, r3
20004f3a:	d038      	beq.n	20004fae <__swsetup_r+0x96>
20004f3c:	f649 03f4 	movw	r3, #39156	; 0x98f4
20004f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f44:	429c      	cmp	r4, r3
20004f46:	d041      	beq.n	20004fcc <__swsetup_r+0xb4>
20004f48:	f649 1314 	movw	r3, #39188	; 0x9914
20004f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f50:	429c      	cmp	r4, r3
20004f52:	bf04      	itt	eq
20004f54:	682b      	ldreq	r3, [r5, #0]
20004f56:	68dc      	ldreq	r4, [r3, #12]
20004f58:	89a2      	ldrh	r2, [r4, #12]
20004f5a:	4611      	mov	r1, r2
20004f5c:	b293      	uxth	r3, r2
20004f5e:	f013 0f08 	tst.w	r3, #8
20004f62:	4618      	mov	r0, r3
20004f64:	bf18      	it	ne
20004f66:	6922      	ldrne	r2, [r4, #16]
20004f68:	d033      	beq.n	20004fd2 <__swsetup_r+0xba>
20004f6a:	b31a      	cbz	r2, 20004fb4 <__swsetup_r+0x9c>
20004f6c:	f013 0101 	ands.w	r1, r3, #1
20004f70:	d007      	beq.n	20004f82 <__swsetup_r+0x6a>
20004f72:	6963      	ldr	r3, [r4, #20]
20004f74:	2100      	movs	r1, #0
20004f76:	60a1      	str	r1, [r4, #8]
20004f78:	425b      	negs	r3, r3
20004f7a:	61a3      	str	r3, [r4, #24]
20004f7c:	b142      	cbz	r2, 20004f90 <__swsetup_r+0x78>
20004f7e:	2000      	movs	r0, #0
20004f80:	bd70      	pop	{r4, r5, r6, pc}
20004f82:	f013 0f02 	tst.w	r3, #2
20004f86:	bf08      	it	eq
20004f88:	6961      	ldreq	r1, [r4, #20]
20004f8a:	60a1      	str	r1, [r4, #8]
20004f8c:	2a00      	cmp	r2, #0
20004f8e:	d1f6      	bne.n	20004f7e <__swsetup_r+0x66>
20004f90:	89a3      	ldrh	r3, [r4, #12]
20004f92:	f013 0f80 	tst.w	r3, #128	; 0x80
20004f96:	d0f2      	beq.n	20004f7e <__swsetup_r+0x66>
20004f98:	f04f 30ff 	mov.w	r0, #4294967295
20004f9c:	bd70      	pop	{r4, r5, r6, pc}
20004f9e:	f001 f98b 	bl	200062b8 <__sinit>
20004fa2:	f649 03d4 	movw	r3, #39124	; 0x98d4
20004fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004faa:	429c      	cmp	r4, r3
20004fac:	d1c6      	bne.n	20004f3c <__swsetup_r+0x24>
20004fae:	682b      	ldr	r3, [r5, #0]
20004fb0:	685c      	ldr	r4, [r3, #4]
20004fb2:	e7d1      	b.n	20004f58 <__swsetup_r+0x40>
20004fb4:	f403 7120 	and.w	r1, r3, #640	; 0x280
20004fb8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004fbc:	d0d6      	beq.n	20004f6c <__swsetup_r+0x54>
20004fbe:	4630      	mov	r0, r6
20004fc0:	4621      	mov	r1, r4
20004fc2:	f001 fd01 	bl	200069c8 <__smakebuf_r>
20004fc6:	89a3      	ldrh	r3, [r4, #12]
20004fc8:	6922      	ldr	r2, [r4, #16]
20004fca:	e7cf      	b.n	20004f6c <__swsetup_r+0x54>
20004fcc:	682b      	ldr	r3, [r5, #0]
20004fce:	689c      	ldr	r4, [r3, #8]
20004fd0:	e7c2      	b.n	20004f58 <__swsetup_r+0x40>
20004fd2:	f013 0f10 	tst.w	r3, #16
20004fd6:	d0df      	beq.n	20004f98 <__swsetup_r+0x80>
20004fd8:	f013 0f04 	tst.w	r3, #4
20004fdc:	bf08      	it	eq
20004fde:	6922      	ldreq	r2, [r4, #16]
20004fe0:	d017      	beq.n	20005012 <__swsetup_r+0xfa>
20004fe2:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004fe4:	b151      	cbz	r1, 20004ffc <__swsetup_r+0xe4>
20004fe6:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004fea:	4299      	cmp	r1, r3
20004fec:	d003      	beq.n	20004ff6 <__swsetup_r+0xde>
20004fee:	4630      	mov	r0, r6
20004ff0:	f001 f9e6 	bl	200063c0 <_free_r>
20004ff4:	89a2      	ldrh	r2, [r4, #12]
20004ff6:	b290      	uxth	r0, r2
20004ff8:	2300      	movs	r3, #0
20004ffa:	6363      	str	r3, [r4, #52]	; 0x34
20004ffc:	6922      	ldr	r2, [r4, #16]
20004ffe:	f64f 71db 	movw	r1, #65499	; 0xffdb
20005002:	f2c0 0100 	movt	r1, #0
20005006:	2300      	movs	r3, #0
20005008:	ea00 0101 	and.w	r1, r0, r1
2000500c:	6063      	str	r3, [r4, #4]
2000500e:	81a1      	strh	r1, [r4, #12]
20005010:	6022      	str	r2, [r4, #0]
20005012:	f041 0308 	orr.w	r3, r1, #8
20005016:	81a3      	strh	r3, [r4, #12]
20005018:	b29b      	uxth	r3, r3
2000501a:	e7a6      	b.n	20004f6a <__swsetup_r+0x52>
2000501c:	0000      	lsls	r0, r0, #0
	...

20005020 <quorem>:
20005020:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005024:	6903      	ldr	r3, [r0, #16]
20005026:	690e      	ldr	r6, [r1, #16]
20005028:	4682      	mov	sl, r0
2000502a:	4689      	mov	r9, r1
2000502c:	429e      	cmp	r6, r3
2000502e:	f300 8083 	bgt.w	20005138 <quorem+0x118>
20005032:	1cf2      	adds	r2, r6, #3
20005034:	f101 0514 	add.w	r5, r1, #20
20005038:	f100 0414 	add.w	r4, r0, #20
2000503c:	3e01      	subs	r6, #1
2000503e:	0092      	lsls	r2, r2, #2
20005040:	188b      	adds	r3, r1, r2
20005042:	1812      	adds	r2, r2, r0
20005044:	f103 0804 	add.w	r8, r3, #4
20005048:	6859      	ldr	r1, [r3, #4]
2000504a:	6850      	ldr	r0, [r2, #4]
2000504c:	3101      	adds	r1, #1
2000504e:	f003 fa8b 	bl	20008568 <__aeabi_uidiv>
20005052:	4607      	mov	r7, r0
20005054:	2800      	cmp	r0, #0
20005056:	d039      	beq.n	200050cc <quorem+0xac>
20005058:	2300      	movs	r3, #0
2000505a:	469c      	mov	ip, r3
2000505c:	461a      	mov	r2, r3
2000505e:	58e9      	ldr	r1, [r5, r3]
20005060:	58e0      	ldr	r0, [r4, r3]
20005062:	fa1f fe81 	uxth.w	lr, r1
20005066:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000506a:	b281      	uxth	r1, r0
2000506c:	fb0e ce07 	mla	lr, lr, r7, ip
20005070:	1851      	adds	r1, r2, r1
20005072:	fb0b fc07 	mul.w	ip, fp, r7
20005076:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000507a:	fa1f fe8e 	uxth.w	lr, lr
2000507e:	ebce 0101 	rsb	r1, lr, r1
20005082:	fa1f f28c 	uxth.w	r2, ip
20005086:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000508a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000508e:	fa1f fe81 	uxth.w	lr, r1
20005092:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005096:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000509a:	50e1      	str	r1, [r4, r3]
2000509c:	3304      	adds	r3, #4
2000509e:	1412      	asrs	r2, r2, #16
200050a0:	1959      	adds	r1, r3, r5
200050a2:	4588      	cmp	r8, r1
200050a4:	d2db      	bcs.n	2000505e <quorem+0x3e>
200050a6:	1d32      	adds	r2, r6, #4
200050a8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200050ac:	6859      	ldr	r1, [r3, #4]
200050ae:	b969      	cbnz	r1, 200050cc <quorem+0xac>
200050b0:	429c      	cmp	r4, r3
200050b2:	d209      	bcs.n	200050c8 <quorem+0xa8>
200050b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200050b8:	b112      	cbz	r2, 200050c0 <quorem+0xa0>
200050ba:	e005      	b.n	200050c8 <quorem+0xa8>
200050bc:	681a      	ldr	r2, [r3, #0]
200050be:	b91a      	cbnz	r2, 200050c8 <quorem+0xa8>
200050c0:	3b04      	subs	r3, #4
200050c2:	3e01      	subs	r6, #1
200050c4:	429c      	cmp	r4, r3
200050c6:	d3f9      	bcc.n	200050bc <quorem+0x9c>
200050c8:	f8ca 6010 	str.w	r6, [sl, #16]
200050cc:	4649      	mov	r1, r9
200050ce:	4650      	mov	r0, sl
200050d0:	f002 f97e 	bl	200073d0 <__mcmp>
200050d4:	2800      	cmp	r0, #0
200050d6:	db2c      	blt.n	20005132 <quorem+0x112>
200050d8:	2300      	movs	r3, #0
200050da:	3701      	adds	r7, #1
200050dc:	469c      	mov	ip, r3
200050de:	58ea      	ldr	r2, [r5, r3]
200050e0:	58e0      	ldr	r0, [r4, r3]
200050e2:	b291      	uxth	r1, r2
200050e4:	0c12      	lsrs	r2, r2, #16
200050e6:	fa1f f980 	uxth.w	r9, r0
200050ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200050ee:	ebc1 0109 	rsb	r1, r1, r9
200050f2:	4461      	add	r1, ip
200050f4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200050f8:	b289      	uxth	r1, r1
200050fa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200050fe:	50e1      	str	r1, [r4, r3]
20005100:	3304      	adds	r3, #4
20005102:	ea4f 4c22 	mov.w	ip, r2, asr #16
20005106:	195a      	adds	r2, r3, r5
20005108:	4590      	cmp	r8, r2
2000510a:	d2e8      	bcs.n	200050de <quorem+0xbe>
2000510c:	1d32      	adds	r2, r6, #4
2000510e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005112:	6859      	ldr	r1, [r3, #4]
20005114:	b969      	cbnz	r1, 20005132 <quorem+0x112>
20005116:	429c      	cmp	r4, r3
20005118:	d209      	bcs.n	2000512e <quorem+0x10e>
2000511a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000511e:	b112      	cbz	r2, 20005126 <quorem+0x106>
20005120:	e005      	b.n	2000512e <quorem+0x10e>
20005122:	681a      	ldr	r2, [r3, #0]
20005124:	b91a      	cbnz	r2, 2000512e <quorem+0x10e>
20005126:	3b04      	subs	r3, #4
20005128:	3e01      	subs	r6, #1
2000512a:	429c      	cmp	r4, r3
2000512c:	d3f9      	bcc.n	20005122 <quorem+0x102>
2000512e:	f8ca 6010 	str.w	r6, [sl, #16]
20005132:	4638      	mov	r0, r7
20005134:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005138:	2000      	movs	r0, #0
2000513a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000513e:	bf00      	nop

20005140 <_dtoa_r>:
20005140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005144:	6a46      	ldr	r6, [r0, #36]	; 0x24
20005146:	b0a1      	sub	sp, #132	; 0x84
20005148:	4604      	mov	r4, r0
2000514a:	4690      	mov	r8, r2
2000514c:	4699      	mov	r9, r3
2000514e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005150:	2e00      	cmp	r6, #0
20005152:	f000 8423 	beq.w	2000599c <_dtoa_r+0x85c>
20005156:	6832      	ldr	r2, [r6, #0]
20005158:	b182      	cbz	r2, 2000517c <_dtoa_r+0x3c>
2000515a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000515c:	f04f 0c01 	mov.w	ip, #1
20005160:	6876      	ldr	r6, [r6, #4]
20005162:	4620      	mov	r0, r4
20005164:	680b      	ldr	r3, [r1, #0]
20005166:	6056      	str	r6, [r2, #4]
20005168:	684a      	ldr	r2, [r1, #4]
2000516a:	4619      	mov	r1, r3
2000516c:	fa0c f202 	lsl.w	r2, ip, r2
20005170:	609a      	str	r2, [r3, #8]
20005172:	f002 fa67 	bl	20007644 <_Bfree>
20005176:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005178:	2200      	movs	r2, #0
2000517a:	601a      	str	r2, [r3, #0]
2000517c:	f1b9 0600 	subs.w	r6, r9, #0
20005180:	db38      	blt.n	200051f4 <_dtoa_r+0xb4>
20005182:	2300      	movs	r3, #0
20005184:	602b      	str	r3, [r5, #0]
20005186:	f240 0300 	movw	r3, #0
2000518a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000518e:	461a      	mov	r2, r3
20005190:	ea06 0303 	and.w	r3, r6, r3
20005194:	4293      	cmp	r3, r2
20005196:	d017      	beq.n	200051c8 <_dtoa_r+0x88>
20005198:	2200      	movs	r2, #0
2000519a:	2300      	movs	r3, #0
2000519c:	4640      	mov	r0, r8
2000519e:	4649      	mov	r1, r9
200051a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200051a4:	f003 ff3e 	bl	20009024 <__aeabi_dcmpeq>
200051a8:	2800      	cmp	r0, #0
200051aa:	d029      	beq.n	20005200 <_dtoa_r+0xc0>
200051ac:	982c      	ldr	r0, [sp, #176]	; 0xb0
200051ae:	2301      	movs	r3, #1
200051b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200051b2:	6003      	str	r3, [r0, #0]
200051b4:	2900      	cmp	r1, #0
200051b6:	f000 80d0 	beq.w	2000535a <_dtoa_r+0x21a>
200051ba:	4b79      	ldr	r3, [pc, #484]	; (200053a0 <_dtoa_r+0x260>)
200051bc:	1e58      	subs	r0, r3, #1
200051be:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200051c0:	6013      	str	r3, [r2, #0]
200051c2:	b021      	add	sp, #132	; 0x84
200051c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200051c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200051ca:	f242 730f 	movw	r3, #9999	; 0x270f
200051ce:	6003      	str	r3, [r0, #0]
200051d0:	f1b8 0f00 	cmp.w	r8, #0
200051d4:	f000 8095 	beq.w	20005302 <_dtoa_r+0x1c2>
200051d8:	f649 00d0 	movw	r0, #39120	; 0x98d0
200051dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200051e2:	2900      	cmp	r1, #0
200051e4:	d0ed      	beq.n	200051c2 <_dtoa_r+0x82>
200051e6:	78c2      	ldrb	r2, [r0, #3]
200051e8:	1cc3      	adds	r3, r0, #3
200051ea:	2a00      	cmp	r2, #0
200051ec:	d0e7      	beq.n	200051be <_dtoa_r+0x7e>
200051ee:	f100 0308 	add.w	r3, r0, #8
200051f2:	e7e4      	b.n	200051be <_dtoa_r+0x7e>
200051f4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200051f8:	2301      	movs	r3, #1
200051fa:	46b1      	mov	r9, r6
200051fc:	602b      	str	r3, [r5, #0]
200051fe:	e7c2      	b.n	20005186 <_dtoa_r+0x46>
20005200:	4620      	mov	r0, r4
20005202:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005206:	a91e      	add	r1, sp, #120	; 0x78
20005208:	9100      	str	r1, [sp, #0]
2000520a:	a91f      	add	r1, sp, #124	; 0x7c
2000520c:	9101      	str	r1, [sp, #4]
2000520e:	f002 fa6b 	bl	200076e8 <__d2b>
20005212:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005216:	4683      	mov	fp, r0
20005218:	2d00      	cmp	r5, #0
2000521a:	d07e      	beq.n	2000531a <_dtoa_r+0x1da>
2000521c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005220:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005224:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005226:	3d07      	subs	r5, #7
20005228:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000522c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005230:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005234:	2300      	movs	r3, #0
20005236:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000523a:	9319      	str	r3, [sp, #100]	; 0x64
2000523c:	f240 0300 	movw	r3, #0
20005240:	2200      	movs	r2, #0
20005242:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005246:	f003 fad1 	bl	200087ec <__aeabi_dsub>
2000524a:	a34f      	add	r3, pc, #316	; (adr r3, 20005388 <_dtoa_r+0x248>)
2000524c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005250:	f003 fc80 	bl	20008b54 <__aeabi_dmul>
20005254:	a34e      	add	r3, pc, #312	; (adr r3, 20005390 <_dtoa_r+0x250>)
20005256:	e9d3 2300 	ldrd	r2, r3, [r3]
2000525a:	f003 fac9 	bl	200087f0 <__adddf3>
2000525e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005262:	4628      	mov	r0, r5
20005264:	f003 fc10 	bl	20008a88 <__aeabi_i2d>
20005268:	a34b      	add	r3, pc, #300	; (adr r3, 20005398 <_dtoa_r+0x258>)
2000526a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000526e:	f003 fc71 	bl	20008b54 <__aeabi_dmul>
20005272:	4602      	mov	r2, r0
20005274:	460b      	mov	r3, r1
20005276:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000527a:	f003 fab9 	bl	200087f0 <__adddf3>
2000527e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005282:	f003 ff01 	bl	20009088 <__aeabi_d2iz>
20005286:	2200      	movs	r2, #0
20005288:	2300      	movs	r3, #0
2000528a:	4606      	mov	r6, r0
2000528c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005290:	f003 fed2 	bl	20009038 <__aeabi_dcmplt>
20005294:	b140      	cbz	r0, 200052a8 <_dtoa_r+0x168>
20005296:	4630      	mov	r0, r6
20005298:	f003 fbf6 	bl	20008a88 <__aeabi_i2d>
2000529c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200052a0:	f003 fec0 	bl	20009024 <__aeabi_dcmpeq>
200052a4:	b900      	cbnz	r0, 200052a8 <_dtoa_r+0x168>
200052a6:	3e01      	subs	r6, #1
200052a8:	2e16      	cmp	r6, #22
200052aa:	d95b      	bls.n	20005364 <_dtoa_r+0x224>
200052ac:	2301      	movs	r3, #1
200052ae:	9318      	str	r3, [sp, #96]	; 0x60
200052b0:	3f01      	subs	r7, #1
200052b2:	ebb7 0a05 	subs.w	sl, r7, r5
200052b6:	bf42      	ittt	mi
200052b8:	f1ca 0a00 	rsbmi	sl, sl, #0
200052bc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200052c0:	f04f 0a00 	movmi.w	sl, #0
200052c4:	d401      	bmi.n	200052ca <_dtoa_r+0x18a>
200052c6:	2200      	movs	r2, #0
200052c8:	920f      	str	r2, [sp, #60]	; 0x3c
200052ca:	2e00      	cmp	r6, #0
200052cc:	f2c0 8371 	blt.w	200059b2 <_dtoa_r+0x872>
200052d0:	44b2      	add	sl, r6
200052d2:	2300      	movs	r3, #0
200052d4:	9617      	str	r6, [sp, #92]	; 0x5c
200052d6:	9315      	str	r3, [sp, #84]	; 0x54
200052d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200052da:	2b09      	cmp	r3, #9
200052dc:	d862      	bhi.n	200053a4 <_dtoa_r+0x264>
200052de:	2b05      	cmp	r3, #5
200052e0:	f340 8677 	ble.w	20005fd2 <_dtoa_r+0xe92>
200052e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200052e6:	2700      	movs	r7, #0
200052e8:	3804      	subs	r0, #4
200052ea:	902a      	str	r0, [sp, #168]	; 0xa8
200052ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
200052ee:	1e8b      	subs	r3, r1, #2
200052f0:	2b03      	cmp	r3, #3
200052f2:	f200 83dd 	bhi.w	20005ab0 <_dtoa_r+0x970>
200052f6:	e8df f013 	tbh	[pc, r3, lsl #1]
200052fa:	03a5      	.short	0x03a5
200052fc:	03d503d8 	.word	0x03d503d8
20005300:	03c4      	.short	0x03c4
20005302:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005306:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000530a:	2e00      	cmp	r6, #0
2000530c:	f47f af64 	bne.w	200051d8 <_dtoa_r+0x98>
20005310:	f649 00c4 	movw	r0, #39108	; 0x98c4
20005314:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005318:	e762      	b.n	200051e0 <_dtoa_r+0xa0>
2000531a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000531c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000531e:	18fb      	adds	r3, r7, r3
20005320:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005324:	1c9d      	adds	r5, r3, #2
20005326:	2d20      	cmp	r5, #32
20005328:	bfdc      	itt	le
2000532a:	f1c5 0020 	rsble	r0, r5, #32
2000532e:	fa08 f000 	lslle.w	r0, r8, r0
20005332:	dd08      	ble.n	20005346 <_dtoa_r+0x206>
20005334:	3b1e      	subs	r3, #30
20005336:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000533a:	fa16 f202 	lsls.w	r2, r6, r2
2000533e:	fa28 f303 	lsr.w	r3, r8, r3
20005342:	ea42 0003 	orr.w	r0, r2, r3
20005346:	f003 fb8f 	bl	20008a68 <__aeabi_ui2d>
2000534a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000534e:	2201      	movs	r2, #1
20005350:	3d03      	subs	r5, #3
20005352:	9219      	str	r2, [sp, #100]	; 0x64
20005354:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005358:	e770      	b.n	2000523c <_dtoa_r+0xfc>
2000535a:	f649 00c0 	movw	r0, #39104	; 0x98c0
2000535e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005362:	e72e      	b.n	200051c2 <_dtoa_r+0x82>
20005364:	f649 1378 	movw	r3, #39288	; 0x9978
20005368:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000536c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005370:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005374:	e9d3 2300 	ldrd	r2, r3, [r3]
20005378:	f003 fe5e 	bl	20009038 <__aeabi_dcmplt>
2000537c:	2800      	cmp	r0, #0
2000537e:	f040 8320 	bne.w	200059c2 <_dtoa_r+0x882>
20005382:	9018      	str	r0, [sp, #96]	; 0x60
20005384:	e794      	b.n	200052b0 <_dtoa_r+0x170>
20005386:	bf00      	nop
20005388:	636f4361 	.word	0x636f4361
2000538c:	3fd287a7 	.word	0x3fd287a7
20005390:	8b60c8b3 	.word	0x8b60c8b3
20005394:	3fc68a28 	.word	0x3fc68a28
20005398:	509f79fb 	.word	0x509f79fb
2000539c:	3fd34413 	.word	0x3fd34413
200053a0:	200098c1 	.word	0x200098c1
200053a4:	2300      	movs	r3, #0
200053a6:	f04f 30ff 	mov.w	r0, #4294967295
200053aa:	461f      	mov	r7, r3
200053ac:	2101      	movs	r1, #1
200053ae:	932a      	str	r3, [sp, #168]	; 0xa8
200053b0:	9011      	str	r0, [sp, #68]	; 0x44
200053b2:	9116      	str	r1, [sp, #88]	; 0x58
200053b4:	9008      	str	r0, [sp, #32]
200053b6:	932b      	str	r3, [sp, #172]	; 0xac
200053b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200053ba:	2300      	movs	r3, #0
200053bc:	606b      	str	r3, [r5, #4]
200053be:	4620      	mov	r0, r4
200053c0:	6869      	ldr	r1, [r5, #4]
200053c2:	f002 f95b 	bl	2000767c <_Balloc>
200053c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200053c8:	6028      	str	r0, [r5, #0]
200053ca:	681b      	ldr	r3, [r3, #0]
200053cc:	9310      	str	r3, [sp, #64]	; 0x40
200053ce:	2f00      	cmp	r7, #0
200053d0:	f000 815b 	beq.w	2000568a <_dtoa_r+0x54a>
200053d4:	2e00      	cmp	r6, #0
200053d6:	f340 842a 	ble.w	20005c2e <_dtoa_r+0xaee>
200053da:	f649 1378 	movw	r3, #39288	; 0x9978
200053de:	f006 020f 	and.w	r2, r6, #15
200053e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053e6:	1135      	asrs	r5, r6, #4
200053e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200053ec:	f015 0f10 	tst.w	r5, #16
200053f0:	e9d3 0100 	ldrd	r0, r1, [r3]
200053f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200053f8:	f000 82e7 	beq.w	200059ca <_dtoa_r+0x88a>
200053fc:	f649 2350 	movw	r3, #39504	; 0x9a50
20005400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005404:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005408:	f005 050f 	and.w	r5, r5, #15
2000540c:	f04f 0803 	mov.w	r8, #3
20005410:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005414:	f003 fcc8 	bl	20008da8 <__aeabi_ddiv>
20005418:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000541c:	b1bd      	cbz	r5, 2000544e <_dtoa_r+0x30e>
2000541e:	f649 2750 	movw	r7, #39504	; 0x9a50
20005422:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005426:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000542a:	f015 0f01 	tst.w	r5, #1
2000542e:	4610      	mov	r0, r2
20005430:	4619      	mov	r1, r3
20005432:	d007      	beq.n	20005444 <_dtoa_r+0x304>
20005434:	e9d7 2300 	ldrd	r2, r3, [r7]
20005438:	f108 0801 	add.w	r8, r8, #1
2000543c:	f003 fb8a 	bl	20008b54 <__aeabi_dmul>
20005440:	4602      	mov	r2, r0
20005442:	460b      	mov	r3, r1
20005444:	3708      	adds	r7, #8
20005446:	106d      	asrs	r5, r5, #1
20005448:	d1ef      	bne.n	2000542a <_dtoa_r+0x2ea>
2000544a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000544e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005452:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005456:	f003 fca7 	bl	20008da8 <__aeabi_ddiv>
2000545a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000545e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005460:	2900      	cmp	r1, #0
20005462:	f000 80de 	beq.w	20005622 <_dtoa_r+0x4e2>
20005466:	f240 0300 	movw	r3, #0
2000546a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000546e:	2200      	movs	r2, #0
20005470:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005474:	f04f 0500 	mov.w	r5, #0
20005478:	f003 fdde 	bl	20009038 <__aeabi_dcmplt>
2000547c:	b108      	cbz	r0, 20005482 <_dtoa_r+0x342>
2000547e:	f04f 0501 	mov.w	r5, #1
20005482:	9a08      	ldr	r2, [sp, #32]
20005484:	2a00      	cmp	r2, #0
20005486:	bfd4      	ite	le
20005488:	2500      	movle	r5, #0
2000548a:	f005 0501 	andgt.w	r5, r5, #1
2000548e:	2d00      	cmp	r5, #0
20005490:	f000 80c7 	beq.w	20005622 <_dtoa_r+0x4e2>
20005494:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005496:	2b00      	cmp	r3, #0
20005498:	f340 80f5 	ble.w	20005686 <_dtoa_r+0x546>
2000549c:	f240 0300 	movw	r3, #0
200054a0:	2200      	movs	r2, #0
200054a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200054a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200054aa:	f003 fb53 	bl	20008b54 <__aeabi_dmul>
200054ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200054b2:	f108 0001 	add.w	r0, r8, #1
200054b6:	1e71      	subs	r1, r6, #1
200054b8:	9112      	str	r1, [sp, #72]	; 0x48
200054ba:	f003 fae5 	bl	20008a88 <__aeabi_i2d>
200054be:	4602      	mov	r2, r0
200054c0:	460b      	mov	r3, r1
200054c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200054c6:	f003 fb45 	bl	20008b54 <__aeabi_dmul>
200054ca:	f240 0300 	movw	r3, #0
200054ce:	2200      	movs	r2, #0
200054d0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200054d4:	f003 f98c 	bl	200087f0 <__adddf3>
200054d8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200054dc:	4680      	mov	r8, r0
200054de:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200054e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200054e4:	2b00      	cmp	r3, #0
200054e6:	f000 83ad 	beq.w	20005c44 <_dtoa_r+0xb04>
200054ea:	f649 1378 	movw	r3, #39288	; 0x9978
200054ee:	f240 0100 	movw	r1, #0
200054f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054f6:	2000      	movs	r0, #0
200054f8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200054fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005500:	f8cd c00c 	str.w	ip, [sp, #12]
20005504:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005508:	f003 fc4e 	bl	20008da8 <__aeabi_ddiv>
2000550c:	4642      	mov	r2, r8
2000550e:	464b      	mov	r3, r9
20005510:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005512:	f003 f96b 	bl	200087ec <__aeabi_dsub>
20005516:	4680      	mov	r8, r0
20005518:	4689      	mov	r9, r1
2000551a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000551e:	f003 fdb3 	bl	20009088 <__aeabi_d2iz>
20005522:	4607      	mov	r7, r0
20005524:	f003 fab0 	bl	20008a88 <__aeabi_i2d>
20005528:	4602      	mov	r2, r0
2000552a:	460b      	mov	r3, r1
2000552c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005530:	f003 f95c 	bl	200087ec <__aeabi_dsub>
20005534:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005538:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000553c:	4640      	mov	r0, r8
2000553e:	f805 3b01 	strb.w	r3, [r5], #1
20005542:	4649      	mov	r1, r9
20005544:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005548:	f003 fd94 	bl	20009074 <__aeabi_dcmpgt>
2000554c:	2800      	cmp	r0, #0
2000554e:	f040 8213 	bne.w	20005978 <_dtoa_r+0x838>
20005552:	f240 0100 	movw	r1, #0
20005556:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000555a:	2000      	movs	r0, #0
2000555c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005560:	f003 f944 	bl	200087ec <__aeabi_dsub>
20005564:	4602      	mov	r2, r0
20005566:	460b      	mov	r3, r1
20005568:	4640      	mov	r0, r8
2000556a:	4649      	mov	r1, r9
2000556c:	f003 fd82 	bl	20009074 <__aeabi_dcmpgt>
20005570:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005574:	2800      	cmp	r0, #0
20005576:	f040 83e7 	bne.w	20005d48 <_dtoa_r+0xc08>
2000557a:	f1bc 0f01 	cmp.w	ip, #1
2000557e:	f340 8082 	ble.w	20005686 <_dtoa_r+0x546>
20005582:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005586:	2701      	movs	r7, #1
20005588:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000558c:	961d      	str	r6, [sp, #116]	; 0x74
2000558e:	4666      	mov	r6, ip
20005590:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005594:	940c      	str	r4, [sp, #48]	; 0x30
20005596:	e010      	b.n	200055ba <_dtoa_r+0x47a>
20005598:	f240 0100 	movw	r1, #0
2000559c:	2000      	movs	r0, #0
2000559e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200055a2:	f003 f923 	bl	200087ec <__aeabi_dsub>
200055a6:	4642      	mov	r2, r8
200055a8:	464b      	mov	r3, r9
200055aa:	f003 fd45 	bl	20009038 <__aeabi_dcmplt>
200055ae:	2800      	cmp	r0, #0
200055b0:	f040 83c7 	bne.w	20005d42 <_dtoa_r+0xc02>
200055b4:	42b7      	cmp	r7, r6
200055b6:	f280 848b 	bge.w	20005ed0 <_dtoa_r+0xd90>
200055ba:	f240 0300 	movw	r3, #0
200055be:	4640      	mov	r0, r8
200055c0:	4649      	mov	r1, r9
200055c2:	2200      	movs	r2, #0
200055c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200055c8:	3501      	adds	r5, #1
200055ca:	f003 fac3 	bl	20008b54 <__aeabi_dmul>
200055ce:	f240 0300 	movw	r3, #0
200055d2:	2200      	movs	r2, #0
200055d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200055d8:	4680      	mov	r8, r0
200055da:	4689      	mov	r9, r1
200055dc:	4650      	mov	r0, sl
200055de:	4659      	mov	r1, fp
200055e0:	f003 fab8 	bl	20008b54 <__aeabi_dmul>
200055e4:	468b      	mov	fp, r1
200055e6:	4682      	mov	sl, r0
200055e8:	f003 fd4e 	bl	20009088 <__aeabi_d2iz>
200055ec:	4604      	mov	r4, r0
200055ee:	f003 fa4b 	bl	20008a88 <__aeabi_i2d>
200055f2:	3430      	adds	r4, #48	; 0x30
200055f4:	4602      	mov	r2, r0
200055f6:	460b      	mov	r3, r1
200055f8:	4650      	mov	r0, sl
200055fa:	4659      	mov	r1, fp
200055fc:	f003 f8f6 	bl	200087ec <__aeabi_dsub>
20005600:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005602:	464b      	mov	r3, r9
20005604:	55d4      	strb	r4, [r2, r7]
20005606:	4642      	mov	r2, r8
20005608:	3701      	adds	r7, #1
2000560a:	4682      	mov	sl, r0
2000560c:	468b      	mov	fp, r1
2000560e:	f003 fd13 	bl	20009038 <__aeabi_dcmplt>
20005612:	4652      	mov	r2, sl
20005614:	465b      	mov	r3, fp
20005616:	2800      	cmp	r0, #0
20005618:	d0be      	beq.n	20005598 <_dtoa_r+0x458>
2000561a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000561e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005620:	e1aa      	b.n	20005978 <_dtoa_r+0x838>
20005622:	4640      	mov	r0, r8
20005624:	f003 fa30 	bl	20008a88 <__aeabi_i2d>
20005628:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000562c:	f003 fa92 	bl	20008b54 <__aeabi_dmul>
20005630:	f240 0300 	movw	r3, #0
20005634:	2200      	movs	r2, #0
20005636:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000563a:	f003 f8d9 	bl	200087f0 <__adddf3>
2000563e:	9a08      	ldr	r2, [sp, #32]
20005640:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005644:	4680      	mov	r8, r0
20005646:	46a9      	mov	r9, r5
20005648:	2a00      	cmp	r2, #0
2000564a:	f040 82ec 	bne.w	20005c26 <_dtoa_r+0xae6>
2000564e:	f240 0300 	movw	r3, #0
20005652:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005656:	2200      	movs	r2, #0
20005658:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000565c:	f003 f8c6 	bl	200087ec <__aeabi_dsub>
20005660:	4642      	mov	r2, r8
20005662:	462b      	mov	r3, r5
20005664:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005668:	f003 fd04 	bl	20009074 <__aeabi_dcmpgt>
2000566c:	2800      	cmp	r0, #0
2000566e:	f040 824a 	bne.w	20005b06 <_dtoa_r+0x9c6>
20005672:	4642      	mov	r2, r8
20005674:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005678:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000567c:	f003 fcdc 	bl	20009038 <__aeabi_dcmplt>
20005680:	2800      	cmp	r0, #0
20005682:	f040 81d5 	bne.w	20005a30 <_dtoa_r+0x8f0>
20005686:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000568a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000568c:	ea6f 0703 	mvn.w	r7, r3
20005690:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005694:	2e0e      	cmp	r6, #14
20005696:	bfcc      	ite	gt
20005698:	2700      	movgt	r7, #0
2000569a:	f007 0701 	andle.w	r7, r7, #1
2000569e:	2f00      	cmp	r7, #0
200056a0:	f000 80b7 	beq.w	20005812 <_dtoa_r+0x6d2>
200056a4:	982b      	ldr	r0, [sp, #172]	; 0xac
200056a6:	f649 1378 	movw	r3, #39288	; 0x9978
200056aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056ae:	9908      	ldr	r1, [sp, #32]
200056b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200056b4:	0fc2      	lsrs	r2, r0, #31
200056b6:	2900      	cmp	r1, #0
200056b8:	bfcc      	ite	gt
200056ba:	2200      	movgt	r2, #0
200056bc:	f002 0201 	andle.w	r2, r2, #1
200056c0:	e9d3 0100 	ldrd	r0, r1, [r3]
200056c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200056c8:	2a00      	cmp	r2, #0
200056ca:	f040 81a0 	bne.w	20005a0e <_dtoa_r+0x8ce>
200056ce:	4602      	mov	r2, r0
200056d0:	460b      	mov	r3, r1
200056d2:	4640      	mov	r0, r8
200056d4:	4649      	mov	r1, r9
200056d6:	f003 fb67 	bl	20008da8 <__aeabi_ddiv>
200056da:	9d10      	ldr	r5, [sp, #64]	; 0x40
200056dc:	f003 fcd4 	bl	20009088 <__aeabi_d2iz>
200056e0:	4682      	mov	sl, r0
200056e2:	f003 f9d1 	bl	20008a88 <__aeabi_i2d>
200056e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200056ea:	f003 fa33 	bl	20008b54 <__aeabi_dmul>
200056ee:	4602      	mov	r2, r0
200056f0:	460b      	mov	r3, r1
200056f2:	4640      	mov	r0, r8
200056f4:	4649      	mov	r1, r9
200056f6:	f003 f879 	bl	200087ec <__aeabi_dsub>
200056fa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200056fe:	f805 3b01 	strb.w	r3, [r5], #1
20005702:	9a08      	ldr	r2, [sp, #32]
20005704:	2a01      	cmp	r2, #1
20005706:	4680      	mov	r8, r0
20005708:	4689      	mov	r9, r1
2000570a:	d052      	beq.n	200057b2 <_dtoa_r+0x672>
2000570c:	f240 0300 	movw	r3, #0
20005710:	2200      	movs	r2, #0
20005712:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005716:	f003 fa1d 	bl	20008b54 <__aeabi_dmul>
2000571a:	2200      	movs	r2, #0
2000571c:	2300      	movs	r3, #0
2000571e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005722:	f003 fc7f 	bl	20009024 <__aeabi_dcmpeq>
20005726:	2800      	cmp	r0, #0
20005728:	f040 81eb 	bne.w	20005b02 <_dtoa_r+0x9c2>
2000572c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000572e:	f04f 0801 	mov.w	r8, #1
20005732:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005736:	46a3      	mov	fp, r4
20005738:	1c87      	adds	r7, r0, #2
2000573a:	960f      	str	r6, [sp, #60]	; 0x3c
2000573c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005740:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005744:	e00a      	b.n	2000575c <_dtoa_r+0x61c>
20005746:	f003 fa05 	bl	20008b54 <__aeabi_dmul>
2000574a:	2200      	movs	r2, #0
2000574c:	2300      	movs	r3, #0
2000574e:	4604      	mov	r4, r0
20005750:	460d      	mov	r5, r1
20005752:	f003 fc67 	bl	20009024 <__aeabi_dcmpeq>
20005756:	2800      	cmp	r0, #0
20005758:	f040 81ce 	bne.w	20005af8 <_dtoa_r+0x9b8>
2000575c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005760:	4620      	mov	r0, r4
20005762:	4629      	mov	r1, r5
20005764:	f108 0801 	add.w	r8, r8, #1
20005768:	f003 fb1e 	bl	20008da8 <__aeabi_ddiv>
2000576c:	463e      	mov	r6, r7
2000576e:	f003 fc8b 	bl	20009088 <__aeabi_d2iz>
20005772:	4682      	mov	sl, r0
20005774:	f003 f988 	bl	20008a88 <__aeabi_i2d>
20005778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000577c:	f003 f9ea 	bl	20008b54 <__aeabi_dmul>
20005780:	4602      	mov	r2, r0
20005782:	460b      	mov	r3, r1
20005784:	4620      	mov	r0, r4
20005786:	4629      	mov	r1, r5
20005788:	f003 f830 	bl	200087ec <__aeabi_dsub>
2000578c:	2200      	movs	r2, #0
2000578e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005792:	f807 cc01 	strb.w	ip, [r7, #-1]
20005796:	3701      	adds	r7, #1
20005798:	45c1      	cmp	r9, r8
2000579a:	f240 0300 	movw	r3, #0
2000579e:	f2c4 0324 	movt	r3, #16420	; 0x4024
200057a2:	d1d0      	bne.n	20005746 <_dtoa_r+0x606>
200057a4:	4635      	mov	r5, r6
200057a6:	465c      	mov	r4, fp
200057a8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200057aa:	4680      	mov	r8, r0
200057ac:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200057b0:	4689      	mov	r9, r1
200057b2:	4642      	mov	r2, r8
200057b4:	464b      	mov	r3, r9
200057b6:	4640      	mov	r0, r8
200057b8:	4649      	mov	r1, r9
200057ba:	f003 f819 	bl	200087f0 <__adddf3>
200057be:	4680      	mov	r8, r0
200057c0:	4689      	mov	r9, r1
200057c2:	4642      	mov	r2, r8
200057c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200057c8:	464b      	mov	r3, r9
200057ca:	f003 fc35 	bl	20009038 <__aeabi_dcmplt>
200057ce:	b960      	cbnz	r0, 200057ea <_dtoa_r+0x6aa>
200057d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200057d4:	4642      	mov	r2, r8
200057d6:	464b      	mov	r3, r9
200057d8:	f003 fc24 	bl	20009024 <__aeabi_dcmpeq>
200057dc:	2800      	cmp	r0, #0
200057de:	f000 8190 	beq.w	20005b02 <_dtoa_r+0x9c2>
200057e2:	f01a 0f01 	tst.w	sl, #1
200057e6:	f000 818c 	beq.w	20005b02 <_dtoa_r+0x9c2>
200057ea:	9910      	ldr	r1, [sp, #64]	; 0x40
200057ec:	e000      	b.n	200057f0 <_dtoa_r+0x6b0>
200057ee:	461d      	mov	r5, r3
200057f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200057f4:	1e6b      	subs	r3, r5, #1
200057f6:	2a39      	cmp	r2, #57	; 0x39
200057f8:	f040 8367 	bne.w	20005eca <_dtoa_r+0xd8a>
200057fc:	428b      	cmp	r3, r1
200057fe:	d1f6      	bne.n	200057ee <_dtoa_r+0x6ae>
20005800:	9910      	ldr	r1, [sp, #64]	; 0x40
20005802:	2330      	movs	r3, #48	; 0x30
20005804:	3601      	adds	r6, #1
20005806:	2231      	movs	r2, #49	; 0x31
20005808:	700b      	strb	r3, [r1, #0]
2000580a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000580c:	701a      	strb	r2, [r3, #0]
2000580e:	9612      	str	r6, [sp, #72]	; 0x48
20005810:	e0b2      	b.n	20005978 <_dtoa_r+0x838>
20005812:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005814:	2a00      	cmp	r2, #0
20005816:	f040 80df 	bne.w	200059d8 <_dtoa_r+0x898>
2000581a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000581c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000581e:	920c      	str	r2, [sp, #48]	; 0x30
20005820:	2d00      	cmp	r5, #0
20005822:	bfd4      	ite	le
20005824:	2300      	movle	r3, #0
20005826:	2301      	movgt	r3, #1
20005828:	f1ba 0f00 	cmp.w	sl, #0
2000582c:	bfd4      	ite	le
2000582e:	2300      	movle	r3, #0
20005830:	f003 0301 	andgt.w	r3, r3, #1
20005834:	b14b      	cbz	r3, 2000584a <_dtoa_r+0x70a>
20005836:	45aa      	cmp	sl, r5
20005838:	bfb4      	ite	lt
2000583a:	4653      	movlt	r3, sl
2000583c:	462b      	movge	r3, r5
2000583e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005840:	ebc3 0a0a 	rsb	sl, r3, sl
20005844:	1aed      	subs	r5, r5, r3
20005846:	1ac0      	subs	r0, r0, r3
20005848:	900f      	str	r0, [sp, #60]	; 0x3c
2000584a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000584c:	2900      	cmp	r1, #0
2000584e:	dd1c      	ble.n	2000588a <_dtoa_r+0x74a>
20005850:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005852:	2a00      	cmp	r2, #0
20005854:	f000 82e9 	beq.w	20005e2a <_dtoa_r+0xcea>
20005858:	2f00      	cmp	r7, #0
2000585a:	dd12      	ble.n	20005882 <_dtoa_r+0x742>
2000585c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000585e:	463a      	mov	r2, r7
20005860:	4620      	mov	r0, r4
20005862:	f002 f96b 	bl	20007b3c <__pow5mult>
20005866:	465a      	mov	r2, fp
20005868:	900c      	str	r0, [sp, #48]	; 0x30
2000586a:	4620      	mov	r0, r4
2000586c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000586e:	f002 f87d 	bl	2000796c <__multiply>
20005872:	4659      	mov	r1, fp
20005874:	4603      	mov	r3, r0
20005876:	4620      	mov	r0, r4
20005878:	9303      	str	r3, [sp, #12]
2000587a:	f001 fee3 	bl	20007644 <_Bfree>
2000587e:	9b03      	ldr	r3, [sp, #12]
20005880:	469b      	mov	fp, r3
20005882:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005884:	1bda      	subs	r2, r3, r7
20005886:	f040 8311 	bne.w	20005eac <_dtoa_r+0xd6c>
2000588a:	2101      	movs	r1, #1
2000588c:	4620      	mov	r0, r4
2000588e:	f002 f907 	bl	20007aa0 <__i2b>
20005892:	9006      	str	r0, [sp, #24]
20005894:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005896:	2800      	cmp	r0, #0
20005898:	dd05      	ble.n	200058a6 <_dtoa_r+0x766>
2000589a:	9906      	ldr	r1, [sp, #24]
2000589c:	4620      	mov	r0, r4
2000589e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200058a0:	f002 f94c 	bl	20007b3c <__pow5mult>
200058a4:	9006      	str	r0, [sp, #24]
200058a6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200058a8:	2901      	cmp	r1, #1
200058aa:	f340 810a 	ble.w	20005ac2 <_dtoa_r+0x982>
200058ae:	2700      	movs	r7, #0
200058b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200058b2:	2b00      	cmp	r3, #0
200058b4:	f040 8261 	bne.w	20005d7a <_dtoa_r+0xc3a>
200058b8:	2301      	movs	r3, #1
200058ba:	4453      	add	r3, sl
200058bc:	f013 031f 	ands.w	r3, r3, #31
200058c0:	f040 812a 	bne.w	20005b18 <_dtoa_r+0x9d8>
200058c4:	231c      	movs	r3, #28
200058c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200058c8:	449a      	add	sl, r3
200058ca:	18ed      	adds	r5, r5, r3
200058cc:	18d2      	adds	r2, r2, r3
200058ce:	920f      	str	r2, [sp, #60]	; 0x3c
200058d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200058d2:	2b00      	cmp	r3, #0
200058d4:	dd05      	ble.n	200058e2 <_dtoa_r+0x7a2>
200058d6:	4659      	mov	r1, fp
200058d8:	461a      	mov	r2, r3
200058da:	4620      	mov	r0, r4
200058dc:	f001 ffe8 	bl	200078b0 <__lshift>
200058e0:	4683      	mov	fp, r0
200058e2:	f1ba 0f00 	cmp.w	sl, #0
200058e6:	dd05      	ble.n	200058f4 <_dtoa_r+0x7b4>
200058e8:	9906      	ldr	r1, [sp, #24]
200058ea:	4652      	mov	r2, sl
200058ec:	4620      	mov	r0, r4
200058ee:	f001 ffdf 	bl	200078b0 <__lshift>
200058f2:	9006      	str	r0, [sp, #24]
200058f4:	9818      	ldr	r0, [sp, #96]	; 0x60
200058f6:	2800      	cmp	r0, #0
200058f8:	f040 8229 	bne.w	20005d4e <_dtoa_r+0xc0e>
200058fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200058fe:	9908      	ldr	r1, [sp, #32]
20005900:	2802      	cmp	r0, #2
20005902:	bfd4      	ite	le
20005904:	2300      	movle	r3, #0
20005906:	2301      	movgt	r3, #1
20005908:	2900      	cmp	r1, #0
2000590a:	bfcc      	ite	gt
2000590c:	2300      	movgt	r3, #0
2000590e:	f003 0301 	andle.w	r3, r3, #1
20005912:	2b00      	cmp	r3, #0
20005914:	f000 810c 	beq.w	20005b30 <_dtoa_r+0x9f0>
20005918:	2900      	cmp	r1, #0
2000591a:	f040 808c 	bne.w	20005a36 <_dtoa_r+0x8f6>
2000591e:	2205      	movs	r2, #5
20005920:	9906      	ldr	r1, [sp, #24]
20005922:	9b08      	ldr	r3, [sp, #32]
20005924:	4620      	mov	r0, r4
20005926:	f002 f8c5 	bl	20007ab4 <__multadd>
2000592a:	9006      	str	r0, [sp, #24]
2000592c:	4658      	mov	r0, fp
2000592e:	9906      	ldr	r1, [sp, #24]
20005930:	f001 fd4e 	bl	200073d0 <__mcmp>
20005934:	2800      	cmp	r0, #0
20005936:	dd7e      	ble.n	20005a36 <_dtoa_r+0x8f6>
20005938:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000593a:	3601      	adds	r6, #1
2000593c:	2700      	movs	r7, #0
2000593e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005942:	2331      	movs	r3, #49	; 0x31
20005944:	f805 3b01 	strb.w	r3, [r5], #1
20005948:	9906      	ldr	r1, [sp, #24]
2000594a:	4620      	mov	r0, r4
2000594c:	f001 fe7a 	bl	20007644 <_Bfree>
20005950:	f1ba 0f00 	cmp.w	sl, #0
20005954:	f000 80d5 	beq.w	20005b02 <_dtoa_r+0x9c2>
20005958:	1e3b      	subs	r3, r7, #0
2000595a:	bf18      	it	ne
2000595c:	2301      	movne	r3, #1
2000595e:	4557      	cmp	r7, sl
20005960:	bf0c      	ite	eq
20005962:	2300      	moveq	r3, #0
20005964:	f003 0301 	andne.w	r3, r3, #1
20005968:	2b00      	cmp	r3, #0
2000596a:	f040 80d0 	bne.w	20005b0e <_dtoa_r+0x9ce>
2000596e:	4651      	mov	r1, sl
20005970:	4620      	mov	r0, r4
20005972:	f001 fe67 	bl	20007644 <_Bfree>
20005976:	9612      	str	r6, [sp, #72]	; 0x48
20005978:	4620      	mov	r0, r4
2000597a:	4659      	mov	r1, fp
2000597c:	f001 fe62 	bl	20007644 <_Bfree>
20005980:	9a12      	ldr	r2, [sp, #72]	; 0x48
20005982:	1c53      	adds	r3, r2, #1
20005984:	2200      	movs	r2, #0
20005986:	702a      	strb	r2, [r5, #0]
20005988:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000598a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000598c:	6003      	str	r3, [r0, #0]
2000598e:	2900      	cmp	r1, #0
20005990:	f000 81d4 	beq.w	20005d3c <_dtoa_r+0xbfc>
20005994:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005996:	9810      	ldr	r0, [sp, #64]	; 0x40
20005998:	6015      	str	r5, [r2, #0]
2000599a:	e412      	b.n	200051c2 <_dtoa_r+0x82>
2000599c:	2010      	movs	r0, #16
2000599e:	f001 f889 	bl	20006ab4 <malloc>
200059a2:	60c6      	str	r6, [r0, #12]
200059a4:	6046      	str	r6, [r0, #4]
200059a6:	6086      	str	r6, [r0, #8]
200059a8:	6006      	str	r6, [r0, #0]
200059aa:	4606      	mov	r6, r0
200059ac:	6260      	str	r0, [r4, #36]	; 0x24
200059ae:	f7ff bbd2 	b.w	20005156 <_dtoa_r+0x16>
200059b2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200059b4:	4271      	negs	r1, r6
200059b6:	2200      	movs	r2, #0
200059b8:	9115      	str	r1, [sp, #84]	; 0x54
200059ba:	1b80      	subs	r0, r0, r6
200059bc:	9217      	str	r2, [sp, #92]	; 0x5c
200059be:	900f      	str	r0, [sp, #60]	; 0x3c
200059c0:	e48a      	b.n	200052d8 <_dtoa_r+0x198>
200059c2:	2100      	movs	r1, #0
200059c4:	3e01      	subs	r6, #1
200059c6:	9118      	str	r1, [sp, #96]	; 0x60
200059c8:	e472      	b.n	200052b0 <_dtoa_r+0x170>
200059ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200059ce:	f04f 0802 	mov.w	r8, #2
200059d2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200059d6:	e521      	b.n	2000541c <_dtoa_r+0x2dc>
200059d8:	982a      	ldr	r0, [sp, #168]	; 0xa8
200059da:	2801      	cmp	r0, #1
200059dc:	f340 826c 	ble.w	20005eb8 <_dtoa_r+0xd78>
200059e0:	9a08      	ldr	r2, [sp, #32]
200059e2:	9815      	ldr	r0, [sp, #84]	; 0x54
200059e4:	1e53      	subs	r3, r2, #1
200059e6:	4298      	cmp	r0, r3
200059e8:	f2c0 8258 	blt.w	20005e9c <_dtoa_r+0xd5c>
200059ec:	1ac7      	subs	r7, r0, r3
200059ee:	9b08      	ldr	r3, [sp, #32]
200059f0:	2b00      	cmp	r3, #0
200059f2:	bfa8      	it	ge
200059f4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200059f6:	f2c0 8273 	blt.w	20005ee0 <_dtoa_r+0xda0>
200059fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200059fc:	4620      	mov	r0, r4
200059fe:	2101      	movs	r1, #1
20005a00:	449a      	add	sl, r3
20005a02:	18d2      	adds	r2, r2, r3
20005a04:	920f      	str	r2, [sp, #60]	; 0x3c
20005a06:	f002 f84b 	bl	20007aa0 <__i2b>
20005a0a:	900c      	str	r0, [sp, #48]	; 0x30
20005a0c:	e708      	b.n	20005820 <_dtoa_r+0x6e0>
20005a0e:	9b08      	ldr	r3, [sp, #32]
20005a10:	b973      	cbnz	r3, 20005a30 <_dtoa_r+0x8f0>
20005a12:	f240 0300 	movw	r3, #0
20005a16:	2200      	movs	r2, #0
20005a18:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005a20:	f003 f898 	bl	20008b54 <__aeabi_dmul>
20005a24:	4642      	mov	r2, r8
20005a26:	464b      	mov	r3, r9
20005a28:	f003 fb1a 	bl	20009060 <__aeabi_dcmpge>
20005a2c:	2800      	cmp	r0, #0
20005a2e:	d06a      	beq.n	20005b06 <_dtoa_r+0x9c6>
20005a30:	2200      	movs	r2, #0
20005a32:	9206      	str	r2, [sp, #24]
20005a34:	920c      	str	r2, [sp, #48]	; 0x30
20005a36:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005a38:	2700      	movs	r7, #0
20005a3a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005a3e:	43de      	mvns	r6, r3
20005a40:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005a42:	e781      	b.n	20005948 <_dtoa_r+0x808>
20005a44:	2100      	movs	r1, #0
20005a46:	9116      	str	r1, [sp, #88]	; 0x58
20005a48:	982b      	ldr	r0, [sp, #172]	; 0xac
20005a4a:	2800      	cmp	r0, #0
20005a4c:	f340 819f 	ble.w	20005d8e <_dtoa_r+0xc4e>
20005a50:	982b      	ldr	r0, [sp, #172]	; 0xac
20005a52:	4601      	mov	r1, r0
20005a54:	9011      	str	r0, [sp, #68]	; 0x44
20005a56:	9008      	str	r0, [sp, #32]
20005a58:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005a5a:	2200      	movs	r2, #0
20005a5c:	2917      	cmp	r1, #23
20005a5e:	606a      	str	r2, [r5, #4]
20005a60:	f240 82ab 	bls.w	20005fba <_dtoa_r+0xe7a>
20005a64:	2304      	movs	r3, #4
20005a66:	005b      	lsls	r3, r3, #1
20005a68:	3201      	adds	r2, #1
20005a6a:	f103 0014 	add.w	r0, r3, #20
20005a6e:	4288      	cmp	r0, r1
20005a70:	d9f9      	bls.n	20005a66 <_dtoa_r+0x926>
20005a72:	9b08      	ldr	r3, [sp, #32]
20005a74:	606a      	str	r2, [r5, #4]
20005a76:	2b0e      	cmp	r3, #14
20005a78:	bf8c      	ite	hi
20005a7a:	2700      	movhi	r7, #0
20005a7c:	f007 0701 	andls.w	r7, r7, #1
20005a80:	e49d      	b.n	200053be <_dtoa_r+0x27e>
20005a82:	2201      	movs	r2, #1
20005a84:	9216      	str	r2, [sp, #88]	; 0x58
20005a86:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005a88:	18f3      	adds	r3, r6, r3
20005a8a:	9311      	str	r3, [sp, #68]	; 0x44
20005a8c:	1c59      	adds	r1, r3, #1
20005a8e:	2900      	cmp	r1, #0
20005a90:	bfc8      	it	gt
20005a92:	9108      	strgt	r1, [sp, #32]
20005a94:	dce0      	bgt.n	20005a58 <_dtoa_r+0x918>
20005a96:	290e      	cmp	r1, #14
20005a98:	bf8c      	ite	hi
20005a9a:	2700      	movhi	r7, #0
20005a9c:	f007 0701 	andls.w	r7, r7, #1
20005aa0:	9108      	str	r1, [sp, #32]
20005aa2:	e489      	b.n	200053b8 <_dtoa_r+0x278>
20005aa4:	2301      	movs	r3, #1
20005aa6:	9316      	str	r3, [sp, #88]	; 0x58
20005aa8:	e7ce      	b.n	20005a48 <_dtoa_r+0x908>
20005aaa:	2200      	movs	r2, #0
20005aac:	9216      	str	r2, [sp, #88]	; 0x58
20005aae:	e7ea      	b.n	20005a86 <_dtoa_r+0x946>
20005ab0:	f04f 33ff 	mov.w	r3, #4294967295
20005ab4:	2700      	movs	r7, #0
20005ab6:	2001      	movs	r0, #1
20005ab8:	9311      	str	r3, [sp, #68]	; 0x44
20005aba:	9016      	str	r0, [sp, #88]	; 0x58
20005abc:	9308      	str	r3, [sp, #32]
20005abe:	972b      	str	r7, [sp, #172]	; 0xac
20005ac0:	e47a      	b.n	200053b8 <_dtoa_r+0x278>
20005ac2:	f1b8 0f00 	cmp.w	r8, #0
20005ac6:	f47f aef2 	bne.w	200058ae <_dtoa_r+0x76e>
20005aca:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20005ace:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005ad2:	2b00      	cmp	r3, #0
20005ad4:	f47f aeeb 	bne.w	200058ae <_dtoa_r+0x76e>
20005ad8:	f240 0300 	movw	r3, #0
20005adc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005ae0:	ea09 0303 	and.w	r3, r9, r3
20005ae4:	2b00      	cmp	r3, #0
20005ae6:	f43f aee2 	beq.w	200058ae <_dtoa_r+0x76e>
20005aea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005aec:	f10a 0a01 	add.w	sl, sl, #1
20005af0:	2701      	movs	r7, #1
20005af2:	3201      	adds	r2, #1
20005af4:	920f      	str	r2, [sp, #60]	; 0x3c
20005af6:	e6db      	b.n	200058b0 <_dtoa_r+0x770>
20005af8:	4635      	mov	r5, r6
20005afa:	465c      	mov	r4, fp
20005afc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005afe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005b02:	9612      	str	r6, [sp, #72]	; 0x48
20005b04:	e738      	b.n	20005978 <_dtoa_r+0x838>
20005b06:	2000      	movs	r0, #0
20005b08:	9006      	str	r0, [sp, #24]
20005b0a:	900c      	str	r0, [sp, #48]	; 0x30
20005b0c:	e714      	b.n	20005938 <_dtoa_r+0x7f8>
20005b0e:	4639      	mov	r1, r7
20005b10:	4620      	mov	r0, r4
20005b12:	f001 fd97 	bl	20007644 <_Bfree>
20005b16:	e72a      	b.n	2000596e <_dtoa_r+0x82e>
20005b18:	f1c3 0320 	rsb	r3, r3, #32
20005b1c:	2b04      	cmp	r3, #4
20005b1e:	f340 8254 	ble.w	20005fca <_dtoa_r+0xe8a>
20005b22:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005b24:	3b04      	subs	r3, #4
20005b26:	449a      	add	sl, r3
20005b28:	18ed      	adds	r5, r5, r3
20005b2a:	18c9      	adds	r1, r1, r3
20005b2c:	910f      	str	r1, [sp, #60]	; 0x3c
20005b2e:	e6cf      	b.n	200058d0 <_dtoa_r+0x790>
20005b30:	9916      	ldr	r1, [sp, #88]	; 0x58
20005b32:	2900      	cmp	r1, #0
20005b34:	f000 8131 	beq.w	20005d9a <_dtoa_r+0xc5a>
20005b38:	2d00      	cmp	r5, #0
20005b3a:	dd05      	ble.n	20005b48 <_dtoa_r+0xa08>
20005b3c:	990c      	ldr	r1, [sp, #48]	; 0x30
20005b3e:	462a      	mov	r2, r5
20005b40:	4620      	mov	r0, r4
20005b42:	f001 feb5 	bl	200078b0 <__lshift>
20005b46:	900c      	str	r0, [sp, #48]	; 0x30
20005b48:	2f00      	cmp	r7, #0
20005b4a:	f040 81ea 	bne.w	20005f22 <_dtoa_r+0xde2>
20005b4e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005b52:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005b54:	2301      	movs	r3, #1
20005b56:	f008 0001 	and.w	r0, r8, #1
20005b5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20005b5c:	9011      	str	r0, [sp, #68]	; 0x44
20005b5e:	950f      	str	r5, [sp, #60]	; 0x3c
20005b60:	461d      	mov	r5, r3
20005b62:	960c      	str	r6, [sp, #48]	; 0x30
20005b64:	9906      	ldr	r1, [sp, #24]
20005b66:	4658      	mov	r0, fp
20005b68:	f7ff fa5a 	bl	20005020 <quorem>
20005b6c:	4639      	mov	r1, r7
20005b6e:	3030      	adds	r0, #48	; 0x30
20005b70:	900b      	str	r0, [sp, #44]	; 0x2c
20005b72:	4658      	mov	r0, fp
20005b74:	f001 fc2c 	bl	200073d0 <__mcmp>
20005b78:	9906      	ldr	r1, [sp, #24]
20005b7a:	4652      	mov	r2, sl
20005b7c:	4606      	mov	r6, r0
20005b7e:	4620      	mov	r0, r4
20005b80:	f001 fe1a 	bl	200077b8 <__mdiff>
20005b84:	68c3      	ldr	r3, [r0, #12]
20005b86:	4680      	mov	r8, r0
20005b88:	2b00      	cmp	r3, #0
20005b8a:	d03d      	beq.n	20005c08 <_dtoa_r+0xac8>
20005b8c:	f04f 0901 	mov.w	r9, #1
20005b90:	4641      	mov	r1, r8
20005b92:	4620      	mov	r0, r4
20005b94:	f001 fd56 	bl	20007644 <_Bfree>
20005b98:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005b9a:	ea59 0101 	orrs.w	r1, r9, r1
20005b9e:	d103      	bne.n	20005ba8 <_dtoa_r+0xa68>
20005ba0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005ba2:	2a00      	cmp	r2, #0
20005ba4:	f000 81eb 	beq.w	20005f7e <_dtoa_r+0xe3e>
20005ba8:	2e00      	cmp	r6, #0
20005baa:	f2c0 819e 	blt.w	20005eea <_dtoa_r+0xdaa>
20005bae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20005bb0:	4332      	orrs	r2, r6
20005bb2:	d103      	bne.n	20005bbc <_dtoa_r+0xa7c>
20005bb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005bb6:	2b00      	cmp	r3, #0
20005bb8:	f000 8197 	beq.w	20005eea <_dtoa_r+0xdaa>
20005bbc:	f1b9 0f00 	cmp.w	r9, #0
20005bc0:	f300 81ce 	bgt.w	20005f60 <_dtoa_r+0xe20>
20005bc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005bc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005bc8:	f801 2b01 	strb.w	r2, [r1], #1
20005bcc:	9b08      	ldr	r3, [sp, #32]
20005bce:	910f      	str	r1, [sp, #60]	; 0x3c
20005bd0:	429d      	cmp	r5, r3
20005bd2:	f000 81c2 	beq.w	20005f5a <_dtoa_r+0xe1a>
20005bd6:	4659      	mov	r1, fp
20005bd8:	220a      	movs	r2, #10
20005bda:	2300      	movs	r3, #0
20005bdc:	4620      	mov	r0, r4
20005bde:	f001 ff69 	bl	20007ab4 <__multadd>
20005be2:	4557      	cmp	r7, sl
20005be4:	4639      	mov	r1, r7
20005be6:	4683      	mov	fp, r0
20005be8:	d014      	beq.n	20005c14 <_dtoa_r+0xad4>
20005bea:	220a      	movs	r2, #10
20005bec:	2300      	movs	r3, #0
20005bee:	4620      	mov	r0, r4
20005bf0:	3501      	adds	r5, #1
20005bf2:	f001 ff5f 	bl	20007ab4 <__multadd>
20005bf6:	4651      	mov	r1, sl
20005bf8:	220a      	movs	r2, #10
20005bfa:	2300      	movs	r3, #0
20005bfc:	4607      	mov	r7, r0
20005bfe:	4620      	mov	r0, r4
20005c00:	f001 ff58 	bl	20007ab4 <__multadd>
20005c04:	4682      	mov	sl, r0
20005c06:	e7ad      	b.n	20005b64 <_dtoa_r+0xa24>
20005c08:	4658      	mov	r0, fp
20005c0a:	4641      	mov	r1, r8
20005c0c:	f001 fbe0 	bl	200073d0 <__mcmp>
20005c10:	4681      	mov	r9, r0
20005c12:	e7bd      	b.n	20005b90 <_dtoa_r+0xa50>
20005c14:	4620      	mov	r0, r4
20005c16:	220a      	movs	r2, #10
20005c18:	2300      	movs	r3, #0
20005c1a:	3501      	adds	r5, #1
20005c1c:	f001 ff4a 	bl	20007ab4 <__multadd>
20005c20:	4607      	mov	r7, r0
20005c22:	4682      	mov	sl, r0
20005c24:	e79e      	b.n	20005b64 <_dtoa_r+0xa24>
20005c26:	9612      	str	r6, [sp, #72]	; 0x48
20005c28:	f8dd c020 	ldr.w	ip, [sp, #32]
20005c2c:	e459      	b.n	200054e2 <_dtoa_r+0x3a2>
20005c2e:	4275      	negs	r5, r6
20005c30:	2d00      	cmp	r5, #0
20005c32:	f040 8101 	bne.w	20005e38 <_dtoa_r+0xcf8>
20005c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c3a:	f04f 0802 	mov.w	r8, #2
20005c3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c42:	e40c      	b.n	2000545e <_dtoa_r+0x31e>
20005c44:	f649 1178 	movw	r1, #39288	; 0x9978
20005c48:	4642      	mov	r2, r8
20005c4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005c4e:	464b      	mov	r3, r9
20005c50:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20005c54:	f8cd c00c 	str.w	ip, [sp, #12]
20005c58:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005c5a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20005c5e:	f002 ff79 	bl	20008b54 <__aeabi_dmul>
20005c62:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20005c66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c6a:	f003 fa0d 	bl	20009088 <__aeabi_d2iz>
20005c6e:	4607      	mov	r7, r0
20005c70:	f002 ff0a 	bl	20008a88 <__aeabi_i2d>
20005c74:	460b      	mov	r3, r1
20005c76:	4602      	mov	r2, r0
20005c78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c7c:	f002 fdb6 	bl	200087ec <__aeabi_dsub>
20005c80:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005c84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c88:	f805 3b01 	strb.w	r3, [r5], #1
20005c8c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005c90:	f1bc 0f01 	cmp.w	ip, #1
20005c94:	d029      	beq.n	20005cea <_dtoa_r+0xbaa>
20005c96:	46d1      	mov	r9, sl
20005c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c9c:	46b2      	mov	sl, r6
20005c9e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20005ca0:	951c      	str	r5, [sp, #112]	; 0x70
20005ca2:	2701      	movs	r7, #1
20005ca4:	4665      	mov	r5, ip
20005ca6:	46a0      	mov	r8, r4
20005ca8:	f240 0300 	movw	r3, #0
20005cac:	2200      	movs	r2, #0
20005cae:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005cb2:	f002 ff4f 	bl	20008b54 <__aeabi_dmul>
20005cb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005cba:	f003 f9e5 	bl	20009088 <__aeabi_d2iz>
20005cbe:	4604      	mov	r4, r0
20005cc0:	f002 fee2 	bl	20008a88 <__aeabi_i2d>
20005cc4:	3430      	adds	r4, #48	; 0x30
20005cc6:	4602      	mov	r2, r0
20005cc8:	460b      	mov	r3, r1
20005cca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cce:	f002 fd8d 	bl	200087ec <__aeabi_dsub>
20005cd2:	55f4      	strb	r4, [r6, r7]
20005cd4:	3701      	adds	r7, #1
20005cd6:	42af      	cmp	r7, r5
20005cd8:	d1e6      	bne.n	20005ca8 <_dtoa_r+0xb68>
20005cda:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20005cdc:	3f01      	subs	r7, #1
20005cde:	4656      	mov	r6, sl
20005ce0:	4644      	mov	r4, r8
20005ce2:	46ca      	mov	sl, r9
20005ce4:	19ed      	adds	r5, r5, r7
20005ce6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005cea:	f240 0300 	movw	r3, #0
20005cee:	2200      	movs	r2, #0
20005cf0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20005cf4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005cf8:	f002 fd7a 	bl	200087f0 <__adddf3>
20005cfc:	4602      	mov	r2, r0
20005cfe:	460b      	mov	r3, r1
20005d00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d04:	f003 f9b6 	bl	20009074 <__aeabi_dcmpgt>
20005d08:	b9f0      	cbnz	r0, 20005d48 <_dtoa_r+0xc08>
20005d0a:	f240 0100 	movw	r1, #0
20005d0e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20005d12:	2000      	movs	r0, #0
20005d14:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005d18:	f002 fd68 	bl	200087ec <__aeabi_dsub>
20005d1c:	4602      	mov	r2, r0
20005d1e:	460b      	mov	r3, r1
20005d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d24:	f003 f988 	bl	20009038 <__aeabi_dcmplt>
20005d28:	2800      	cmp	r0, #0
20005d2a:	f43f acac 	beq.w	20005686 <_dtoa_r+0x546>
20005d2e:	462b      	mov	r3, r5
20005d30:	461d      	mov	r5, r3
20005d32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005d36:	2a30      	cmp	r2, #48	; 0x30
20005d38:	d0fa      	beq.n	20005d30 <_dtoa_r+0xbf0>
20005d3a:	e61d      	b.n	20005978 <_dtoa_r+0x838>
20005d3c:	9810      	ldr	r0, [sp, #64]	; 0x40
20005d3e:	f7ff ba40 	b.w	200051c2 <_dtoa_r+0x82>
20005d42:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005d46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005d48:	9e12      	ldr	r6, [sp, #72]	; 0x48
20005d4a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d4c:	e550      	b.n	200057f0 <_dtoa_r+0x6b0>
20005d4e:	4658      	mov	r0, fp
20005d50:	9906      	ldr	r1, [sp, #24]
20005d52:	f001 fb3d 	bl	200073d0 <__mcmp>
20005d56:	2800      	cmp	r0, #0
20005d58:	f6bf add0 	bge.w	200058fc <_dtoa_r+0x7bc>
20005d5c:	4659      	mov	r1, fp
20005d5e:	4620      	mov	r0, r4
20005d60:	220a      	movs	r2, #10
20005d62:	2300      	movs	r3, #0
20005d64:	f001 fea6 	bl	20007ab4 <__multadd>
20005d68:	9916      	ldr	r1, [sp, #88]	; 0x58
20005d6a:	3e01      	subs	r6, #1
20005d6c:	4683      	mov	fp, r0
20005d6e:	2900      	cmp	r1, #0
20005d70:	f040 8119 	bne.w	20005fa6 <_dtoa_r+0xe66>
20005d74:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005d76:	9208      	str	r2, [sp, #32]
20005d78:	e5c0      	b.n	200058fc <_dtoa_r+0x7bc>
20005d7a:	9806      	ldr	r0, [sp, #24]
20005d7c:	6903      	ldr	r3, [r0, #16]
20005d7e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20005d82:	6918      	ldr	r0, [r3, #16]
20005d84:	f001 fad2 	bl	2000732c <__hi0bits>
20005d88:	f1c0 0320 	rsb	r3, r0, #32
20005d8c:	e595      	b.n	200058ba <_dtoa_r+0x77a>
20005d8e:	2101      	movs	r1, #1
20005d90:	9111      	str	r1, [sp, #68]	; 0x44
20005d92:	9108      	str	r1, [sp, #32]
20005d94:	912b      	str	r1, [sp, #172]	; 0xac
20005d96:	f7ff bb0f 	b.w	200053b8 <_dtoa_r+0x278>
20005d9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005d9c:	46b1      	mov	r9, r6
20005d9e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20005da0:	46aa      	mov	sl, r5
20005da2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20005da6:	9e08      	ldr	r6, [sp, #32]
20005da8:	e002      	b.n	20005db0 <_dtoa_r+0xc70>
20005daa:	f001 fe83 	bl	20007ab4 <__multadd>
20005dae:	4683      	mov	fp, r0
20005db0:	4641      	mov	r1, r8
20005db2:	4658      	mov	r0, fp
20005db4:	f7ff f934 	bl	20005020 <quorem>
20005db8:	3501      	adds	r5, #1
20005dba:	220a      	movs	r2, #10
20005dbc:	2300      	movs	r3, #0
20005dbe:	4659      	mov	r1, fp
20005dc0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20005dc4:	f80a c007 	strb.w	ip, [sl, r7]
20005dc8:	3701      	adds	r7, #1
20005dca:	4620      	mov	r0, r4
20005dcc:	42be      	cmp	r6, r7
20005dce:	dcec      	bgt.n	20005daa <_dtoa_r+0xc6a>
20005dd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005dd4:	464e      	mov	r6, r9
20005dd6:	2700      	movs	r7, #0
20005dd8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005ddc:	4659      	mov	r1, fp
20005dde:	2201      	movs	r2, #1
20005de0:	4620      	mov	r0, r4
20005de2:	f001 fd65 	bl	200078b0 <__lshift>
20005de6:	9906      	ldr	r1, [sp, #24]
20005de8:	4683      	mov	fp, r0
20005dea:	f001 faf1 	bl	200073d0 <__mcmp>
20005dee:	2800      	cmp	r0, #0
20005df0:	dd0f      	ble.n	20005e12 <_dtoa_r+0xcd2>
20005df2:	9910      	ldr	r1, [sp, #64]	; 0x40
20005df4:	e000      	b.n	20005df8 <_dtoa_r+0xcb8>
20005df6:	461d      	mov	r5, r3
20005df8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005dfc:	1e6b      	subs	r3, r5, #1
20005dfe:	2a39      	cmp	r2, #57	; 0x39
20005e00:	f040 808c 	bne.w	20005f1c <_dtoa_r+0xddc>
20005e04:	428b      	cmp	r3, r1
20005e06:	d1f6      	bne.n	20005df6 <_dtoa_r+0xcb6>
20005e08:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e0a:	2331      	movs	r3, #49	; 0x31
20005e0c:	3601      	adds	r6, #1
20005e0e:	700b      	strb	r3, [r1, #0]
20005e10:	e59a      	b.n	20005948 <_dtoa_r+0x808>
20005e12:	d103      	bne.n	20005e1c <_dtoa_r+0xcdc>
20005e14:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005e16:	f010 0f01 	tst.w	r0, #1
20005e1a:	d1ea      	bne.n	20005df2 <_dtoa_r+0xcb2>
20005e1c:	462b      	mov	r3, r5
20005e1e:	461d      	mov	r5, r3
20005e20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005e24:	2a30      	cmp	r2, #48	; 0x30
20005e26:	d0fa      	beq.n	20005e1e <_dtoa_r+0xcde>
20005e28:	e58e      	b.n	20005948 <_dtoa_r+0x808>
20005e2a:	4659      	mov	r1, fp
20005e2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
20005e2e:	4620      	mov	r0, r4
20005e30:	f001 fe84 	bl	20007b3c <__pow5mult>
20005e34:	4683      	mov	fp, r0
20005e36:	e528      	b.n	2000588a <_dtoa_r+0x74a>
20005e38:	f005 030f 	and.w	r3, r5, #15
20005e3c:	f649 1278 	movw	r2, #39288	; 0x9978
20005e40:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005e44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005e48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20005e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005e50:	f002 fe80 	bl	20008b54 <__aeabi_dmul>
20005e54:	112d      	asrs	r5, r5, #4
20005e56:	bf08      	it	eq
20005e58:	f04f 0802 	moveq.w	r8, #2
20005e5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005e60:	f43f aafd 	beq.w	2000545e <_dtoa_r+0x31e>
20005e64:	f649 2750 	movw	r7, #39504	; 0x9a50
20005e68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e6c:	f04f 0802 	mov.w	r8, #2
20005e70:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005e74:	f015 0f01 	tst.w	r5, #1
20005e78:	4610      	mov	r0, r2
20005e7a:	4619      	mov	r1, r3
20005e7c:	d007      	beq.n	20005e8e <_dtoa_r+0xd4e>
20005e7e:	e9d7 2300 	ldrd	r2, r3, [r7]
20005e82:	f108 0801 	add.w	r8, r8, #1
20005e86:	f002 fe65 	bl	20008b54 <__aeabi_dmul>
20005e8a:	4602      	mov	r2, r0
20005e8c:	460b      	mov	r3, r1
20005e8e:	3708      	adds	r7, #8
20005e90:	106d      	asrs	r5, r5, #1
20005e92:	d1ef      	bne.n	20005e74 <_dtoa_r+0xd34>
20005e94:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005e98:	f7ff bae1 	b.w	2000545e <_dtoa_r+0x31e>
20005e9c:	9915      	ldr	r1, [sp, #84]	; 0x54
20005e9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005ea0:	1a5b      	subs	r3, r3, r1
20005ea2:	18c9      	adds	r1, r1, r3
20005ea4:	18d2      	adds	r2, r2, r3
20005ea6:	9115      	str	r1, [sp, #84]	; 0x54
20005ea8:	9217      	str	r2, [sp, #92]	; 0x5c
20005eaa:	e5a0      	b.n	200059ee <_dtoa_r+0x8ae>
20005eac:	4659      	mov	r1, fp
20005eae:	4620      	mov	r0, r4
20005eb0:	f001 fe44 	bl	20007b3c <__pow5mult>
20005eb4:	4683      	mov	fp, r0
20005eb6:	e4e8      	b.n	2000588a <_dtoa_r+0x74a>
20005eb8:	9919      	ldr	r1, [sp, #100]	; 0x64
20005eba:	2900      	cmp	r1, #0
20005ebc:	d047      	beq.n	20005f4e <_dtoa_r+0xe0e>
20005ebe:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005ec2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005ec4:	3303      	adds	r3, #3
20005ec6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005ec8:	e597      	b.n	200059fa <_dtoa_r+0x8ba>
20005eca:	3201      	adds	r2, #1
20005ecc:	b2d2      	uxtb	r2, r2
20005ece:	e49d      	b.n	2000580c <_dtoa_r+0x6cc>
20005ed0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005ed4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20005ed8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20005eda:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005edc:	f7ff bbd3 	b.w	20005686 <_dtoa_r+0x546>
20005ee0:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005ee2:	2300      	movs	r3, #0
20005ee4:	9808      	ldr	r0, [sp, #32]
20005ee6:	1a0d      	subs	r5, r1, r0
20005ee8:	e587      	b.n	200059fa <_dtoa_r+0x8ba>
20005eea:	f1b9 0f00 	cmp.w	r9, #0
20005eee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005ef0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005ef2:	dd0f      	ble.n	20005f14 <_dtoa_r+0xdd4>
20005ef4:	4659      	mov	r1, fp
20005ef6:	2201      	movs	r2, #1
20005ef8:	4620      	mov	r0, r4
20005efa:	f001 fcd9 	bl	200078b0 <__lshift>
20005efe:	9906      	ldr	r1, [sp, #24]
20005f00:	4683      	mov	fp, r0
20005f02:	f001 fa65 	bl	200073d0 <__mcmp>
20005f06:	2800      	cmp	r0, #0
20005f08:	dd47      	ble.n	20005f9a <_dtoa_r+0xe5a>
20005f0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005f0c:	2939      	cmp	r1, #57	; 0x39
20005f0e:	d031      	beq.n	20005f74 <_dtoa_r+0xe34>
20005f10:	3101      	adds	r1, #1
20005f12:	910b      	str	r1, [sp, #44]	; 0x2c
20005f14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005f16:	f805 2b01 	strb.w	r2, [r5], #1
20005f1a:	e515      	b.n	20005948 <_dtoa_r+0x808>
20005f1c:	3201      	adds	r2, #1
20005f1e:	701a      	strb	r2, [r3, #0]
20005f20:	e512      	b.n	20005948 <_dtoa_r+0x808>
20005f22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005f24:	4620      	mov	r0, r4
20005f26:	6851      	ldr	r1, [r2, #4]
20005f28:	f001 fba8 	bl	2000767c <_Balloc>
20005f2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20005f2e:	f103 010c 	add.w	r1, r3, #12
20005f32:	691a      	ldr	r2, [r3, #16]
20005f34:	3202      	adds	r2, #2
20005f36:	0092      	lsls	r2, r2, #2
20005f38:	4605      	mov	r5, r0
20005f3a:	300c      	adds	r0, #12
20005f3c:	f001 f8ce 	bl	200070dc <memcpy>
20005f40:	4620      	mov	r0, r4
20005f42:	4629      	mov	r1, r5
20005f44:	2201      	movs	r2, #1
20005f46:	f001 fcb3 	bl	200078b0 <__lshift>
20005f4a:	4682      	mov	sl, r0
20005f4c:	e601      	b.n	20005b52 <_dtoa_r+0xa12>
20005f4e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005f50:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005f52:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005f54:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005f58:	e54f      	b.n	200059fa <_dtoa_r+0x8ba>
20005f5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005f5c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005f5e:	e73d      	b.n	20005ddc <_dtoa_r+0xc9c>
20005f60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005f62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005f64:	2b39      	cmp	r3, #57	; 0x39
20005f66:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005f68:	d004      	beq.n	20005f74 <_dtoa_r+0xe34>
20005f6a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005f6c:	1c43      	adds	r3, r0, #1
20005f6e:	f805 3b01 	strb.w	r3, [r5], #1
20005f72:	e4e9      	b.n	20005948 <_dtoa_r+0x808>
20005f74:	2339      	movs	r3, #57	; 0x39
20005f76:	f805 3b01 	strb.w	r3, [r5], #1
20005f7a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005f7c:	e73c      	b.n	20005df8 <_dtoa_r+0xcb8>
20005f7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005f80:	4633      	mov	r3, r6
20005f82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005f84:	2839      	cmp	r0, #57	; 0x39
20005f86:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005f88:	d0f4      	beq.n	20005f74 <_dtoa_r+0xe34>
20005f8a:	2b00      	cmp	r3, #0
20005f8c:	dd01      	ble.n	20005f92 <_dtoa_r+0xe52>
20005f8e:	3001      	adds	r0, #1
20005f90:	900b      	str	r0, [sp, #44]	; 0x2c
20005f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005f94:	f805 1b01 	strb.w	r1, [r5], #1
20005f98:	e4d6      	b.n	20005948 <_dtoa_r+0x808>
20005f9a:	d1bb      	bne.n	20005f14 <_dtoa_r+0xdd4>
20005f9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005f9e:	f010 0f01 	tst.w	r0, #1
20005fa2:	d0b7      	beq.n	20005f14 <_dtoa_r+0xdd4>
20005fa4:	e7b1      	b.n	20005f0a <_dtoa_r+0xdca>
20005fa6:	2300      	movs	r3, #0
20005fa8:	990c      	ldr	r1, [sp, #48]	; 0x30
20005faa:	4620      	mov	r0, r4
20005fac:	220a      	movs	r2, #10
20005fae:	f001 fd81 	bl	20007ab4 <__multadd>
20005fb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005fb4:	9308      	str	r3, [sp, #32]
20005fb6:	900c      	str	r0, [sp, #48]	; 0x30
20005fb8:	e4a0      	b.n	200058fc <_dtoa_r+0x7bc>
20005fba:	9908      	ldr	r1, [sp, #32]
20005fbc:	290e      	cmp	r1, #14
20005fbe:	bf8c      	ite	hi
20005fc0:	2700      	movhi	r7, #0
20005fc2:	f007 0701 	andls.w	r7, r7, #1
20005fc6:	f7ff b9fa 	b.w	200053be <_dtoa_r+0x27e>
20005fca:	f43f ac81 	beq.w	200058d0 <_dtoa_r+0x790>
20005fce:	331c      	adds	r3, #28
20005fd0:	e479      	b.n	200058c6 <_dtoa_r+0x786>
20005fd2:	2701      	movs	r7, #1
20005fd4:	f7ff b98a 	b.w	200052ec <_dtoa_r+0x1ac>

20005fd8 <_fflush_r>:
20005fd8:	690b      	ldr	r3, [r1, #16]
20005fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005fde:	460c      	mov	r4, r1
20005fe0:	4680      	mov	r8, r0
20005fe2:	2b00      	cmp	r3, #0
20005fe4:	d071      	beq.n	200060ca <_fflush_r+0xf2>
20005fe6:	b110      	cbz	r0, 20005fee <_fflush_r+0x16>
20005fe8:	6983      	ldr	r3, [r0, #24]
20005fea:	2b00      	cmp	r3, #0
20005fec:	d078      	beq.n	200060e0 <_fflush_r+0x108>
20005fee:	f649 03d4 	movw	r3, #39124	; 0x98d4
20005ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ff6:	429c      	cmp	r4, r3
20005ff8:	bf08      	it	eq
20005ffa:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20005ffe:	d010      	beq.n	20006022 <_fflush_r+0x4a>
20006000:	f649 03f4 	movw	r3, #39156	; 0x98f4
20006004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006008:	429c      	cmp	r4, r3
2000600a:	bf08      	it	eq
2000600c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006010:	d007      	beq.n	20006022 <_fflush_r+0x4a>
20006012:	f649 1314 	movw	r3, #39188	; 0x9914
20006016:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000601a:	429c      	cmp	r4, r3
2000601c:	bf08      	it	eq
2000601e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006022:	89a3      	ldrh	r3, [r4, #12]
20006024:	b21a      	sxth	r2, r3
20006026:	f012 0f08 	tst.w	r2, #8
2000602a:	d135      	bne.n	20006098 <_fflush_r+0xc0>
2000602c:	6862      	ldr	r2, [r4, #4]
2000602e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006032:	81a3      	strh	r3, [r4, #12]
20006034:	2a00      	cmp	r2, #0
20006036:	dd5e      	ble.n	200060f6 <_fflush_r+0x11e>
20006038:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000603a:	2e00      	cmp	r6, #0
2000603c:	d045      	beq.n	200060ca <_fflush_r+0xf2>
2000603e:	b29b      	uxth	r3, r3
20006040:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006044:	bf18      	it	ne
20006046:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006048:	d059      	beq.n	200060fe <_fflush_r+0x126>
2000604a:	f013 0f04 	tst.w	r3, #4
2000604e:	d14a      	bne.n	200060e6 <_fflush_r+0x10e>
20006050:	2300      	movs	r3, #0
20006052:	4640      	mov	r0, r8
20006054:	6a21      	ldr	r1, [r4, #32]
20006056:	462a      	mov	r2, r5
20006058:	47b0      	blx	r6
2000605a:	4285      	cmp	r5, r0
2000605c:	d138      	bne.n	200060d0 <_fflush_r+0xf8>
2000605e:	89a1      	ldrh	r1, [r4, #12]
20006060:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006064:	6922      	ldr	r2, [r4, #16]
20006066:	f2c0 0300 	movt	r3, #0
2000606a:	ea01 0303 	and.w	r3, r1, r3
2000606e:	2100      	movs	r1, #0
20006070:	6061      	str	r1, [r4, #4]
20006072:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20006076:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006078:	81a3      	strh	r3, [r4, #12]
2000607a:	6022      	str	r2, [r4, #0]
2000607c:	bf18      	it	ne
2000607e:	6565      	strne	r5, [r4, #84]	; 0x54
20006080:	b319      	cbz	r1, 200060ca <_fflush_r+0xf2>
20006082:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006086:	4299      	cmp	r1, r3
20006088:	d002      	beq.n	20006090 <_fflush_r+0xb8>
2000608a:	4640      	mov	r0, r8
2000608c:	f000 f998 	bl	200063c0 <_free_r>
20006090:	2000      	movs	r0, #0
20006092:	6360      	str	r0, [r4, #52]	; 0x34
20006094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006098:	6926      	ldr	r6, [r4, #16]
2000609a:	b1b6      	cbz	r6, 200060ca <_fflush_r+0xf2>
2000609c:	6825      	ldr	r5, [r4, #0]
2000609e:	6026      	str	r6, [r4, #0]
200060a0:	1bad      	subs	r5, r5, r6
200060a2:	f012 0f03 	tst.w	r2, #3
200060a6:	bf0c      	ite	eq
200060a8:	6963      	ldreq	r3, [r4, #20]
200060aa:	2300      	movne	r3, #0
200060ac:	60a3      	str	r3, [r4, #8]
200060ae:	e00a      	b.n	200060c6 <_fflush_r+0xee>
200060b0:	4632      	mov	r2, r6
200060b2:	462b      	mov	r3, r5
200060b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200060b6:	4640      	mov	r0, r8
200060b8:	6a21      	ldr	r1, [r4, #32]
200060ba:	47b8      	blx	r7
200060bc:	2800      	cmp	r0, #0
200060be:	ebc0 0505 	rsb	r5, r0, r5
200060c2:	4406      	add	r6, r0
200060c4:	dd04      	ble.n	200060d0 <_fflush_r+0xf8>
200060c6:	2d00      	cmp	r5, #0
200060c8:	dcf2      	bgt.n	200060b0 <_fflush_r+0xd8>
200060ca:	2000      	movs	r0, #0
200060cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200060d0:	89a3      	ldrh	r3, [r4, #12]
200060d2:	f04f 30ff 	mov.w	r0, #4294967295
200060d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200060da:	81a3      	strh	r3, [r4, #12]
200060dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200060e0:	f000 f8ea 	bl	200062b8 <__sinit>
200060e4:	e783      	b.n	20005fee <_fflush_r+0x16>
200060e6:	6862      	ldr	r2, [r4, #4]
200060e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200060ea:	1aad      	subs	r5, r5, r2
200060ec:	2b00      	cmp	r3, #0
200060ee:	d0af      	beq.n	20006050 <_fflush_r+0x78>
200060f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200060f2:	1aed      	subs	r5, r5, r3
200060f4:	e7ac      	b.n	20006050 <_fflush_r+0x78>
200060f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200060f8:	2a00      	cmp	r2, #0
200060fa:	dc9d      	bgt.n	20006038 <_fflush_r+0x60>
200060fc:	e7e5      	b.n	200060ca <_fflush_r+0xf2>
200060fe:	2301      	movs	r3, #1
20006100:	4640      	mov	r0, r8
20006102:	6a21      	ldr	r1, [r4, #32]
20006104:	47b0      	blx	r6
20006106:	f1b0 3fff 	cmp.w	r0, #4294967295
2000610a:	4605      	mov	r5, r0
2000610c:	d002      	beq.n	20006114 <_fflush_r+0x13c>
2000610e:	89a3      	ldrh	r3, [r4, #12]
20006110:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006112:	e79a      	b.n	2000604a <_fflush_r+0x72>
20006114:	f8d8 3000 	ldr.w	r3, [r8]
20006118:	2b1d      	cmp	r3, #29
2000611a:	d0d6      	beq.n	200060ca <_fflush_r+0xf2>
2000611c:	89a3      	ldrh	r3, [r4, #12]
2000611e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006122:	81a3      	strh	r3, [r4, #12]
20006124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006128 <fflush>:
20006128:	4601      	mov	r1, r0
2000612a:	b128      	cbz	r0, 20006138 <fflush+0x10>
2000612c:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20006130:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006134:	6818      	ldr	r0, [r3, #0]
20006136:	e74f      	b.n	20005fd8 <_fflush_r>
20006138:	f649 0358 	movw	r3, #39000	; 0x9858
2000613c:	f645 71d9 	movw	r1, #24537	; 0x5fd9
20006140:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006144:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006148:	6818      	ldr	r0, [r3, #0]
2000614a:	f000 bbb3 	b.w	200068b4 <_fwalk_reent>
2000614e:	bf00      	nop

20006150 <__sfp_lock_acquire>:
20006150:	4770      	bx	lr
20006152:	bf00      	nop

20006154 <__sfp_lock_release>:
20006154:	4770      	bx	lr
20006156:	bf00      	nop

20006158 <__sinit_lock_acquire>:
20006158:	4770      	bx	lr
2000615a:	bf00      	nop

2000615c <__sinit_lock_release>:
2000615c:	4770      	bx	lr
2000615e:	bf00      	nop

20006160 <__fp_lock>:
20006160:	2000      	movs	r0, #0
20006162:	4770      	bx	lr

20006164 <__fp_unlock>:
20006164:	2000      	movs	r0, #0
20006166:	4770      	bx	lr

20006168 <__fp_unlock_all>:
20006168:	f649 23e4 	movw	r3, #39652	; 0x9ae4
2000616c:	f246 1165 	movw	r1, #24933	; 0x6165
20006170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006174:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006178:	6818      	ldr	r0, [r3, #0]
2000617a:	f000 bbc5 	b.w	20006908 <_fwalk>
2000617e:	bf00      	nop

20006180 <__fp_lock_all>:
20006180:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20006184:	f246 1161 	movw	r1, #24929	; 0x6161
20006188:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000618c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006190:	6818      	ldr	r0, [r3, #0]
20006192:	f000 bbb9 	b.w	20006908 <_fwalk>
20006196:	bf00      	nop

20006198 <_cleanup_r>:
20006198:	f248 41ad 	movw	r1, #33965	; 0x84ad
2000619c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200061a0:	f000 bbb2 	b.w	20006908 <_fwalk>

200061a4 <_cleanup>:
200061a4:	f649 0358 	movw	r3, #39000	; 0x9858
200061a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061ac:	6818      	ldr	r0, [r3, #0]
200061ae:	e7f3      	b.n	20006198 <_cleanup_r>

200061b0 <std>:
200061b0:	b510      	push	{r4, lr}
200061b2:	4604      	mov	r4, r0
200061b4:	2300      	movs	r3, #0
200061b6:	305c      	adds	r0, #92	; 0x5c
200061b8:	81a1      	strh	r1, [r4, #12]
200061ba:	4619      	mov	r1, r3
200061bc:	81e2      	strh	r2, [r4, #14]
200061be:	2208      	movs	r2, #8
200061c0:	6023      	str	r3, [r4, #0]
200061c2:	6063      	str	r3, [r4, #4]
200061c4:	60a3      	str	r3, [r4, #8]
200061c6:	6663      	str	r3, [r4, #100]	; 0x64
200061c8:	6123      	str	r3, [r4, #16]
200061ca:	6163      	str	r3, [r4, #20]
200061cc:	61a3      	str	r3, [r4, #24]
200061ce:	f7fd f967 	bl	200034a0 <memset>
200061d2:	f248 100d 	movw	r0, #33037	; 0x810d
200061d6:	f248 01d1 	movw	r1, #32977	; 0x80d1
200061da:	f248 02a9 	movw	r2, #32937	; 0x80a9
200061de:	f248 03a1 	movw	r3, #32929	; 0x80a1
200061e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200061e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200061ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200061ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061f2:	6260      	str	r0, [r4, #36]	; 0x24
200061f4:	62a1      	str	r1, [r4, #40]	; 0x28
200061f6:	62e2      	str	r2, [r4, #44]	; 0x2c
200061f8:	6323      	str	r3, [r4, #48]	; 0x30
200061fa:	6224      	str	r4, [r4, #32]
200061fc:	bd10      	pop	{r4, pc}
200061fe:	bf00      	nop

20006200 <__sfmoreglue>:
20006200:	b570      	push	{r4, r5, r6, lr}
20006202:	2568      	movs	r5, #104	; 0x68
20006204:	460e      	mov	r6, r1
20006206:	fb05 f501 	mul.w	r5, r5, r1
2000620a:	f105 010c 	add.w	r1, r5, #12
2000620e:	f000 fc59 	bl	20006ac4 <_malloc_r>
20006212:	4604      	mov	r4, r0
20006214:	b148      	cbz	r0, 2000622a <__sfmoreglue+0x2a>
20006216:	f100 030c 	add.w	r3, r0, #12
2000621a:	2100      	movs	r1, #0
2000621c:	6046      	str	r6, [r0, #4]
2000621e:	462a      	mov	r2, r5
20006220:	4618      	mov	r0, r3
20006222:	6021      	str	r1, [r4, #0]
20006224:	60a3      	str	r3, [r4, #8]
20006226:	f7fd f93b 	bl	200034a0 <memset>
2000622a:	4620      	mov	r0, r4
2000622c:	bd70      	pop	{r4, r5, r6, pc}
2000622e:	bf00      	nop

20006230 <__sfp>:
20006230:	f649 0358 	movw	r3, #39000	; 0x9858
20006234:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006238:	b570      	push	{r4, r5, r6, lr}
2000623a:	681d      	ldr	r5, [r3, #0]
2000623c:	4606      	mov	r6, r0
2000623e:	69ab      	ldr	r3, [r5, #24]
20006240:	2b00      	cmp	r3, #0
20006242:	d02a      	beq.n	2000629a <__sfp+0x6a>
20006244:	35d8      	adds	r5, #216	; 0xd8
20006246:	686b      	ldr	r3, [r5, #4]
20006248:	68ac      	ldr	r4, [r5, #8]
2000624a:	3b01      	subs	r3, #1
2000624c:	d503      	bpl.n	20006256 <__sfp+0x26>
2000624e:	e020      	b.n	20006292 <__sfp+0x62>
20006250:	3468      	adds	r4, #104	; 0x68
20006252:	3b01      	subs	r3, #1
20006254:	d41d      	bmi.n	20006292 <__sfp+0x62>
20006256:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000625a:	2a00      	cmp	r2, #0
2000625c:	d1f8      	bne.n	20006250 <__sfp+0x20>
2000625e:	2500      	movs	r5, #0
20006260:	f04f 33ff 	mov.w	r3, #4294967295
20006264:	6665      	str	r5, [r4, #100]	; 0x64
20006266:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000626a:	81e3      	strh	r3, [r4, #14]
2000626c:	4629      	mov	r1, r5
2000626e:	f04f 0301 	mov.w	r3, #1
20006272:	6025      	str	r5, [r4, #0]
20006274:	81a3      	strh	r3, [r4, #12]
20006276:	2208      	movs	r2, #8
20006278:	60a5      	str	r5, [r4, #8]
2000627a:	6065      	str	r5, [r4, #4]
2000627c:	6125      	str	r5, [r4, #16]
2000627e:	6165      	str	r5, [r4, #20]
20006280:	61a5      	str	r5, [r4, #24]
20006282:	f7fd f90d 	bl	200034a0 <memset>
20006286:	64e5      	str	r5, [r4, #76]	; 0x4c
20006288:	6365      	str	r5, [r4, #52]	; 0x34
2000628a:	63a5      	str	r5, [r4, #56]	; 0x38
2000628c:	64a5      	str	r5, [r4, #72]	; 0x48
2000628e:	4620      	mov	r0, r4
20006290:	bd70      	pop	{r4, r5, r6, pc}
20006292:	6828      	ldr	r0, [r5, #0]
20006294:	b128      	cbz	r0, 200062a2 <__sfp+0x72>
20006296:	4605      	mov	r5, r0
20006298:	e7d5      	b.n	20006246 <__sfp+0x16>
2000629a:	4628      	mov	r0, r5
2000629c:	f000 f80c 	bl	200062b8 <__sinit>
200062a0:	e7d0      	b.n	20006244 <__sfp+0x14>
200062a2:	4630      	mov	r0, r6
200062a4:	2104      	movs	r1, #4
200062a6:	f7ff ffab 	bl	20006200 <__sfmoreglue>
200062aa:	6028      	str	r0, [r5, #0]
200062ac:	2800      	cmp	r0, #0
200062ae:	d1f2      	bne.n	20006296 <__sfp+0x66>
200062b0:	230c      	movs	r3, #12
200062b2:	4604      	mov	r4, r0
200062b4:	6033      	str	r3, [r6, #0]
200062b6:	e7ea      	b.n	2000628e <__sfp+0x5e>

200062b8 <__sinit>:
200062b8:	b570      	push	{r4, r5, r6, lr}
200062ba:	6986      	ldr	r6, [r0, #24]
200062bc:	4604      	mov	r4, r0
200062be:	b106      	cbz	r6, 200062c2 <__sinit+0xa>
200062c0:	bd70      	pop	{r4, r5, r6, pc}
200062c2:	f246 1399 	movw	r3, #24985	; 0x6199
200062c6:	2501      	movs	r5, #1
200062c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200062cc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200062d0:	6283      	str	r3, [r0, #40]	; 0x28
200062d2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200062d6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200062da:	6185      	str	r5, [r0, #24]
200062dc:	f7ff ffa8 	bl	20006230 <__sfp>
200062e0:	6060      	str	r0, [r4, #4]
200062e2:	4620      	mov	r0, r4
200062e4:	f7ff ffa4 	bl	20006230 <__sfp>
200062e8:	60a0      	str	r0, [r4, #8]
200062ea:	4620      	mov	r0, r4
200062ec:	f7ff ffa0 	bl	20006230 <__sfp>
200062f0:	4632      	mov	r2, r6
200062f2:	2104      	movs	r1, #4
200062f4:	4623      	mov	r3, r4
200062f6:	60e0      	str	r0, [r4, #12]
200062f8:	6860      	ldr	r0, [r4, #4]
200062fa:	f7ff ff59 	bl	200061b0 <std>
200062fe:	462a      	mov	r2, r5
20006300:	68a0      	ldr	r0, [r4, #8]
20006302:	2109      	movs	r1, #9
20006304:	4623      	mov	r3, r4
20006306:	f7ff ff53 	bl	200061b0 <std>
2000630a:	4623      	mov	r3, r4
2000630c:	68e0      	ldr	r0, [r4, #12]
2000630e:	2112      	movs	r1, #18
20006310:	2202      	movs	r2, #2
20006312:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006316:	e74b      	b.n	200061b0 <std>

20006318 <_malloc_trim_r>:
20006318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000631a:	f649 34d8 	movw	r4, #39896	; 0x9bd8
2000631e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006322:	460f      	mov	r7, r1
20006324:	4605      	mov	r5, r0
20006326:	f000 fffd 	bl	20007324 <__malloc_lock>
2000632a:	68a3      	ldr	r3, [r4, #8]
2000632c:	685e      	ldr	r6, [r3, #4]
2000632e:	f026 0603 	bic.w	r6, r6, #3
20006332:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006336:	330f      	adds	r3, #15
20006338:	1bdf      	subs	r7, r3, r7
2000633a:	0b3f      	lsrs	r7, r7, #12
2000633c:	3f01      	subs	r7, #1
2000633e:	033f      	lsls	r7, r7, #12
20006340:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006344:	db07      	blt.n	20006356 <_malloc_trim_r+0x3e>
20006346:	2100      	movs	r1, #0
20006348:	4628      	mov	r0, r5
2000634a:	f001 fe95 	bl	20008078 <_sbrk_r>
2000634e:	68a3      	ldr	r3, [r4, #8]
20006350:	18f3      	adds	r3, r6, r3
20006352:	4283      	cmp	r3, r0
20006354:	d004      	beq.n	20006360 <_malloc_trim_r+0x48>
20006356:	4628      	mov	r0, r5
20006358:	f000 ffe6 	bl	20007328 <__malloc_unlock>
2000635c:	2000      	movs	r0, #0
2000635e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006360:	4279      	negs	r1, r7
20006362:	4628      	mov	r0, r5
20006364:	f001 fe88 	bl	20008078 <_sbrk_r>
20006368:	f1b0 3fff 	cmp.w	r0, #4294967295
2000636c:	d010      	beq.n	20006390 <_malloc_trim_r+0x78>
2000636e:	68a2      	ldr	r2, [r4, #8]
20006370:	f649 73fc 	movw	r3, #40956	; 0x9ffc
20006374:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006378:	1bf6      	subs	r6, r6, r7
2000637a:	f046 0601 	orr.w	r6, r6, #1
2000637e:	4628      	mov	r0, r5
20006380:	6056      	str	r6, [r2, #4]
20006382:	681a      	ldr	r2, [r3, #0]
20006384:	1bd7      	subs	r7, r2, r7
20006386:	601f      	str	r7, [r3, #0]
20006388:	f000 ffce 	bl	20007328 <__malloc_unlock>
2000638c:	2001      	movs	r0, #1
2000638e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006390:	2100      	movs	r1, #0
20006392:	4628      	mov	r0, r5
20006394:	f001 fe70 	bl	20008078 <_sbrk_r>
20006398:	68a3      	ldr	r3, [r4, #8]
2000639a:	1ac2      	subs	r2, r0, r3
2000639c:	2a0f      	cmp	r2, #15
2000639e:	ddda      	ble.n	20006356 <_malloc_trim_r+0x3e>
200063a0:	f649 74e0 	movw	r4, #40928	; 0x9fe0
200063a4:	f649 71fc 	movw	r1, #40956	; 0x9ffc
200063a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200063ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200063b0:	f042 0201 	orr.w	r2, r2, #1
200063b4:	6824      	ldr	r4, [r4, #0]
200063b6:	1b00      	subs	r0, r0, r4
200063b8:	6008      	str	r0, [r1, #0]
200063ba:	605a      	str	r2, [r3, #4]
200063bc:	e7cb      	b.n	20006356 <_malloc_trim_r+0x3e>
200063be:	bf00      	nop

200063c0 <_free_r>:
200063c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200063c4:	4605      	mov	r5, r0
200063c6:	460c      	mov	r4, r1
200063c8:	2900      	cmp	r1, #0
200063ca:	f000 8088 	beq.w	200064de <_free_r+0x11e>
200063ce:	f000 ffa9 	bl	20007324 <__malloc_lock>
200063d2:	f1a4 0208 	sub.w	r2, r4, #8
200063d6:	f649 30d8 	movw	r0, #39896	; 0x9bd8
200063da:	6856      	ldr	r6, [r2, #4]
200063dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200063e0:	f026 0301 	bic.w	r3, r6, #1
200063e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200063e8:	18d1      	adds	r1, r2, r3
200063ea:	458c      	cmp	ip, r1
200063ec:	684f      	ldr	r7, [r1, #4]
200063ee:	f027 0703 	bic.w	r7, r7, #3
200063f2:	f000 8095 	beq.w	20006520 <_free_r+0x160>
200063f6:	f016 0601 	ands.w	r6, r6, #1
200063fa:	604f      	str	r7, [r1, #4]
200063fc:	d05f      	beq.n	200064be <_free_r+0xfe>
200063fe:	2600      	movs	r6, #0
20006400:	19cc      	adds	r4, r1, r7
20006402:	6864      	ldr	r4, [r4, #4]
20006404:	f014 0f01 	tst.w	r4, #1
20006408:	d106      	bne.n	20006418 <_free_r+0x58>
2000640a:	19db      	adds	r3, r3, r7
2000640c:	2e00      	cmp	r6, #0
2000640e:	d07a      	beq.n	20006506 <_free_r+0x146>
20006410:	688c      	ldr	r4, [r1, #8]
20006412:	68c9      	ldr	r1, [r1, #12]
20006414:	608c      	str	r4, [r1, #8]
20006416:	60e1      	str	r1, [r4, #12]
20006418:	f043 0101 	orr.w	r1, r3, #1
2000641c:	50d3      	str	r3, [r2, r3]
2000641e:	6051      	str	r1, [r2, #4]
20006420:	2e00      	cmp	r6, #0
20006422:	d147      	bne.n	200064b4 <_free_r+0xf4>
20006424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006428:	d35b      	bcc.n	200064e2 <_free_r+0x122>
2000642a:	0a59      	lsrs	r1, r3, #9
2000642c:	2904      	cmp	r1, #4
2000642e:	bf9e      	ittt	ls
20006430:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006434:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006438:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000643c:	d928      	bls.n	20006490 <_free_r+0xd0>
2000643e:	2914      	cmp	r1, #20
20006440:	bf9c      	itt	ls
20006442:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006446:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000644a:	d921      	bls.n	20006490 <_free_r+0xd0>
2000644c:	2954      	cmp	r1, #84	; 0x54
2000644e:	bf9e      	ittt	ls
20006450:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006454:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006458:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000645c:	d918      	bls.n	20006490 <_free_r+0xd0>
2000645e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006462:	bf9e      	ittt	ls
20006464:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006468:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000646c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006470:	d90e      	bls.n	20006490 <_free_r+0xd0>
20006472:	f240 5c54 	movw	ip, #1364	; 0x554
20006476:	4561      	cmp	r1, ip
20006478:	bf95      	itete	ls
2000647a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000647e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006482:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006486:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000648a:	bf98      	it	ls
2000648c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006490:	1904      	adds	r4, r0, r4
20006492:	68a1      	ldr	r1, [r4, #8]
20006494:	42a1      	cmp	r1, r4
20006496:	d103      	bne.n	200064a0 <_free_r+0xe0>
20006498:	e064      	b.n	20006564 <_free_r+0x1a4>
2000649a:	6889      	ldr	r1, [r1, #8]
2000649c:	428c      	cmp	r4, r1
2000649e:	d004      	beq.n	200064aa <_free_r+0xea>
200064a0:	6848      	ldr	r0, [r1, #4]
200064a2:	f020 0003 	bic.w	r0, r0, #3
200064a6:	4283      	cmp	r3, r0
200064a8:	d3f7      	bcc.n	2000649a <_free_r+0xda>
200064aa:	68cb      	ldr	r3, [r1, #12]
200064ac:	60d3      	str	r3, [r2, #12]
200064ae:	6091      	str	r1, [r2, #8]
200064b0:	60ca      	str	r2, [r1, #12]
200064b2:	609a      	str	r2, [r3, #8]
200064b4:	4628      	mov	r0, r5
200064b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200064ba:	f000 bf35 	b.w	20007328 <__malloc_unlock>
200064be:	f854 4c08 	ldr.w	r4, [r4, #-8]
200064c2:	f100 0c08 	add.w	ip, r0, #8
200064c6:	1b12      	subs	r2, r2, r4
200064c8:	191b      	adds	r3, r3, r4
200064ca:	6894      	ldr	r4, [r2, #8]
200064cc:	4564      	cmp	r4, ip
200064ce:	d047      	beq.n	20006560 <_free_r+0x1a0>
200064d0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200064d4:	f8cc 4008 	str.w	r4, [ip, #8]
200064d8:	f8c4 c00c 	str.w	ip, [r4, #12]
200064dc:	e790      	b.n	20006400 <_free_r+0x40>
200064de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200064e2:	08db      	lsrs	r3, r3, #3
200064e4:	f04f 0c01 	mov.w	ip, #1
200064e8:	6846      	ldr	r6, [r0, #4]
200064ea:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200064ee:	109b      	asrs	r3, r3, #2
200064f0:	fa0c f303 	lsl.w	r3, ip, r3
200064f4:	60d1      	str	r1, [r2, #12]
200064f6:	688c      	ldr	r4, [r1, #8]
200064f8:	ea46 0303 	orr.w	r3, r6, r3
200064fc:	6043      	str	r3, [r0, #4]
200064fe:	6094      	str	r4, [r2, #8]
20006500:	60e2      	str	r2, [r4, #12]
20006502:	608a      	str	r2, [r1, #8]
20006504:	e7d6      	b.n	200064b4 <_free_r+0xf4>
20006506:	688c      	ldr	r4, [r1, #8]
20006508:	4f1c      	ldr	r7, [pc, #112]	; (2000657c <_free_r+0x1bc>)
2000650a:	42bc      	cmp	r4, r7
2000650c:	d181      	bne.n	20006412 <_free_r+0x52>
2000650e:	50d3      	str	r3, [r2, r3]
20006510:	f043 0301 	orr.w	r3, r3, #1
20006514:	60e2      	str	r2, [r4, #12]
20006516:	60a2      	str	r2, [r4, #8]
20006518:	6053      	str	r3, [r2, #4]
2000651a:	6094      	str	r4, [r2, #8]
2000651c:	60d4      	str	r4, [r2, #12]
2000651e:	e7c9      	b.n	200064b4 <_free_r+0xf4>
20006520:	18fb      	adds	r3, r7, r3
20006522:	f016 0f01 	tst.w	r6, #1
20006526:	d107      	bne.n	20006538 <_free_r+0x178>
20006528:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000652c:	1a52      	subs	r2, r2, r1
2000652e:	185b      	adds	r3, r3, r1
20006530:	68d4      	ldr	r4, [r2, #12]
20006532:	6891      	ldr	r1, [r2, #8]
20006534:	60a1      	str	r1, [r4, #8]
20006536:	60cc      	str	r4, [r1, #12]
20006538:	f649 71e4 	movw	r1, #40932	; 0x9fe4
2000653c:	6082      	str	r2, [r0, #8]
2000653e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006542:	f043 0001 	orr.w	r0, r3, #1
20006546:	6050      	str	r0, [r2, #4]
20006548:	680a      	ldr	r2, [r1, #0]
2000654a:	4293      	cmp	r3, r2
2000654c:	d3b2      	bcc.n	200064b4 <_free_r+0xf4>
2000654e:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20006552:	4628      	mov	r0, r5
20006554:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006558:	6819      	ldr	r1, [r3, #0]
2000655a:	f7ff fedd 	bl	20006318 <_malloc_trim_r>
2000655e:	e7a9      	b.n	200064b4 <_free_r+0xf4>
20006560:	2601      	movs	r6, #1
20006562:	e74d      	b.n	20006400 <_free_r+0x40>
20006564:	2601      	movs	r6, #1
20006566:	6844      	ldr	r4, [r0, #4]
20006568:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000656c:	460b      	mov	r3, r1
2000656e:	fa06 fc0c 	lsl.w	ip, r6, ip
20006572:	ea44 040c 	orr.w	r4, r4, ip
20006576:	6044      	str	r4, [r0, #4]
20006578:	e798      	b.n	200064ac <_free_r+0xec>
2000657a:	bf00      	nop
2000657c:	20009be0 	.word	0x20009be0

20006580 <__sfvwrite_r>:
20006580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006584:	6893      	ldr	r3, [r2, #8]
20006586:	b085      	sub	sp, #20
20006588:	4690      	mov	r8, r2
2000658a:	460c      	mov	r4, r1
2000658c:	9003      	str	r0, [sp, #12]
2000658e:	2b00      	cmp	r3, #0
20006590:	d064      	beq.n	2000665c <__sfvwrite_r+0xdc>
20006592:	8988      	ldrh	r0, [r1, #12]
20006594:	fa1f fa80 	uxth.w	sl, r0
20006598:	f01a 0f08 	tst.w	sl, #8
2000659c:	f000 80a0 	beq.w	200066e0 <__sfvwrite_r+0x160>
200065a0:	690b      	ldr	r3, [r1, #16]
200065a2:	2b00      	cmp	r3, #0
200065a4:	f000 809c 	beq.w	200066e0 <__sfvwrite_r+0x160>
200065a8:	f01a 0b02 	ands.w	fp, sl, #2
200065ac:	f8d8 5000 	ldr.w	r5, [r8]
200065b0:	bf1c      	itt	ne
200065b2:	f04f 0a00 	movne.w	sl, #0
200065b6:	4657      	movne	r7, sl
200065b8:	d136      	bne.n	20006628 <__sfvwrite_r+0xa8>
200065ba:	f01a 0a01 	ands.w	sl, sl, #1
200065be:	bf1d      	ittte	ne
200065c0:	46dc      	movne	ip, fp
200065c2:	46d9      	movne	r9, fp
200065c4:	465f      	movne	r7, fp
200065c6:	4656      	moveq	r6, sl
200065c8:	d152      	bne.n	20006670 <__sfvwrite_r+0xf0>
200065ca:	b326      	cbz	r6, 20006616 <__sfvwrite_r+0x96>
200065cc:	b280      	uxth	r0, r0
200065ce:	68a7      	ldr	r7, [r4, #8]
200065d0:	f410 7f00 	tst.w	r0, #512	; 0x200
200065d4:	f000 808f 	beq.w	200066f6 <__sfvwrite_r+0x176>
200065d8:	42be      	cmp	r6, r7
200065da:	46bb      	mov	fp, r7
200065dc:	f080 80a7 	bcs.w	2000672e <__sfvwrite_r+0x1ae>
200065e0:	6820      	ldr	r0, [r4, #0]
200065e2:	4637      	mov	r7, r6
200065e4:	46b3      	mov	fp, r6
200065e6:	465a      	mov	r2, fp
200065e8:	4651      	mov	r1, sl
200065ea:	f000 fe3f 	bl	2000726c <memmove>
200065ee:	68a2      	ldr	r2, [r4, #8]
200065f0:	6823      	ldr	r3, [r4, #0]
200065f2:	46b1      	mov	r9, r6
200065f4:	1bd7      	subs	r7, r2, r7
200065f6:	60a7      	str	r7, [r4, #8]
200065f8:	4637      	mov	r7, r6
200065fa:	445b      	add	r3, fp
200065fc:	6023      	str	r3, [r4, #0]
200065fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006602:	ebc9 0606 	rsb	r6, r9, r6
20006606:	44ca      	add	sl, r9
20006608:	1bdf      	subs	r7, r3, r7
2000660a:	f8c8 7008 	str.w	r7, [r8, #8]
2000660e:	b32f      	cbz	r7, 2000665c <__sfvwrite_r+0xdc>
20006610:	89a0      	ldrh	r0, [r4, #12]
20006612:	2e00      	cmp	r6, #0
20006614:	d1da      	bne.n	200065cc <__sfvwrite_r+0x4c>
20006616:	f8d5 a000 	ldr.w	sl, [r5]
2000661a:	686e      	ldr	r6, [r5, #4]
2000661c:	3508      	adds	r5, #8
2000661e:	e7d4      	b.n	200065ca <__sfvwrite_r+0x4a>
20006620:	f8d5 a000 	ldr.w	sl, [r5]
20006624:	686f      	ldr	r7, [r5, #4]
20006626:	3508      	adds	r5, #8
20006628:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000662c:	bf34      	ite	cc
2000662e:	463b      	movcc	r3, r7
20006630:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006634:	4652      	mov	r2, sl
20006636:	9803      	ldr	r0, [sp, #12]
20006638:	2f00      	cmp	r7, #0
2000663a:	d0f1      	beq.n	20006620 <__sfvwrite_r+0xa0>
2000663c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000663e:	6a21      	ldr	r1, [r4, #32]
20006640:	47b0      	blx	r6
20006642:	2800      	cmp	r0, #0
20006644:	4482      	add	sl, r0
20006646:	ebc0 0707 	rsb	r7, r0, r7
2000664a:	f340 80ec 	ble.w	20006826 <__sfvwrite_r+0x2a6>
2000664e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006652:	1a18      	subs	r0, r3, r0
20006654:	f8c8 0008 	str.w	r0, [r8, #8]
20006658:	2800      	cmp	r0, #0
2000665a:	d1e5      	bne.n	20006628 <__sfvwrite_r+0xa8>
2000665c:	2000      	movs	r0, #0
2000665e:	b005      	add	sp, #20
20006660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006664:	f8d5 9000 	ldr.w	r9, [r5]
20006668:	f04f 0c00 	mov.w	ip, #0
2000666c:	686f      	ldr	r7, [r5, #4]
2000666e:	3508      	adds	r5, #8
20006670:	2f00      	cmp	r7, #0
20006672:	d0f7      	beq.n	20006664 <__sfvwrite_r+0xe4>
20006674:	f1bc 0f00 	cmp.w	ip, #0
20006678:	f000 80b5 	beq.w	200067e6 <__sfvwrite_r+0x266>
2000667c:	6963      	ldr	r3, [r4, #20]
2000667e:	45bb      	cmp	fp, r7
20006680:	bf34      	ite	cc
20006682:	46da      	movcc	sl, fp
20006684:	46ba      	movcs	sl, r7
20006686:	68a6      	ldr	r6, [r4, #8]
20006688:	6820      	ldr	r0, [r4, #0]
2000668a:	6922      	ldr	r2, [r4, #16]
2000668c:	199e      	adds	r6, r3, r6
2000668e:	4290      	cmp	r0, r2
20006690:	bf94      	ite	ls
20006692:	2200      	movls	r2, #0
20006694:	2201      	movhi	r2, #1
20006696:	45b2      	cmp	sl, r6
20006698:	bfd4      	ite	le
2000669a:	2200      	movle	r2, #0
2000669c:	f002 0201 	andgt.w	r2, r2, #1
200066a0:	2a00      	cmp	r2, #0
200066a2:	f040 80ae 	bne.w	20006802 <__sfvwrite_r+0x282>
200066a6:	459a      	cmp	sl, r3
200066a8:	f2c0 8082 	blt.w	200067b0 <__sfvwrite_r+0x230>
200066ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200066ae:	464a      	mov	r2, r9
200066b0:	f8cd c004 	str.w	ip, [sp, #4]
200066b4:	9803      	ldr	r0, [sp, #12]
200066b6:	6a21      	ldr	r1, [r4, #32]
200066b8:	47b0      	blx	r6
200066ba:	f8dd c004 	ldr.w	ip, [sp, #4]
200066be:	1e06      	subs	r6, r0, #0
200066c0:	f340 80b1 	ble.w	20006826 <__sfvwrite_r+0x2a6>
200066c4:	ebbb 0b06 	subs.w	fp, fp, r6
200066c8:	f000 8086 	beq.w	200067d8 <__sfvwrite_r+0x258>
200066cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
200066d0:	44b1      	add	r9, r6
200066d2:	1bbf      	subs	r7, r7, r6
200066d4:	1b9e      	subs	r6, r3, r6
200066d6:	f8c8 6008 	str.w	r6, [r8, #8]
200066da:	2e00      	cmp	r6, #0
200066dc:	d1c8      	bne.n	20006670 <__sfvwrite_r+0xf0>
200066de:	e7bd      	b.n	2000665c <__sfvwrite_r+0xdc>
200066e0:	9803      	ldr	r0, [sp, #12]
200066e2:	4621      	mov	r1, r4
200066e4:	f7fe fc18 	bl	20004f18 <__swsetup_r>
200066e8:	2800      	cmp	r0, #0
200066ea:	f040 80d4 	bne.w	20006896 <__sfvwrite_r+0x316>
200066ee:	89a0      	ldrh	r0, [r4, #12]
200066f0:	fa1f fa80 	uxth.w	sl, r0
200066f4:	e758      	b.n	200065a8 <__sfvwrite_r+0x28>
200066f6:	6820      	ldr	r0, [r4, #0]
200066f8:	46b9      	mov	r9, r7
200066fa:	6923      	ldr	r3, [r4, #16]
200066fc:	4298      	cmp	r0, r3
200066fe:	bf94      	ite	ls
20006700:	2300      	movls	r3, #0
20006702:	2301      	movhi	r3, #1
20006704:	42b7      	cmp	r7, r6
20006706:	bf2c      	ite	cs
20006708:	2300      	movcs	r3, #0
2000670a:	f003 0301 	andcc.w	r3, r3, #1
2000670e:	2b00      	cmp	r3, #0
20006710:	f040 809d 	bne.w	2000684e <__sfvwrite_r+0x2ce>
20006714:	6963      	ldr	r3, [r4, #20]
20006716:	429e      	cmp	r6, r3
20006718:	f0c0 808c 	bcc.w	20006834 <__sfvwrite_r+0x2b4>
2000671c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000671e:	4652      	mov	r2, sl
20006720:	9803      	ldr	r0, [sp, #12]
20006722:	6a21      	ldr	r1, [r4, #32]
20006724:	47b8      	blx	r7
20006726:	1e07      	subs	r7, r0, #0
20006728:	dd7d      	ble.n	20006826 <__sfvwrite_r+0x2a6>
2000672a:	46b9      	mov	r9, r7
2000672c:	e767      	b.n	200065fe <__sfvwrite_r+0x7e>
2000672e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006732:	bf08      	it	eq
20006734:	6820      	ldreq	r0, [r4, #0]
20006736:	f43f af56 	beq.w	200065e6 <__sfvwrite_r+0x66>
2000673a:	6962      	ldr	r2, [r4, #20]
2000673c:	6921      	ldr	r1, [r4, #16]
2000673e:	6823      	ldr	r3, [r4, #0]
20006740:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006744:	1a5b      	subs	r3, r3, r1
20006746:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000674a:	f103 0c01 	add.w	ip, r3, #1
2000674e:	44b4      	add	ip, r6
20006750:	ea4f 0969 	mov.w	r9, r9, asr #1
20006754:	45e1      	cmp	r9, ip
20006756:	464a      	mov	r2, r9
20006758:	bf3c      	itt	cc
2000675a:	46e1      	movcc	r9, ip
2000675c:	464a      	movcc	r2, r9
2000675e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006762:	f000 8083 	beq.w	2000686c <__sfvwrite_r+0x2ec>
20006766:	4611      	mov	r1, r2
20006768:	9803      	ldr	r0, [sp, #12]
2000676a:	9302      	str	r3, [sp, #8]
2000676c:	f000 f9aa 	bl	20006ac4 <_malloc_r>
20006770:	9b02      	ldr	r3, [sp, #8]
20006772:	2800      	cmp	r0, #0
20006774:	f000 8099 	beq.w	200068aa <__sfvwrite_r+0x32a>
20006778:	461a      	mov	r2, r3
2000677a:	6921      	ldr	r1, [r4, #16]
2000677c:	9302      	str	r3, [sp, #8]
2000677e:	9001      	str	r0, [sp, #4]
20006780:	f000 fcac 	bl	200070dc <memcpy>
20006784:	89a2      	ldrh	r2, [r4, #12]
20006786:	9b02      	ldr	r3, [sp, #8]
20006788:	f8dd c004 	ldr.w	ip, [sp, #4]
2000678c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006790:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006794:	81a2      	strh	r2, [r4, #12]
20006796:	ebc3 0209 	rsb	r2, r3, r9
2000679a:	eb0c 0003 	add.w	r0, ip, r3
2000679e:	4637      	mov	r7, r6
200067a0:	46b3      	mov	fp, r6
200067a2:	60a2      	str	r2, [r4, #8]
200067a4:	f8c4 c010 	str.w	ip, [r4, #16]
200067a8:	6020      	str	r0, [r4, #0]
200067aa:	f8c4 9014 	str.w	r9, [r4, #20]
200067ae:	e71a      	b.n	200065e6 <__sfvwrite_r+0x66>
200067b0:	4652      	mov	r2, sl
200067b2:	4649      	mov	r1, r9
200067b4:	4656      	mov	r6, sl
200067b6:	f8cd c004 	str.w	ip, [sp, #4]
200067ba:	f000 fd57 	bl	2000726c <memmove>
200067be:	68a2      	ldr	r2, [r4, #8]
200067c0:	6823      	ldr	r3, [r4, #0]
200067c2:	ebbb 0b06 	subs.w	fp, fp, r6
200067c6:	ebca 0202 	rsb	r2, sl, r2
200067ca:	f8dd c004 	ldr.w	ip, [sp, #4]
200067ce:	4453      	add	r3, sl
200067d0:	60a2      	str	r2, [r4, #8]
200067d2:	6023      	str	r3, [r4, #0]
200067d4:	f47f af7a 	bne.w	200066cc <__sfvwrite_r+0x14c>
200067d8:	9803      	ldr	r0, [sp, #12]
200067da:	4621      	mov	r1, r4
200067dc:	f7ff fbfc 	bl	20005fd8 <_fflush_r>
200067e0:	bb08      	cbnz	r0, 20006826 <__sfvwrite_r+0x2a6>
200067e2:	46dc      	mov	ip, fp
200067e4:	e772      	b.n	200066cc <__sfvwrite_r+0x14c>
200067e6:	4648      	mov	r0, r9
200067e8:	210a      	movs	r1, #10
200067ea:	463a      	mov	r2, r7
200067ec:	f000 fc3c 	bl	20007068 <memchr>
200067f0:	2800      	cmp	r0, #0
200067f2:	d04b      	beq.n	2000688c <__sfvwrite_r+0x30c>
200067f4:	f100 0b01 	add.w	fp, r0, #1
200067f8:	f04f 0c01 	mov.w	ip, #1
200067fc:	ebc9 0b0b 	rsb	fp, r9, fp
20006800:	e73c      	b.n	2000667c <__sfvwrite_r+0xfc>
20006802:	4649      	mov	r1, r9
20006804:	4632      	mov	r2, r6
20006806:	f8cd c004 	str.w	ip, [sp, #4]
2000680a:	f000 fd2f 	bl	2000726c <memmove>
2000680e:	6823      	ldr	r3, [r4, #0]
20006810:	4621      	mov	r1, r4
20006812:	9803      	ldr	r0, [sp, #12]
20006814:	199b      	adds	r3, r3, r6
20006816:	6023      	str	r3, [r4, #0]
20006818:	f7ff fbde 	bl	20005fd8 <_fflush_r>
2000681c:	f8dd c004 	ldr.w	ip, [sp, #4]
20006820:	2800      	cmp	r0, #0
20006822:	f43f af4f 	beq.w	200066c4 <__sfvwrite_r+0x144>
20006826:	89a3      	ldrh	r3, [r4, #12]
20006828:	f04f 30ff 	mov.w	r0, #4294967295
2000682c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006830:	81a3      	strh	r3, [r4, #12]
20006832:	e714      	b.n	2000665e <__sfvwrite_r+0xde>
20006834:	4632      	mov	r2, r6
20006836:	4651      	mov	r1, sl
20006838:	f000 fd18 	bl	2000726c <memmove>
2000683c:	68a2      	ldr	r2, [r4, #8]
2000683e:	6823      	ldr	r3, [r4, #0]
20006840:	4637      	mov	r7, r6
20006842:	1b92      	subs	r2, r2, r6
20006844:	46b1      	mov	r9, r6
20006846:	199b      	adds	r3, r3, r6
20006848:	60a2      	str	r2, [r4, #8]
2000684a:	6023      	str	r3, [r4, #0]
2000684c:	e6d7      	b.n	200065fe <__sfvwrite_r+0x7e>
2000684e:	4651      	mov	r1, sl
20006850:	463a      	mov	r2, r7
20006852:	f000 fd0b 	bl	2000726c <memmove>
20006856:	6823      	ldr	r3, [r4, #0]
20006858:	9803      	ldr	r0, [sp, #12]
2000685a:	4621      	mov	r1, r4
2000685c:	19db      	adds	r3, r3, r7
2000685e:	6023      	str	r3, [r4, #0]
20006860:	f7ff fbba 	bl	20005fd8 <_fflush_r>
20006864:	2800      	cmp	r0, #0
20006866:	f43f aeca 	beq.w	200065fe <__sfvwrite_r+0x7e>
2000686a:	e7dc      	b.n	20006826 <__sfvwrite_r+0x2a6>
2000686c:	9803      	ldr	r0, [sp, #12]
2000686e:	9302      	str	r3, [sp, #8]
20006870:	f001 fa08 	bl	20007c84 <_realloc_r>
20006874:	9b02      	ldr	r3, [sp, #8]
20006876:	4684      	mov	ip, r0
20006878:	2800      	cmp	r0, #0
2000687a:	d18c      	bne.n	20006796 <__sfvwrite_r+0x216>
2000687c:	6921      	ldr	r1, [r4, #16]
2000687e:	9803      	ldr	r0, [sp, #12]
20006880:	f7ff fd9e 	bl	200063c0 <_free_r>
20006884:	9903      	ldr	r1, [sp, #12]
20006886:	230c      	movs	r3, #12
20006888:	600b      	str	r3, [r1, #0]
2000688a:	e7cc      	b.n	20006826 <__sfvwrite_r+0x2a6>
2000688c:	f107 0b01 	add.w	fp, r7, #1
20006890:	f04f 0c01 	mov.w	ip, #1
20006894:	e6f2      	b.n	2000667c <__sfvwrite_r+0xfc>
20006896:	9903      	ldr	r1, [sp, #12]
20006898:	2209      	movs	r2, #9
2000689a:	89a3      	ldrh	r3, [r4, #12]
2000689c:	f04f 30ff 	mov.w	r0, #4294967295
200068a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200068a4:	600a      	str	r2, [r1, #0]
200068a6:	81a3      	strh	r3, [r4, #12]
200068a8:	e6d9      	b.n	2000665e <__sfvwrite_r+0xde>
200068aa:	9a03      	ldr	r2, [sp, #12]
200068ac:	230c      	movs	r3, #12
200068ae:	6013      	str	r3, [r2, #0]
200068b0:	e7b9      	b.n	20006826 <__sfvwrite_r+0x2a6>
200068b2:	bf00      	nop

200068b4 <_fwalk_reent>:
200068b4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200068b8:	4607      	mov	r7, r0
200068ba:	468a      	mov	sl, r1
200068bc:	f7ff fc48 	bl	20006150 <__sfp_lock_acquire>
200068c0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200068c4:	bf08      	it	eq
200068c6:	46b0      	moveq	r8, r6
200068c8:	d018      	beq.n	200068fc <_fwalk_reent+0x48>
200068ca:	f04f 0800 	mov.w	r8, #0
200068ce:	6875      	ldr	r5, [r6, #4]
200068d0:	68b4      	ldr	r4, [r6, #8]
200068d2:	3d01      	subs	r5, #1
200068d4:	d40f      	bmi.n	200068f6 <_fwalk_reent+0x42>
200068d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200068da:	b14b      	cbz	r3, 200068f0 <_fwalk_reent+0x3c>
200068dc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200068e0:	4621      	mov	r1, r4
200068e2:	4638      	mov	r0, r7
200068e4:	f1b3 3fff 	cmp.w	r3, #4294967295
200068e8:	d002      	beq.n	200068f0 <_fwalk_reent+0x3c>
200068ea:	47d0      	blx	sl
200068ec:	ea48 0800 	orr.w	r8, r8, r0
200068f0:	3468      	adds	r4, #104	; 0x68
200068f2:	3d01      	subs	r5, #1
200068f4:	d5ef      	bpl.n	200068d6 <_fwalk_reent+0x22>
200068f6:	6836      	ldr	r6, [r6, #0]
200068f8:	2e00      	cmp	r6, #0
200068fa:	d1e8      	bne.n	200068ce <_fwalk_reent+0x1a>
200068fc:	f7ff fc2a 	bl	20006154 <__sfp_lock_release>
20006900:	4640      	mov	r0, r8
20006902:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006906:	bf00      	nop

20006908 <_fwalk>:
20006908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000690c:	4606      	mov	r6, r0
2000690e:	4688      	mov	r8, r1
20006910:	f7ff fc1e 	bl	20006150 <__sfp_lock_acquire>
20006914:	36d8      	adds	r6, #216	; 0xd8
20006916:	bf08      	it	eq
20006918:	4637      	moveq	r7, r6
2000691a:	d015      	beq.n	20006948 <_fwalk+0x40>
2000691c:	2700      	movs	r7, #0
2000691e:	6875      	ldr	r5, [r6, #4]
20006920:	68b4      	ldr	r4, [r6, #8]
20006922:	3d01      	subs	r5, #1
20006924:	d40d      	bmi.n	20006942 <_fwalk+0x3a>
20006926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000692a:	b13b      	cbz	r3, 2000693c <_fwalk+0x34>
2000692c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006930:	4620      	mov	r0, r4
20006932:	f1b3 3fff 	cmp.w	r3, #4294967295
20006936:	d001      	beq.n	2000693c <_fwalk+0x34>
20006938:	47c0      	blx	r8
2000693a:	4307      	orrs	r7, r0
2000693c:	3468      	adds	r4, #104	; 0x68
2000693e:	3d01      	subs	r5, #1
20006940:	d5f1      	bpl.n	20006926 <_fwalk+0x1e>
20006942:	6836      	ldr	r6, [r6, #0]
20006944:	2e00      	cmp	r6, #0
20006946:	d1ea      	bne.n	2000691e <_fwalk+0x16>
20006948:	f7ff fc04 	bl	20006154 <__sfp_lock_release>
2000694c:	4638      	mov	r0, r7
2000694e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006952:	bf00      	nop

20006954 <__locale_charset>:
20006954:	f649 1334 	movw	r3, #39220	; 0x9934
20006958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000695c:	6818      	ldr	r0, [r3, #0]
2000695e:	4770      	bx	lr

20006960 <_localeconv_r>:
20006960:	4800      	ldr	r0, [pc, #0]	; (20006964 <_localeconv_r+0x4>)
20006962:	4770      	bx	lr
20006964:	20009938 	.word	0x20009938

20006968 <localeconv>:
20006968:	4800      	ldr	r0, [pc, #0]	; (2000696c <localeconv+0x4>)
2000696a:	4770      	bx	lr
2000696c:	20009938 	.word	0x20009938

20006970 <_setlocale_r>:
20006970:	b570      	push	{r4, r5, r6, lr}
20006972:	4605      	mov	r5, r0
20006974:	460e      	mov	r6, r1
20006976:	4614      	mov	r4, r2
20006978:	b172      	cbz	r2, 20006998 <_setlocale_r+0x28>
2000697a:	f649 015c 	movw	r1, #39004	; 0x985c
2000697e:	4610      	mov	r0, r2
20006980:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006984:	f001 fbd4 	bl	20008130 <strcmp>
20006988:	b958      	cbnz	r0, 200069a2 <_setlocale_r+0x32>
2000698a:	f649 005c 	movw	r0, #39004	; 0x985c
2000698e:	622c      	str	r4, [r5, #32]
20006990:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006994:	61ee      	str	r6, [r5, #28]
20006996:	bd70      	pop	{r4, r5, r6, pc}
20006998:	f649 005c 	movw	r0, #39004	; 0x985c
2000699c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069a0:	bd70      	pop	{r4, r5, r6, pc}
200069a2:	f649 0190 	movw	r1, #39056	; 0x9890
200069a6:	4620      	mov	r0, r4
200069a8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069ac:	f001 fbc0 	bl	20008130 <strcmp>
200069b0:	2800      	cmp	r0, #0
200069b2:	d0ea      	beq.n	2000698a <_setlocale_r+0x1a>
200069b4:	2000      	movs	r0, #0
200069b6:	bd70      	pop	{r4, r5, r6, pc}

200069b8 <setlocale>:
200069b8:	f649 23e4 	movw	r3, #39652	; 0x9ae4
200069bc:	460a      	mov	r2, r1
200069be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069c2:	4601      	mov	r1, r0
200069c4:	6818      	ldr	r0, [r3, #0]
200069c6:	e7d3      	b.n	20006970 <_setlocale_r>

200069c8 <__smakebuf_r>:
200069c8:	898b      	ldrh	r3, [r1, #12]
200069ca:	b5f0      	push	{r4, r5, r6, r7, lr}
200069cc:	460c      	mov	r4, r1
200069ce:	b29a      	uxth	r2, r3
200069d0:	b091      	sub	sp, #68	; 0x44
200069d2:	f012 0f02 	tst.w	r2, #2
200069d6:	4605      	mov	r5, r0
200069d8:	d141      	bne.n	20006a5e <__smakebuf_r+0x96>
200069da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200069de:	2900      	cmp	r1, #0
200069e0:	db18      	blt.n	20006a14 <__smakebuf_r+0x4c>
200069e2:	aa01      	add	r2, sp, #4
200069e4:	f001 fd6a 	bl	200084bc <_fstat_r>
200069e8:	2800      	cmp	r0, #0
200069ea:	db11      	blt.n	20006a10 <__smakebuf_r+0x48>
200069ec:	9b02      	ldr	r3, [sp, #8]
200069ee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200069f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200069f6:	bf14      	ite	ne
200069f8:	2700      	movne	r7, #0
200069fa:	2701      	moveq	r7, #1
200069fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006a00:	d040      	beq.n	20006a84 <__smakebuf_r+0xbc>
20006a02:	89a3      	ldrh	r3, [r4, #12]
20006a04:	f44f 6680 	mov.w	r6, #1024	; 0x400
20006a08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006a0c:	81a3      	strh	r3, [r4, #12]
20006a0e:	e00b      	b.n	20006a28 <__smakebuf_r+0x60>
20006a10:	89a3      	ldrh	r3, [r4, #12]
20006a12:	b29a      	uxth	r2, r3
20006a14:	f012 0f80 	tst.w	r2, #128	; 0x80
20006a18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006a1c:	bf0c      	ite	eq
20006a1e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20006a22:	2640      	movne	r6, #64	; 0x40
20006a24:	2700      	movs	r7, #0
20006a26:	81a3      	strh	r3, [r4, #12]
20006a28:	4628      	mov	r0, r5
20006a2a:	4631      	mov	r1, r6
20006a2c:	f000 f84a 	bl	20006ac4 <_malloc_r>
20006a30:	b170      	cbz	r0, 20006a50 <__smakebuf_r+0x88>
20006a32:	89a1      	ldrh	r1, [r4, #12]
20006a34:	f246 1299 	movw	r2, #24985	; 0x6199
20006a38:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a3c:	6120      	str	r0, [r4, #16]
20006a3e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006a42:	6166      	str	r6, [r4, #20]
20006a44:	62aa      	str	r2, [r5, #40]	; 0x28
20006a46:	81a1      	strh	r1, [r4, #12]
20006a48:	6020      	str	r0, [r4, #0]
20006a4a:	b97f      	cbnz	r7, 20006a6c <__smakebuf_r+0xa4>
20006a4c:	b011      	add	sp, #68	; 0x44
20006a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006a50:	89a3      	ldrh	r3, [r4, #12]
20006a52:	f413 7f00 	tst.w	r3, #512	; 0x200
20006a56:	d1f9      	bne.n	20006a4c <__smakebuf_r+0x84>
20006a58:	f043 0302 	orr.w	r3, r3, #2
20006a5c:	81a3      	strh	r3, [r4, #12]
20006a5e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006a62:	6123      	str	r3, [r4, #16]
20006a64:	6023      	str	r3, [r4, #0]
20006a66:	2301      	movs	r3, #1
20006a68:	6163      	str	r3, [r4, #20]
20006a6a:	e7ef      	b.n	20006a4c <__smakebuf_r+0x84>
20006a6c:	4628      	mov	r0, r5
20006a6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006a72:	f001 fd39 	bl	200084e8 <_isatty_r>
20006a76:	2800      	cmp	r0, #0
20006a78:	d0e8      	beq.n	20006a4c <__smakebuf_r+0x84>
20006a7a:	89a3      	ldrh	r3, [r4, #12]
20006a7c:	f043 0301 	orr.w	r3, r3, #1
20006a80:	81a3      	strh	r3, [r4, #12]
20006a82:	e7e3      	b.n	20006a4c <__smakebuf_r+0x84>
20006a84:	f248 03a9 	movw	r3, #32937	; 0x80a9
20006a88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20006a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a8e:	429a      	cmp	r2, r3
20006a90:	d1b7      	bne.n	20006a02 <__smakebuf_r+0x3a>
20006a92:	89a2      	ldrh	r2, [r4, #12]
20006a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
20006a98:	461e      	mov	r6, r3
20006a9a:	6523      	str	r3, [r4, #80]	; 0x50
20006a9c:	ea42 0303 	orr.w	r3, r2, r3
20006aa0:	81a3      	strh	r3, [r4, #12]
20006aa2:	e7c1      	b.n	20006a28 <__smakebuf_r+0x60>

20006aa4 <free>:
20006aa4:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20006aa8:	4601      	mov	r1, r0
20006aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aae:	6818      	ldr	r0, [r3, #0]
20006ab0:	f7ff bc86 	b.w	200063c0 <_free_r>

20006ab4 <malloc>:
20006ab4:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20006ab8:	4601      	mov	r1, r0
20006aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006abe:	6818      	ldr	r0, [r3, #0]
20006ac0:	f000 b800 	b.w	20006ac4 <_malloc_r>

20006ac4 <_malloc_r>:
20006ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006ac8:	f101 040b 	add.w	r4, r1, #11
20006acc:	2c16      	cmp	r4, #22
20006ace:	b083      	sub	sp, #12
20006ad0:	4606      	mov	r6, r0
20006ad2:	d82f      	bhi.n	20006b34 <_malloc_r+0x70>
20006ad4:	2300      	movs	r3, #0
20006ad6:	2410      	movs	r4, #16
20006ad8:	428c      	cmp	r4, r1
20006ada:	bf2c      	ite	cs
20006adc:	4619      	movcs	r1, r3
20006ade:	f043 0101 	orrcc.w	r1, r3, #1
20006ae2:	2900      	cmp	r1, #0
20006ae4:	d130      	bne.n	20006b48 <_malloc_r+0x84>
20006ae6:	4630      	mov	r0, r6
20006ae8:	f000 fc1c 	bl	20007324 <__malloc_lock>
20006aec:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20006af0:	d22e      	bcs.n	20006b50 <_malloc_r+0x8c>
20006af2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20006af6:	f649 35d8 	movw	r5, #39896	; 0x9bd8
20006afa:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006afe:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20006b02:	68d3      	ldr	r3, [r2, #12]
20006b04:	4293      	cmp	r3, r2
20006b06:	f000 8206 	beq.w	20006f16 <_malloc_r+0x452>
20006b0a:	685a      	ldr	r2, [r3, #4]
20006b0c:	f103 0508 	add.w	r5, r3, #8
20006b10:	68d9      	ldr	r1, [r3, #12]
20006b12:	4630      	mov	r0, r6
20006b14:	f022 0c03 	bic.w	ip, r2, #3
20006b18:	689a      	ldr	r2, [r3, #8]
20006b1a:	4463      	add	r3, ip
20006b1c:	685c      	ldr	r4, [r3, #4]
20006b1e:	608a      	str	r2, [r1, #8]
20006b20:	f044 0401 	orr.w	r4, r4, #1
20006b24:	60d1      	str	r1, [r2, #12]
20006b26:	605c      	str	r4, [r3, #4]
20006b28:	f000 fbfe 	bl	20007328 <__malloc_unlock>
20006b2c:	4628      	mov	r0, r5
20006b2e:	b003      	add	sp, #12
20006b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006b34:	f024 0407 	bic.w	r4, r4, #7
20006b38:	0fe3      	lsrs	r3, r4, #31
20006b3a:	428c      	cmp	r4, r1
20006b3c:	bf2c      	ite	cs
20006b3e:	4619      	movcs	r1, r3
20006b40:	f043 0101 	orrcc.w	r1, r3, #1
20006b44:	2900      	cmp	r1, #0
20006b46:	d0ce      	beq.n	20006ae6 <_malloc_r+0x22>
20006b48:	230c      	movs	r3, #12
20006b4a:	2500      	movs	r5, #0
20006b4c:	6033      	str	r3, [r6, #0]
20006b4e:	e7ed      	b.n	20006b2c <_malloc_r+0x68>
20006b50:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20006b54:	bf04      	itt	eq
20006b56:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20006b5a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20006b5e:	f040 8090 	bne.w	20006c82 <_malloc_r+0x1be>
20006b62:	f649 35d8 	movw	r5, #39896	; 0x9bd8
20006b66:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006b6a:	1828      	adds	r0, r5, r0
20006b6c:	68c3      	ldr	r3, [r0, #12]
20006b6e:	4298      	cmp	r0, r3
20006b70:	d106      	bne.n	20006b80 <_malloc_r+0xbc>
20006b72:	e00d      	b.n	20006b90 <_malloc_r+0xcc>
20006b74:	2a00      	cmp	r2, #0
20006b76:	f280 816f 	bge.w	20006e58 <_malloc_r+0x394>
20006b7a:	68db      	ldr	r3, [r3, #12]
20006b7c:	4298      	cmp	r0, r3
20006b7e:	d007      	beq.n	20006b90 <_malloc_r+0xcc>
20006b80:	6859      	ldr	r1, [r3, #4]
20006b82:	f021 0103 	bic.w	r1, r1, #3
20006b86:	1b0a      	subs	r2, r1, r4
20006b88:	2a0f      	cmp	r2, #15
20006b8a:	ddf3      	ble.n	20006b74 <_malloc_r+0xb0>
20006b8c:	f10e 3eff 	add.w	lr, lr, #4294967295
20006b90:	f10e 0e01 	add.w	lr, lr, #1
20006b94:	f649 37d8 	movw	r7, #39896	; 0x9bd8
20006b98:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006b9c:	f107 0108 	add.w	r1, r7, #8
20006ba0:	688b      	ldr	r3, [r1, #8]
20006ba2:	4299      	cmp	r1, r3
20006ba4:	bf08      	it	eq
20006ba6:	687a      	ldreq	r2, [r7, #4]
20006ba8:	d026      	beq.n	20006bf8 <_malloc_r+0x134>
20006baa:	685a      	ldr	r2, [r3, #4]
20006bac:	f022 0c03 	bic.w	ip, r2, #3
20006bb0:	ebc4 020c 	rsb	r2, r4, ip
20006bb4:	2a0f      	cmp	r2, #15
20006bb6:	f300 8194 	bgt.w	20006ee2 <_malloc_r+0x41e>
20006bba:	2a00      	cmp	r2, #0
20006bbc:	60c9      	str	r1, [r1, #12]
20006bbe:	6089      	str	r1, [r1, #8]
20006bc0:	f280 8099 	bge.w	20006cf6 <_malloc_r+0x232>
20006bc4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20006bc8:	f080 8165 	bcs.w	20006e96 <_malloc_r+0x3d2>
20006bcc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20006bd0:	f04f 0a01 	mov.w	sl, #1
20006bd4:	687a      	ldr	r2, [r7, #4]
20006bd6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20006bda:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006bde:	fa0a fc0c 	lsl.w	ip, sl, ip
20006be2:	60d8      	str	r0, [r3, #12]
20006be4:	f8d0 8008 	ldr.w	r8, [r0, #8]
20006be8:	ea4c 0202 	orr.w	r2, ip, r2
20006bec:	607a      	str	r2, [r7, #4]
20006bee:	f8c3 8008 	str.w	r8, [r3, #8]
20006bf2:	f8c8 300c 	str.w	r3, [r8, #12]
20006bf6:	6083      	str	r3, [r0, #8]
20006bf8:	f04f 0c01 	mov.w	ip, #1
20006bfc:	ea4f 03ae 	mov.w	r3, lr, asr #2
20006c00:	fa0c fc03 	lsl.w	ip, ip, r3
20006c04:	4594      	cmp	ip, r2
20006c06:	f200 8082 	bhi.w	20006d0e <_malloc_r+0x24a>
20006c0a:	ea12 0f0c 	tst.w	r2, ip
20006c0e:	d108      	bne.n	20006c22 <_malloc_r+0x15e>
20006c10:	f02e 0e03 	bic.w	lr, lr, #3
20006c14:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006c18:	f10e 0e04 	add.w	lr, lr, #4
20006c1c:	ea12 0f0c 	tst.w	r2, ip
20006c20:	d0f8      	beq.n	20006c14 <_malloc_r+0x150>
20006c22:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20006c26:	46f2      	mov	sl, lr
20006c28:	46c8      	mov	r8, r9
20006c2a:	f8d8 300c 	ldr.w	r3, [r8, #12]
20006c2e:	4598      	cmp	r8, r3
20006c30:	d107      	bne.n	20006c42 <_malloc_r+0x17e>
20006c32:	e168      	b.n	20006f06 <_malloc_r+0x442>
20006c34:	2a00      	cmp	r2, #0
20006c36:	f280 8178 	bge.w	20006f2a <_malloc_r+0x466>
20006c3a:	68db      	ldr	r3, [r3, #12]
20006c3c:	4598      	cmp	r8, r3
20006c3e:	f000 8162 	beq.w	20006f06 <_malloc_r+0x442>
20006c42:	6858      	ldr	r0, [r3, #4]
20006c44:	f020 0003 	bic.w	r0, r0, #3
20006c48:	1b02      	subs	r2, r0, r4
20006c4a:	2a0f      	cmp	r2, #15
20006c4c:	ddf2      	ble.n	20006c34 <_malloc_r+0x170>
20006c4e:	461d      	mov	r5, r3
20006c50:	191f      	adds	r7, r3, r4
20006c52:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20006c56:	f044 0e01 	orr.w	lr, r4, #1
20006c5a:	f855 4f08 	ldr.w	r4, [r5, #8]!
20006c5e:	4630      	mov	r0, r6
20006c60:	50ba      	str	r2, [r7, r2]
20006c62:	f042 0201 	orr.w	r2, r2, #1
20006c66:	f8c3 e004 	str.w	lr, [r3, #4]
20006c6a:	f8cc 4008 	str.w	r4, [ip, #8]
20006c6e:	f8c4 c00c 	str.w	ip, [r4, #12]
20006c72:	608f      	str	r7, [r1, #8]
20006c74:	60cf      	str	r7, [r1, #12]
20006c76:	607a      	str	r2, [r7, #4]
20006c78:	60b9      	str	r1, [r7, #8]
20006c7a:	60f9      	str	r1, [r7, #12]
20006c7c:	f000 fb54 	bl	20007328 <__malloc_unlock>
20006c80:	e754      	b.n	20006b2c <_malloc_r+0x68>
20006c82:	f1be 0f04 	cmp.w	lr, #4
20006c86:	bf9e      	ittt	ls
20006c88:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20006c8c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20006c90:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006c94:	f67f af65 	bls.w	20006b62 <_malloc_r+0x9e>
20006c98:	f1be 0f14 	cmp.w	lr, #20
20006c9c:	bf9c      	itt	ls
20006c9e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20006ca2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006ca6:	f67f af5c 	bls.w	20006b62 <_malloc_r+0x9e>
20006caa:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20006cae:	bf9e      	ittt	ls
20006cb0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20006cb4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20006cb8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006cbc:	f67f af51 	bls.w	20006b62 <_malloc_r+0x9e>
20006cc0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20006cc4:	bf9e      	ittt	ls
20006cc6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20006cca:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20006cce:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006cd2:	f67f af46 	bls.w	20006b62 <_malloc_r+0x9e>
20006cd6:	f240 5354 	movw	r3, #1364	; 0x554
20006cda:	459e      	cmp	lr, r3
20006cdc:	bf95      	itete	ls
20006cde:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20006ce2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20006ce6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20006cea:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20006cee:	bf98      	it	ls
20006cf0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006cf4:	e735      	b.n	20006b62 <_malloc_r+0x9e>
20006cf6:	eb03 020c 	add.w	r2, r3, ip
20006cfa:	f103 0508 	add.w	r5, r3, #8
20006cfe:	4630      	mov	r0, r6
20006d00:	6853      	ldr	r3, [r2, #4]
20006d02:	f043 0301 	orr.w	r3, r3, #1
20006d06:	6053      	str	r3, [r2, #4]
20006d08:	f000 fb0e 	bl	20007328 <__malloc_unlock>
20006d0c:	e70e      	b.n	20006b2c <_malloc_r+0x68>
20006d0e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006d12:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006d16:	f023 0903 	bic.w	r9, r3, #3
20006d1a:	ebc4 0209 	rsb	r2, r4, r9
20006d1e:	454c      	cmp	r4, r9
20006d20:	bf94      	ite	ls
20006d22:	2300      	movls	r3, #0
20006d24:	2301      	movhi	r3, #1
20006d26:	2a0f      	cmp	r2, #15
20006d28:	bfd8      	it	le
20006d2a:	f043 0301 	orrle.w	r3, r3, #1
20006d2e:	2b00      	cmp	r3, #0
20006d30:	f000 80a1 	beq.w	20006e76 <_malloc_r+0x3b2>
20006d34:	f649 7bf8 	movw	fp, #40952	; 0x9ff8
20006d38:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20006d3c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20006d40:	f8db 3000 	ldr.w	r3, [fp]
20006d44:	3310      	adds	r3, #16
20006d46:	191b      	adds	r3, r3, r4
20006d48:	f1b2 3fff 	cmp.w	r2, #4294967295
20006d4c:	d006      	beq.n	20006d5c <_malloc_r+0x298>
20006d4e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20006d52:	331f      	adds	r3, #31
20006d54:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20006d58:	f023 031f 	bic.w	r3, r3, #31
20006d5c:	4619      	mov	r1, r3
20006d5e:	4630      	mov	r0, r6
20006d60:	9301      	str	r3, [sp, #4]
20006d62:	f001 f989 	bl	20008078 <_sbrk_r>
20006d66:	9b01      	ldr	r3, [sp, #4]
20006d68:	f1b0 3fff 	cmp.w	r0, #4294967295
20006d6c:	4682      	mov	sl, r0
20006d6e:	f000 80f4 	beq.w	20006f5a <_malloc_r+0x496>
20006d72:	eb08 0109 	add.w	r1, r8, r9
20006d76:	4281      	cmp	r1, r0
20006d78:	f200 80ec 	bhi.w	20006f54 <_malloc_r+0x490>
20006d7c:	f8db 2004 	ldr.w	r2, [fp, #4]
20006d80:	189a      	adds	r2, r3, r2
20006d82:	4551      	cmp	r1, sl
20006d84:	f8cb 2004 	str.w	r2, [fp, #4]
20006d88:	f000 8145 	beq.w	20007016 <_malloc_r+0x552>
20006d8c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20006d90:	f649 30d8 	movw	r0, #39896	; 0x9bd8
20006d94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006d98:	f1b5 3fff 	cmp.w	r5, #4294967295
20006d9c:	bf08      	it	eq
20006d9e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20006da2:	d003      	beq.n	20006dac <_malloc_r+0x2e8>
20006da4:	4452      	add	r2, sl
20006da6:	1a51      	subs	r1, r2, r1
20006da8:	f8cb 1004 	str.w	r1, [fp, #4]
20006dac:	f01a 0507 	ands.w	r5, sl, #7
20006db0:	4630      	mov	r0, r6
20006db2:	bf17      	itett	ne
20006db4:	f1c5 0508 	rsbne	r5, r5, #8
20006db8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20006dbc:	44aa      	addne	sl, r5
20006dbe:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20006dc2:	4453      	add	r3, sl
20006dc4:	051b      	lsls	r3, r3, #20
20006dc6:	0d1b      	lsrs	r3, r3, #20
20006dc8:	1aed      	subs	r5, r5, r3
20006dca:	4629      	mov	r1, r5
20006dcc:	f001 f954 	bl	20008078 <_sbrk_r>
20006dd0:	f1b0 3fff 	cmp.w	r0, #4294967295
20006dd4:	f000 812c 	beq.w	20007030 <_malloc_r+0x56c>
20006dd8:	ebca 0100 	rsb	r1, sl, r0
20006ddc:	1949      	adds	r1, r1, r5
20006dde:	f041 0101 	orr.w	r1, r1, #1
20006de2:	f8db 2004 	ldr.w	r2, [fp, #4]
20006de6:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20006dea:	f8c7 a008 	str.w	sl, [r7, #8]
20006dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006df2:	18aa      	adds	r2, r5, r2
20006df4:	45b8      	cmp	r8, r7
20006df6:	f8cb 2004 	str.w	r2, [fp, #4]
20006dfa:	f8ca 1004 	str.w	r1, [sl, #4]
20006dfe:	d017      	beq.n	20006e30 <_malloc_r+0x36c>
20006e00:	f1b9 0f0f 	cmp.w	r9, #15
20006e04:	f240 80df 	bls.w	20006fc6 <_malloc_r+0x502>
20006e08:	f1a9 010c 	sub.w	r1, r9, #12
20006e0c:	2505      	movs	r5, #5
20006e0e:	f021 0107 	bic.w	r1, r1, #7
20006e12:	eb08 0001 	add.w	r0, r8, r1
20006e16:	290f      	cmp	r1, #15
20006e18:	6085      	str	r5, [r0, #8]
20006e1a:	6045      	str	r5, [r0, #4]
20006e1c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20006e20:	f000 0001 	and.w	r0, r0, #1
20006e24:	ea41 0000 	orr.w	r0, r1, r0
20006e28:	f8c8 0004 	str.w	r0, [r8, #4]
20006e2c:	f200 80ac 	bhi.w	20006f88 <_malloc_r+0x4c4>
20006e30:	46d0      	mov	r8, sl
20006e32:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20006e36:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20006e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e3e:	428a      	cmp	r2, r1
20006e40:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20006e44:	bf88      	it	hi
20006e46:	62da      	strhi	r2, [r3, #44]	; 0x2c
20006e48:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20006e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e50:	428a      	cmp	r2, r1
20006e52:	bf88      	it	hi
20006e54:	631a      	strhi	r2, [r3, #48]	; 0x30
20006e56:	e082      	b.n	20006f5e <_malloc_r+0x49a>
20006e58:	185c      	adds	r4, r3, r1
20006e5a:	689a      	ldr	r2, [r3, #8]
20006e5c:	68d9      	ldr	r1, [r3, #12]
20006e5e:	4630      	mov	r0, r6
20006e60:	6866      	ldr	r6, [r4, #4]
20006e62:	f103 0508 	add.w	r5, r3, #8
20006e66:	608a      	str	r2, [r1, #8]
20006e68:	f046 0301 	orr.w	r3, r6, #1
20006e6c:	60d1      	str	r1, [r2, #12]
20006e6e:	6063      	str	r3, [r4, #4]
20006e70:	f000 fa5a 	bl	20007328 <__malloc_unlock>
20006e74:	e65a      	b.n	20006b2c <_malloc_r+0x68>
20006e76:	eb08 0304 	add.w	r3, r8, r4
20006e7a:	f042 0201 	orr.w	r2, r2, #1
20006e7e:	f044 0401 	orr.w	r4, r4, #1
20006e82:	4630      	mov	r0, r6
20006e84:	f8c8 4004 	str.w	r4, [r8, #4]
20006e88:	f108 0508 	add.w	r5, r8, #8
20006e8c:	605a      	str	r2, [r3, #4]
20006e8e:	60bb      	str	r3, [r7, #8]
20006e90:	f000 fa4a 	bl	20007328 <__malloc_unlock>
20006e94:	e64a      	b.n	20006b2c <_malloc_r+0x68>
20006e96:	ea4f 225c 	mov.w	r2, ip, lsr #9
20006e9a:	2a04      	cmp	r2, #4
20006e9c:	d954      	bls.n	20006f48 <_malloc_r+0x484>
20006e9e:	2a14      	cmp	r2, #20
20006ea0:	f200 8089 	bhi.w	20006fb6 <_malloc_r+0x4f2>
20006ea4:	325b      	adds	r2, #91	; 0x5b
20006ea6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006eaa:	44a8      	add	r8, r5
20006eac:	f649 37d8 	movw	r7, #39896	; 0x9bd8
20006eb0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006eb4:	f8d8 0008 	ldr.w	r0, [r8, #8]
20006eb8:	4540      	cmp	r0, r8
20006eba:	d103      	bne.n	20006ec4 <_malloc_r+0x400>
20006ebc:	e06f      	b.n	20006f9e <_malloc_r+0x4da>
20006ebe:	6880      	ldr	r0, [r0, #8]
20006ec0:	4580      	cmp	r8, r0
20006ec2:	d004      	beq.n	20006ece <_malloc_r+0x40a>
20006ec4:	6842      	ldr	r2, [r0, #4]
20006ec6:	f022 0203 	bic.w	r2, r2, #3
20006eca:	4594      	cmp	ip, r2
20006ecc:	d3f7      	bcc.n	20006ebe <_malloc_r+0x3fa>
20006ece:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20006ed2:	f8c3 c00c 	str.w	ip, [r3, #12]
20006ed6:	6098      	str	r0, [r3, #8]
20006ed8:	687a      	ldr	r2, [r7, #4]
20006eda:	60c3      	str	r3, [r0, #12]
20006edc:	f8cc 3008 	str.w	r3, [ip, #8]
20006ee0:	e68a      	b.n	20006bf8 <_malloc_r+0x134>
20006ee2:	191f      	adds	r7, r3, r4
20006ee4:	4630      	mov	r0, r6
20006ee6:	f044 0401 	orr.w	r4, r4, #1
20006eea:	60cf      	str	r7, [r1, #12]
20006eec:	605c      	str	r4, [r3, #4]
20006eee:	f103 0508 	add.w	r5, r3, #8
20006ef2:	50ba      	str	r2, [r7, r2]
20006ef4:	f042 0201 	orr.w	r2, r2, #1
20006ef8:	608f      	str	r7, [r1, #8]
20006efa:	607a      	str	r2, [r7, #4]
20006efc:	60b9      	str	r1, [r7, #8]
20006efe:	60f9      	str	r1, [r7, #12]
20006f00:	f000 fa12 	bl	20007328 <__malloc_unlock>
20006f04:	e612      	b.n	20006b2c <_malloc_r+0x68>
20006f06:	f10a 0a01 	add.w	sl, sl, #1
20006f0a:	f01a 0f03 	tst.w	sl, #3
20006f0e:	d05f      	beq.n	20006fd0 <_malloc_r+0x50c>
20006f10:	f103 0808 	add.w	r8, r3, #8
20006f14:	e689      	b.n	20006c2a <_malloc_r+0x166>
20006f16:	f103 0208 	add.w	r2, r3, #8
20006f1a:	68d3      	ldr	r3, [r2, #12]
20006f1c:	429a      	cmp	r2, r3
20006f1e:	bf08      	it	eq
20006f20:	f10e 0e02 	addeq.w	lr, lr, #2
20006f24:	f43f ae36 	beq.w	20006b94 <_malloc_r+0xd0>
20006f28:	e5ef      	b.n	20006b0a <_malloc_r+0x46>
20006f2a:	461d      	mov	r5, r3
20006f2c:	1819      	adds	r1, r3, r0
20006f2e:	68da      	ldr	r2, [r3, #12]
20006f30:	4630      	mov	r0, r6
20006f32:	f855 3f08 	ldr.w	r3, [r5, #8]!
20006f36:	684c      	ldr	r4, [r1, #4]
20006f38:	6093      	str	r3, [r2, #8]
20006f3a:	f044 0401 	orr.w	r4, r4, #1
20006f3e:	60da      	str	r2, [r3, #12]
20006f40:	604c      	str	r4, [r1, #4]
20006f42:	f000 f9f1 	bl	20007328 <__malloc_unlock>
20006f46:	e5f1      	b.n	20006b2c <_malloc_r+0x68>
20006f48:	ea4f 129c 	mov.w	r2, ip, lsr #6
20006f4c:	3238      	adds	r2, #56	; 0x38
20006f4e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006f52:	e7aa      	b.n	20006eaa <_malloc_r+0x3e6>
20006f54:	45b8      	cmp	r8, r7
20006f56:	f43f af11 	beq.w	20006d7c <_malloc_r+0x2b8>
20006f5a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006f5e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20006f62:	f022 0203 	bic.w	r2, r2, #3
20006f66:	4294      	cmp	r4, r2
20006f68:	bf94      	ite	ls
20006f6a:	2300      	movls	r3, #0
20006f6c:	2301      	movhi	r3, #1
20006f6e:	1b12      	subs	r2, r2, r4
20006f70:	2a0f      	cmp	r2, #15
20006f72:	bfd8      	it	le
20006f74:	f043 0301 	orrle.w	r3, r3, #1
20006f78:	2b00      	cmp	r3, #0
20006f7a:	f43f af7c 	beq.w	20006e76 <_malloc_r+0x3b2>
20006f7e:	4630      	mov	r0, r6
20006f80:	2500      	movs	r5, #0
20006f82:	f000 f9d1 	bl	20007328 <__malloc_unlock>
20006f86:	e5d1      	b.n	20006b2c <_malloc_r+0x68>
20006f88:	f108 0108 	add.w	r1, r8, #8
20006f8c:	4630      	mov	r0, r6
20006f8e:	9301      	str	r3, [sp, #4]
20006f90:	f7ff fa16 	bl	200063c0 <_free_r>
20006f94:	9b01      	ldr	r3, [sp, #4]
20006f96:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006f9a:	685a      	ldr	r2, [r3, #4]
20006f9c:	e749      	b.n	20006e32 <_malloc_r+0x36e>
20006f9e:	f04f 0a01 	mov.w	sl, #1
20006fa2:	f8d7 8004 	ldr.w	r8, [r7, #4]
20006fa6:	1092      	asrs	r2, r2, #2
20006fa8:	4684      	mov	ip, r0
20006faa:	fa0a f202 	lsl.w	r2, sl, r2
20006fae:	ea48 0202 	orr.w	r2, r8, r2
20006fb2:	607a      	str	r2, [r7, #4]
20006fb4:	e78d      	b.n	20006ed2 <_malloc_r+0x40e>
20006fb6:	2a54      	cmp	r2, #84	; 0x54
20006fb8:	d824      	bhi.n	20007004 <_malloc_r+0x540>
20006fba:	ea4f 321c 	mov.w	r2, ip, lsr #12
20006fbe:	326e      	adds	r2, #110	; 0x6e
20006fc0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006fc4:	e771      	b.n	20006eaa <_malloc_r+0x3e6>
20006fc6:	2301      	movs	r3, #1
20006fc8:	46d0      	mov	r8, sl
20006fca:	f8ca 3004 	str.w	r3, [sl, #4]
20006fce:	e7c6      	b.n	20006f5e <_malloc_r+0x49a>
20006fd0:	464a      	mov	r2, r9
20006fd2:	f01e 0f03 	tst.w	lr, #3
20006fd6:	4613      	mov	r3, r2
20006fd8:	f10e 3eff 	add.w	lr, lr, #4294967295
20006fdc:	d033      	beq.n	20007046 <_malloc_r+0x582>
20006fde:	f853 2908 	ldr.w	r2, [r3], #-8
20006fe2:	429a      	cmp	r2, r3
20006fe4:	d0f5      	beq.n	20006fd2 <_malloc_r+0x50e>
20006fe6:	687b      	ldr	r3, [r7, #4]
20006fe8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006fec:	459c      	cmp	ip, r3
20006fee:	f63f ae8e 	bhi.w	20006d0e <_malloc_r+0x24a>
20006ff2:	f1bc 0f00 	cmp.w	ip, #0
20006ff6:	f43f ae8a 	beq.w	20006d0e <_malloc_r+0x24a>
20006ffa:	ea1c 0f03 	tst.w	ip, r3
20006ffe:	d027      	beq.n	20007050 <_malloc_r+0x58c>
20007000:	46d6      	mov	lr, sl
20007002:	e60e      	b.n	20006c22 <_malloc_r+0x15e>
20007004:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20007008:	d815      	bhi.n	20007036 <_malloc_r+0x572>
2000700a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000700e:	3277      	adds	r2, #119	; 0x77
20007010:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007014:	e749      	b.n	20006eaa <_malloc_r+0x3e6>
20007016:	0508      	lsls	r0, r1, #20
20007018:	0d00      	lsrs	r0, r0, #20
2000701a:	2800      	cmp	r0, #0
2000701c:	f47f aeb6 	bne.w	20006d8c <_malloc_r+0x2c8>
20007020:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007024:	444b      	add	r3, r9
20007026:	f043 0301 	orr.w	r3, r3, #1
2000702a:	f8c8 3004 	str.w	r3, [r8, #4]
2000702e:	e700      	b.n	20006e32 <_malloc_r+0x36e>
20007030:	2101      	movs	r1, #1
20007032:	2500      	movs	r5, #0
20007034:	e6d5      	b.n	20006de2 <_malloc_r+0x31e>
20007036:	f240 5054 	movw	r0, #1364	; 0x554
2000703a:	4282      	cmp	r2, r0
2000703c:	d90d      	bls.n	2000705a <_malloc_r+0x596>
2000703e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20007042:	227e      	movs	r2, #126	; 0x7e
20007044:	e731      	b.n	20006eaa <_malloc_r+0x3e6>
20007046:	687b      	ldr	r3, [r7, #4]
20007048:	ea23 030c 	bic.w	r3, r3, ip
2000704c:	607b      	str	r3, [r7, #4]
2000704e:	e7cb      	b.n	20006fe8 <_malloc_r+0x524>
20007050:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007054:	f10a 0a04 	add.w	sl, sl, #4
20007058:	e7cf      	b.n	20006ffa <_malloc_r+0x536>
2000705a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000705e:	327c      	adds	r2, #124	; 0x7c
20007060:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007064:	e721      	b.n	20006eaa <_malloc_r+0x3e6>
20007066:	bf00      	nop

20007068 <memchr>:
20007068:	f010 0f03 	tst.w	r0, #3
2000706c:	b2c9      	uxtb	r1, r1
2000706e:	b410      	push	{r4}
20007070:	d010      	beq.n	20007094 <memchr+0x2c>
20007072:	2a00      	cmp	r2, #0
20007074:	d02f      	beq.n	200070d6 <memchr+0x6e>
20007076:	7803      	ldrb	r3, [r0, #0]
20007078:	428b      	cmp	r3, r1
2000707a:	d02a      	beq.n	200070d2 <memchr+0x6a>
2000707c:	3a01      	subs	r2, #1
2000707e:	e005      	b.n	2000708c <memchr+0x24>
20007080:	2a00      	cmp	r2, #0
20007082:	d028      	beq.n	200070d6 <memchr+0x6e>
20007084:	7803      	ldrb	r3, [r0, #0]
20007086:	3a01      	subs	r2, #1
20007088:	428b      	cmp	r3, r1
2000708a:	d022      	beq.n	200070d2 <memchr+0x6a>
2000708c:	3001      	adds	r0, #1
2000708e:	f010 0f03 	tst.w	r0, #3
20007092:	d1f5      	bne.n	20007080 <memchr+0x18>
20007094:	2a03      	cmp	r2, #3
20007096:	d911      	bls.n	200070bc <memchr+0x54>
20007098:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000709c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200070a0:	6803      	ldr	r3, [r0, #0]
200070a2:	ea84 0303 	eor.w	r3, r4, r3
200070a6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200070aa:	ea2c 0303 	bic.w	r3, ip, r3
200070ae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200070b2:	d103      	bne.n	200070bc <memchr+0x54>
200070b4:	3a04      	subs	r2, #4
200070b6:	3004      	adds	r0, #4
200070b8:	2a03      	cmp	r2, #3
200070ba:	d8f1      	bhi.n	200070a0 <memchr+0x38>
200070bc:	b15a      	cbz	r2, 200070d6 <memchr+0x6e>
200070be:	7803      	ldrb	r3, [r0, #0]
200070c0:	428b      	cmp	r3, r1
200070c2:	d006      	beq.n	200070d2 <memchr+0x6a>
200070c4:	3a01      	subs	r2, #1
200070c6:	b132      	cbz	r2, 200070d6 <memchr+0x6e>
200070c8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200070cc:	3a01      	subs	r2, #1
200070ce:	428b      	cmp	r3, r1
200070d0:	d1f9      	bne.n	200070c6 <memchr+0x5e>
200070d2:	bc10      	pop	{r4}
200070d4:	4770      	bx	lr
200070d6:	2000      	movs	r0, #0
200070d8:	e7fb      	b.n	200070d2 <memchr+0x6a>
200070da:	bf00      	nop

200070dc <memcpy>:
200070dc:	2a03      	cmp	r2, #3
200070de:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200070e2:	d80b      	bhi.n	200070fc <memcpy+0x20>
200070e4:	b13a      	cbz	r2, 200070f6 <memcpy+0x1a>
200070e6:	2300      	movs	r3, #0
200070e8:	f811 c003 	ldrb.w	ip, [r1, r3]
200070ec:	f800 c003 	strb.w	ip, [r0, r3]
200070f0:	3301      	adds	r3, #1
200070f2:	4293      	cmp	r3, r2
200070f4:	d1f8      	bne.n	200070e8 <memcpy+0xc>
200070f6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200070fa:	4770      	bx	lr
200070fc:	1882      	adds	r2, r0, r2
200070fe:	460c      	mov	r4, r1
20007100:	4603      	mov	r3, r0
20007102:	e003      	b.n	2000710c <memcpy+0x30>
20007104:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007108:	f803 1c01 	strb.w	r1, [r3, #-1]
2000710c:	f003 0603 	and.w	r6, r3, #3
20007110:	4619      	mov	r1, r3
20007112:	46a4      	mov	ip, r4
20007114:	3301      	adds	r3, #1
20007116:	3401      	adds	r4, #1
20007118:	2e00      	cmp	r6, #0
2000711a:	d1f3      	bne.n	20007104 <memcpy+0x28>
2000711c:	f01c 0403 	ands.w	r4, ip, #3
20007120:	4663      	mov	r3, ip
20007122:	bf08      	it	eq
20007124:	ebc1 0c02 	rsbeq	ip, r1, r2
20007128:	d068      	beq.n	200071fc <memcpy+0x120>
2000712a:	4265      	negs	r5, r4
2000712c:	f1c4 0a04 	rsb	sl, r4, #4
20007130:	eb0c 0705 	add.w	r7, ip, r5
20007134:	4633      	mov	r3, r6
20007136:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000713a:	f85c 6005 	ldr.w	r6, [ip, r5]
2000713e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20007142:	1a55      	subs	r5, r2, r1
20007144:	e008      	b.n	20007158 <memcpy+0x7c>
20007146:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000714a:	4626      	mov	r6, r4
2000714c:	fa04 f40a 	lsl.w	r4, r4, sl
20007150:	ea49 0404 	orr.w	r4, r9, r4
20007154:	50cc      	str	r4, [r1, r3]
20007156:	3304      	adds	r3, #4
20007158:	185c      	adds	r4, r3, r1
2000715a:	2d03      	cmp	r5, #3
2000715c:	fa26 f908 	lsr.w	r9, r6, r8
20007160:	f1a5 0504 	sub.w	r5, r5, #4
20007164:	eb0c 0603 	add.w	r6, ip, r3
20007168:	dced      	bgt.n	20007146 <memcpy+0x6a>
2000716a:	2300      	movs	r3, #0
2000716c:	e002      	b.n	20007174 <memcpy+0x98>
2000716e:	5cf1      	ldrb	r1, [r6, r3]
20007170:	54e1      	strb	r1, [r4, r3]
20007172:	3301      	adds	r3, #1
20007174:	1919      	adds	r1, r3, r4
20007176:	4291      	cmp	r1, r2
20007178:	d3f9      	bcc.n	2000716e <memcpy+0x92>
2000717a:	e7bc      	b.n	200070f6 <memcpy+0x1a>
2000717c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007180:	f841 4c40 	str.w	r4, [r1, #-64]
20007184:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20007188:	f841 4c3c 	str.w	r4, [r1, #-60]
2000718c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007190:	f841 4c38 	str.w	r4, [r1, #-56]
20007194:	f853 4c34 	ldr.w	r4, [r3, #-52]
20007198:	f841 4c34 	str.w	r4, [r1, #-52]
2000719c:	f853 4c30 	ldr.w	r4, [r3, #-48]
200071a0:	f841 4c30 	str.w	r4, [r1, #-48]
200071a4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200071a8:	f841 4c2c 	str.w	r4, [r1, #-44]
200071ac:	f853 4c28 	ldr.w	r4, [r3, #-40]
200071b0:	f841 4c28 	str.w	r4, [r1, #-40]
200071b4:	f853 4c24 	ldr.w	r4, [r3, #-36]
200071b8:	f841 4c24 	str.w	r4, [r1, #-36]
200071bc:	f853 4c20 	ldr.w	r4, [r3, #-32]
200071c0:	f841 4c20 	str.w	r4, [r1, #-32]
200071c4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200071c8:	f841 4c1c 	str.w	r4, [r1, #-28]
200071cc:	f853 4c18 	ldr.w	r4, [r3, #-24]
200071d0:	f841 4c18 	str.w	r4, [r1, #-24]
200071d4:	f853 4c14 	ldr.w	r4, [r3, #-20]
200071d8:	f841 4c14 	str.w	r4, [r1, #-20]
200071dc:	f853 4c10 	ldr.w	r4, [r3, #-16]
200071e0:	f841 4c10 	str.w	r4, [r1, #-16]
200071e4:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200071e8:	f841 4c0c 	str.w	r4, [r1, #-12]
200071ec:	f853 4c08 	ldr.w	r4, [r3, #-8]
200071f0:	f841 4c08 	str.w	r4, [r1, #-8]
200071f4:	f853 4c04 	ldr.w	r4, [r3, #-4]
200071f8:	f841 4c04 	str.w	r4, [r1, #-4]
200071fc:	461c      	mov	r4, r3
200071fe:	460d      	mov	r5, r1
20007200:	3340      	adds	r3, #64	; 0x40
20007202:	3140      	adds	r1, #64	; 0x40
20007204:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20007208:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
2000720c:	dcb6      	bgt.n	2000717c <memcpy+0xa0>
2000720e:	4621      	mov	r1, r4
20007210:	462b      	mov	r3, r5
20007212:	1b54      	subs	r4, r2, r5
20007214:	e00f      	b.n	20007236 <memcpy+0x15a>
20007216:	f851 5c10 	ldr.w	r5, [r1, #-16]
2000721a:	f843 5c10 	str.w	r5, [r3, #-16]
2000721e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20007222:	f843 5c0c 	str.w	r5, [r3, #-12]
20007226:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000722a:	f843 5c08 	str.w	r5, [r3, #-8]
2000722e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007232:	f843 5c04 	str.w	r5, [r3, #-4]
20007236:	2c0f      	cmp	r4, #15
20007238:	460d      	mov	r5, r1
2000723a:	469c      	mov	ip, r3
2000723c:	f101 0110 	add.w	r1, r1, #16
20007240:	f103 0310 	add.w	r3, r3, #16
20007244:	f1a4 0410 	sub.w	r4, r4, #16
20007248:	dce5      	bgt.n	20007216 <memcpy+0x13a>
2000724a:	ebcc 0102 	rsb	r1, ip, r2
2000724e:	2300      	movs	r3, #0
20007250:	e003      	b.n	2000725a <memcpy+0x17e>
20007252:	58ec      	ldr	r4, [r5, r3]
20007254:	f84c 4003 	str.w	r4, [ip, r3]
20007258:	3304      	adds	r3, #4
2000725a:	195e      	adds	r6, r3, r5
2000725c:	2903      	cmp	r1, #3
2000725e:	eb03 040c 	add.w	r4, r3, ip
20007262:	f1a1 0104 	sub.w	r1, r1, #4
20007266:	dcf4      	bgt.n	20007252 <memcpy+0x176>
20007268:	e77f      	b.n	2000716a <memcpy+0x8e>
2000726a:	bf00      	nop

2000726c <memmove>:
2000726c:	4288      	cmp	r0, r1
2000726e:	468c      	mov	ip, r1
20007270:	b470      	push	{r4, r5, r6}
20007272:	4605      	mov	r5, r0
20007274:	4614      	mov	r4, r2
20007276:	d90e      	bls.n	20007296 <memmove+0x2a>
20007278:	188b      	adds	r3, r1, r2
2000727a:	4298      	cmp	r0, r3
2000727c:	d20b      	bcs.n	20007296 <memmove+0x2a>
2000727e:	b142      	cbz	r2, 20007292 <memmove+0x26>
20007280:	ebc2 0c03 	rsb	ip, r2, r3
20007284:	4601      	mov	r1, r0
20007286:	1e53      	subs	r3, r2, #1
20007288:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000728c:	54ca      	strb	r2, [r1, r3]
2000728e:	3b01      	subs	r3, #1
20007290:	d2fa      	bcs.n	20007288 <memmove+0x1c>
20007292:	bc70      	pop	{r4, r5, r6}
20007294:	4770      	bx	lr
20007296:	2a0f      	cmp	r2, #15
20007298:	d809      	bhi.n	200072ae <memmove+0x42>
2000729a:	2c00      	cmp	r4, #0
2000729c:	d0f9      	beq.n	20007292 <memmove+0x26>
2000729e:	2300      	movs	r3, #0
200072a0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200072a4:	54ea      	strb	r2, [r5, r3]
200072a6:	3301      	adds	r3, #1
200072a8:	42a3      	cmp	r3, r4
200072aa:	d1f9      	bne.n	200072a0 <memmove+0x34>
200072ac:	e7f1      	b.n	20007292 <memmove+0x26>
200072ae:	ea41 0300 	orr.w	r3, r1, r0
200072b2:	f013 0f03 	tst.w	r3, #3
200072b6:	d1f0      	bne.n	2000729a <memmove+0x2e>
200072b8:	4694      	mov	ip, r2
200072ba:	460c      	mov	r4, r1
200072bc:	4603      	mov	r3, r0
200072be:	6825      	ldr	r5, [r4, #0]
200072c0:	f1ac 0c10 	sub.w	ip, ip, #16
200072c4:	601d      	str	r5, [r3, #0]
200072c6:	6865      	ldr	r5, [r4, #4]
200072c8:	605d      	str	r5, [r3, #4]
200072ca:	68a5      	ldr	r5, [r4, #8]
200072cc:	609d      	str	r5, [r3, #8]
200072ce:	68e5      	ldr	r5, [r4, #12]
200072d0:	3410      	adds	r4, #16
200072d2:	60dd      	str	r5, [r3, #12]
200072d4:	3310      	adds	r3, #16
200072d6:	f1bc 0f0f 	cmp.w	ip, #15
200072da:	d8f0      	bhi.n	200072be <memmove+0x52>
200072dc:	3a10      	subs	r2, #16
200072de:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200072e2:	f10c 0501 	add.w	r5, ip, #1
200072e6:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200072ea:	012d      	lsls	r5, r5, #4
200072ec:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200072f0:	eb01 0c05 	add.w	ip, r1, r5
200072f4:	1945      	adds	r5, r0, r5
200072f6:	2e03      	cmp	r6, #3
200072f8:	4634      	mov	r4, r6
200072fa:	d9ce      	bls.n	2000729a <memmove+0x2e>
200072fc:	2300      	movs	r3, #0
200072fe:	f85c 2003 	ldr.w	r2, [ip, r3]
20007302:	50ea      	str	r2, [r5, r3]
20007304:	3304      	adds	r3, #4
20007306:	1af2      	subs	r2, r6, r3
20007308:	2a03      	cmp	r2, #3
2000730a:	d8f8      	bhi.n	200072fe <memmove+0x92>
2000730c:	3e04      	subs	r6, #4
2000730e:	08b3      	lsrs	r3, r6, #2
20007310:	1c5a      	adds	r2, r3, #1
20007312:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007316:	0092      	lsls	r2, r2, #2
20007318:	4494      	add	ip, r2
2000731a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000731e:	18ad      	adds	r5, r5, r2
20007320:	e7bb      	b.n	2000729a <memmove+0x2e>
20007322:	bf00      	nop

20007324 <__malloc_lock>:
20007324:	4770      	bx	lr
20007326:	bf00      	nop

20007328 <__malloc_unlock>:
20007328:	4770      	bx	lr
2000732a:	bf00      	nop

2000732c <__hi0bits>:
2000732c:	0c02      	lsrs	r2, r0, #16
2000732e:	4603      	mov	r3, r0
20007330:	0412      	lsls	r2, r2, #16
20007332:	b1b2      	cbz	r2, 20007362 <__hi0bits+0x36>
20007334:	2000      	movs	r0, #0
20007336:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000733a:	d101      	bne.n	20007340 <__hi0bits+0x14>
2000733c:	3008      	adds	r0, #8
2000733e:	021b      	lsls	r3, r3, #8
20007340:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007344:	d101      	bne.n	2000734a <__hi0bits+0x1e>
20007346:	3004      	adds	r0, #4
20007348:	011b      	lsls	r3, r3, #4
2000734a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000734e:	d101      	bne.n	20007354 <__hi0bits+0x28>
20007350:	3002      	adds	r0, #2
20007352:	009b      	lsls	r3, r3, #2
20007354:	2b00      	cmp	r3, #0
20007356:	db03      	blt.n	20007360 <__hi0bits+0x34>
20007358:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
2000735c:	d004      	beq.n	20007368 <__hi0bits+0x3c>
2000735e:	3001      	adds	r0, #1
20007360:	4770      	bx	lr
20007362:	0403      	lsls	r3, r0, #16
20007364:	2010      	movs	r0, #16
20007366:	e7e6      	b.n	20007336 <__hi0bits+0xa>
20007368:	2020      	movs	r0, #32
2000736a:	4770      	bx	lr

2000736c <__lo0bits>:
2000736c:	6803      	ldr	r3, [r0, #0]
2000736e:	4602      	mov	r2, r0
20007370:	f013 0007 	ands.w	r0, r3, #7
20007374:	d009      	beq.n	2000738a <__lo0bits+0x1e>
20007376:	f013 0f01 	tst.w	r3, #1
2000737a:	d121      	bne.n	200073c0 <__lo0bits+0x54>
2000737c:	f013 0f02 	tst.w	r3, #2
20007380:	d122      	bne.n	200073c8 <__lo0bits+0x5c>
20007382:	089b      	lsrs	r3, r3, #2
20007384:	2002      	movs	r0, #2
20007386:	6013      	str	r3, [r2, #0]
20007388:	4770      	bx	lr
2000738a:	b299      	uxth	r1, r3
2000738c:	b909      	cbnz	r1, 20007392 <__lo0bits+0x26>
2000738e:	0c1b      	lsrs	r3, r3, #16
20007390:	2010      	movs	r0, #16
20007392:	f013 0fff 	tst.w	r3, #255	; 0xff
20007396:	d101      	bne.n	2000739c <__lo0bits+0x30>
20007398:	3008      	adds	r0, #8
2000739a:	0a1b      	lsrs	r3, r3, #8
2000739c:	f013 0f0f 	tst.w	r3, #15
200073a0:	d101      	bne.n	200073a6 <__lo0bits+0x3a>
200073a2:	3004      	adds	r0, #4
200073a4:	091b      	lsrs	r3, r3, #4
200073a6:	f013 0f03 	tst.w	r3, #3
200073aa:	d101      	bne.n	200073b0 <__lo0bits+0x44>
200073ac:	3002      	adds	r0, #2
200073ae:	089b      	lsrs	r3, r3, #2
200073b0:	f013 0f01 	tst.w	r3, #1
200073b4:	d102      	bne.n	200073bc <__lo0bits+0x50>
200073b6:	085b      	lsrs	r3, r3, #1
200073b8:	d004      	beq.n	200073c4 <__lo0bits+0x58>
200073ba:	3001      	adds	r0, #1
200073bc:	6013      	str	r3, [r2, #0]
200073be:	4770      	bx	lr
200073c0:	2000      	movs	r0, #0
200073c2:	4770      	bx	lr
200073c4:	2020      	movs	r0, #32
200073c6:	4770      	bx	lr
200073c8:	085b      	lsrs	r3, r3, #1
200073ca:	2001      	movs	r0, #1
200073cc:	6013      	str	r3, [r2, #0]
200073ce:	4770      	bx	lr

200073d0 <__mcmp>:
200073d0:	4603      	mov	r3, r0
200073d2:	690a      	ldr	r2, [r1, #16]
200073d4:	6900      	ldr	r0, [r0, #16]
200073d6:	b410      	push	{r4}
200073d8:	1a80      	subs	r0, r0, r2
200073da:	d111      	bne.n	20007400 <__mcmp+0x30>
200073dc:	3204      	adds	r2, #4
200073de:	f103 0c14 	add.w	ip, r3, #20
200073e2:	0092      	lsls	r2, r2, #2
200073e4:	189b      	adds	r3, r3, r2
200073e6:	1889      	adds	r1, r1, r2
200073e8:	3104      	adds	r1, #4
200073ea:	3304      	adds	r3, #4
200073ec:	f853 4c04 	ldr.w	r4, [r3, #-4]
200073f0:	3b04      	subs	r3, #4
200073f2:	f851 2c04 	ldr.w	r2, [r1, #-4]
200073f6:	3904      	subs	r1, #4
200073f8:	4294      	cmp	r4, r2
200073fa:	d103      	bne.n	20007404 <__mcmp+0x34>
200073fc:	459c      	cmp	ip, r3
200073fe:	d3f5      	bcc.n	200073ec <__mcmp+0x1c>
20007400:	bc10      	pop	{r4}
20007402:	4770      	bx	lr
20007404:	bf38      	it	cc
20007406:	f04f 30ff 	movcc.w	r0, #4294967295
2000740a:	d3f9      	bcc.n	20007400 <__mcmp+0x30>
2000740c:	2001      	movs	r0, #1
2000740e:	e7f7      	b.n	20007400 <__mcmp+0x30>

20007410 <__ulp>:
20007410:	f240 0300 	movw	r3, #0
20007414:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007418:	ea01 0303 	and.w	r3, r1, r3
2000741c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007420:	2b00      	cmp	r3, #0
20007422:	dd02      	ble.n	2000742a <__ulp+0x1a>
20007424:	4619      	mov	r1, r3
20007426:	2000      	movs	r0, #0
20007428:	4770      	bx	lr
2000742a:	425b      	negs	r3, r3
2000742c:	151b      	asrs	r3, r3, #20
2000742e:	2b13      	cmp	r3, #19
20007430:	dd0e      	ble.n	20007450 <__ulp+0x40>
20007432:	3b14      	subs	r3, #20
20007434:	2b1e      	cmp	r3, #30
20007436:	dd03      	ble.n	20007440 <__ulp+0x30>
20007438:	2301      	movs	r3, #1
2000743a:	2100      	movs	r1, #0
2000743c:	4618      	mov	r0, r3
2000743e:	4770      	bx	lr
20007440:	2201      	movs	r2, #1
20007442:	f1c3 031f 	rsb	r3, r3, #31
20007446:	2100      	movs	r1, #0
20007448:	fa12 f303 	lsls.w	r3, r2, r3
2000744c:	4618      	mov	r0, r3
2000744e:	4770      	bx	lr
20007450:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007454:	2000      	movs	r0, #0
20007456:	fa52 f103 	asrs.w	r1, r2, r3
2000745a:	4770      	bx	lr

2000745c <__b2d>:
2000745c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007460:	6904      	ldr	r4, [r0, #16]
20007462:	f100 0614 	add.w	r6, r0, #20
20007466:	460f      	mov	r7, r1
20007468:	3404      	adds	r4, #4
2000746a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000746e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007472:	46a0      	mov	r8, r4
20007474:	4628      	mov	r0, r5
20007476:	f7ff ff59 	bl	2000732c <__hi0bits>
2000747a:	280a      	cmp	r0, #10
2000747c:	f1c0 0320 	rsb	r3, r0, #32
20007480:	603b      	str	r3, [r7, #0]
20007482:	dc14      	bgt.n	200074ae <__b2d+0x52>
20007484:	42a6      	cmp	r6, r4
20007486:	f1c0 030b 	rsb	r3, r0, #11
2000748a:	d237      	bcs.n	200074fc <__b2d+0xa0>
2000748c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007490:	40d9      	lsrs	r1, r3
20007492:	fa25 fc03 	lsr.w	ip, r5, r3
20007496:	3015      	adds	r0, #21
20007498:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000749c:	4085      	lsls	r5, r0
2000749e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200074a2:	ea41 0205 	orr.w	r2, r1, r5
200074a6:	4610      	mov	r0, r2
200074a8:	4619      	mov	r1, r3
200074aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200074ae:	42a6      	cmp	r6, r4
200074b0:	d320      	bcc.n	200074f4 <__b2d+0x98>
200074b2:	2100      	movs	r1, #0
200074b4:	380b      	subs	r0, #11
200074b6:	bf02      	ittt	eq
200074b8:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200074bc:	460a      	moveq	r2, r1
200074be:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200074c2:	d0f0      	beq.n	200074a6 <__b2d+0x4a>
200074c4:	42b4      	cmp	r4, r6
200074c6:	f1c0 0320 	rsb	r3, r0, #32
200074ca:	d919      	bls.n	20007500 <__b2d+0xa4>
200074cc:	f854 4c04 	ldr.w	r4, [r4, #-4]
200074d0:	40dc      	lsrs	r4, r3
200074d2:	4085      	lsls	r5, r0
200074d4:	fa21 fc03 	lsr.w	ip, r1, r3
200074d8:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200074dc:	fa11 f000 	lsls.w	r0, r1, r0
200074e0:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200074e4:	ea44 0200 	orr.w	r2, r4, r0
200074e8:	ea45 030c 	orr.w	r3, r5, ip
200074ec:	4610      	mov	r0, r2
200074ee:	4619      	mov	r1, r3
200074f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200074f4:	f854 1c04 	ldr.w	r1, [r4, #-4]
200074f8:	3c04      	subs	r4, #4
200074fa:	e7db      	b.n	200074b4 <__b2d+0x58>
200074fc:	2100      	movs	r1, #0
200074fe:	e7c8      	b.n	20007492 <__b2d+0x36>
20007500:	2400      	movs	r4, #0
20007502:	e7e6      	b.n	200074d2 <__b2d+0x76>

20007504 <__ratio>:
20007504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007508:	b083      	sub	sp, #12
2000750a:	460e      	mov	r6, r1
2000750c:	a901      	add	r1, sp, #4
2000750e:	4607      	mov	r7, r0
20007510:	f7ff ffa4 	bl	2000745c <__b2d>
20007514:	460d      	mov	r5, r1
20007516:	4604      	mov	r4, r0
20007518:	4669      	mov	r1, sp
2000751a:	4630      	mov	r0, r6
2000751c:	f7ff ff9e 	bl	2000745c <__b2d>
20007520:	f8dd c004 	ldr.w	ip, [sp, #4]
20007524:	46a9      	mov	r9, r5
20007526:	46a0      	mov	r8, r4
20007528:	460b      	mov	r3, r1
2000752a:	4602      	mov	r2, r0
2000752c:	6931      	ldr	r1, [r6, #16]
2000752e:	4616      	mov	r6, r2
20007530:	6938      	ldr	r0, [r7, #16]
20007532:	461f      	mov	r7, r3
20007534:	1a40      	subs	r0, r0, r1
20007536:	9900      	ldr	r1, [sp, #0]
20007538:	ebc1 010c 	rsb	r1, r1, ip
2000753c:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007540:	2900      	cmp	r1, #0
20007542:	bfc9      	itett	gt
20007544:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007548:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
2000754c:	4624      	movgt	r4, r4
2000754e:	464d      	movgt	r5, r9
20007550:	bfdc      	itt	le
20007552:	4612      	movle	r2, r2
20007554:	463b      	movle	r3, r7
20007556:	4620      	mov	r0, r4
20007558:	4629      	mov	r1, r5
2000755a:	f001 fc25 	bl	20008da8 <__aeabi_ddiv>
2000755e:	b003      	add	sp, #12
20007560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007564 <_mprec_log10>:
20007564:	2817      	cmp	r0, #23
20007566:	b510      	push	{r4, lr}
20007568:	4604      	mov	r4, r0
2000756a:	dd0e      	ble.n	2000758a <_mprec_log10+0x26>
2000756c:	f240 0100 	movw	r1, #0
20007570:	2000      	movs	r0, #0
20007572:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007576:	f240 0300 	movw	r3, #0
2000757a:	2200      	movs	r2, #0
2000757c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007580:	f001 fae8 	bl	20008b54 <__aeabi_dmul>
20007584:	3c01      	subs	r4, #1
20007586:	d1f6      	bne.n	20007576 <_mprec_log10+0x12>
20007588:	bd10      	pop	{r4, pc}
2000758a:	f649 1378 	movw	r3, #39288	; 0x9978
2000758e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007592:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007596:	e9d3 0100 	ldrd	r0, r1, [r3]
2000759a:	bd10      	pop	{r4, pc}

2000759c <__copybits>:
2000759c:	6913      	ldr	r3, [r2, #16]
2000759e:	3901      	subs	r1, #1
200075a0:	f102 0c14 	add.w	ip, r2, #20
200075a4:	b410      	push	{r4}
200075a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200075aa:	114c      	asrs	r4, r1, #5
200075ac:	3214      	adds	r2, #20
200075ae:	3401      	adds	r4, #1
200075b0:	4594      	cmp	ip, r2
200075b2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200075b6:	d20f      	bcs.n	200075d8 <__copybits+0x3c>
200075b8:	2300      	movs	r3, #0
200075ba:	f85c 1003 	ldr.w	r1, [ip, r3]
200075be:	50c1      	str	r1, [r0, r3]
200075c0:	3304      	adds	r3, #4
200075c2:	eb03 010c 	add.w	r1, r3, ip
200075c6:	428a      	cmp	r2, r1
200075c8:	d8f7      	bhi.n	200075ba <__copybits+0x1e>
200075ca:	ea6f 0c0c 	mvn.w	ip, ip
200075ce:	4462      	add	r2, ip
200075d0:	f022 0203 	bic.w	r2, r2, #3
200075d4:	3204      	adds	r2, #4
200075d6:	1880      	adds	r0, r0, r2
200075d8:	4284      	cmp	r4, r0
200075da:	d904      	bls.n	200075e6 <__copybits+0x4a>
200075dc:	2300      	movs	r3, #0
200075de:	f840 3b04 	str.w	r3, [r0], #4
200075e2:	4284      	cmp	r4, r0
200075e4:	d8fb      	bhi.n	200075de <__copybits+0x42>
200075e6:	bc10      	pop	{r4}
200075e8:	4770      	bx	lr
200075ea:	bf00      	nop

200075ec <__any_on>:
200075ec:	6902      	ldr	r2, [r0, #16]
200075ee:	114b      	asrs	r3, r1, #5
200075f0:	429a      	cmp	r2, r3
200075f2:	db10      	blt.n	20007616 <__any_on+0x2a>
200075f4:	dd0e      	ble.n	20007614 <__any_on+0x28>
200075f6:	f011 011f 	ands.w	r1, r1, #31
200075fa:	d00b      	beq.n	20007614 <__any_on+0x28>
200075fc:	461a      	mov	r2, r3
200075fe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007602:	695b      	ldr	r3, [r3, #20]
20007604:	fa23 fc01 	lsr.w	ip, r3, r1
20007608:	fa0c f101 	lsl.w	r1, ip, r1
2000760c:	4299      	cmp	r1, r3
2000760e:	d002      	beq.n	20007616 <__any_on+0x2a>
20007610:	2001      	movs	r0, #1
20007612:	4770      	bx	lr
20007614:	461a      	mov	r2, r3
20007616:	3204      	adds	r2, #4
20007618:	f100 0114 	add.w	r1, r0, #20
2000761c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007620:	f103 0c04 	add.w	ip, r3, #4
20007624:	4561      	cmp	r1, ip
20007626:	d20b      	bcs.n	20007640 <__any_on+0x54>
20007628:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
2000762c:	2a00      	cmp	r2, #0
2000762e:	d1ef      	bne.n	20007610 <__any_on+0x24>
20007630:	4299      	cmp	r1, r3
20007632:	d205      	bcs.n	20007640 <__any_on+0x54>
20007634:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007638:	2a00      	cmp	r2, #0
2000763a:	d1e9      	bne.n	20007610 <__any_on+0x24>
2000763c:	4299      	cmp	r1, r3
2000763e:	d3f9      	bcc.n	20007634 <__any_on+0x48>
20007640:	2000      	movs	r0, #0
20007642:	4770      	bx	lr

20007644 <_Bfree>:
20007644:	b530      	push	{r4, r5, lr}
20007646:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007648:	b083      	sub	sp, #12
2000764a:	4604      	mov	r4, r0
2000764c:	b155      	cbz	r5, 20007664 <_Bfree+0x20>
2000764e:	b139      	cbz	r1, 20007660 <_Bfree+0x1c>
20007650:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007652:	684a      	ldr	r2, [r1, #4]
20007654:	68db      	ldr	r3, [r3, #12]
20007656:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000765a:	6008      	str	r0, [r1, #0]
2000765c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007660:	b003      	add	sp, #12
20007662:	bd30      	pop	{r4, r5, pc}
20007664:	2010      	movs	r0, #16
20007666:	9101      	str	r1, [sp, #4]
20007668:	f7ff fa24 	bl	20006ab4 <malloc>
2000766c:	9901      	ldr	r1, [sp, #4]
2000766e:	6260      	str	r0, [r4, #36]	; 0x24
20007670:	60c5      	str	r5, [r0, #12]
20007672:	6045      	str	r5, [r0, #4]
20007674:	6085      	str	r5, [r0, #8]
20007676:	6005      	str	r5, [r0, #0]
20007678:	e7e9      	b.n	2000764e <_Bfree+0xa>
2000767a:	bf00      	nop

2000767c <_Balloc>:
2000767c:	b570      	push	{r4, r5, r6, lr}
2000767e:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007680:	4606      	mov	r6, r0
20007682:	460d      	mov	r5, r1
20007684:	b164      	cbz	r4, 200076a0 <_Balloc+0x24>
20007686:	68e2      	ldr	r2, [r4, #12]
20007688:	b1a2      	cbz	r2, 200076b4 <_Balloc+0x38>
2000768a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000768e:	b1eb      	cbz	r3, 200076cc <_Balloc+0x50>
20007690:	6819      	ldr	r1, [r3, #0]
20007692:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007696:	2200      	movs	r2, #0
20007698:	60da      	str	r2, [r3, #12]
2000769a:	611a      	str	r2, [r3, #16]
2000769c:	4618      	mov	r0, r3
2000769e:	bd70      	pop	{r4, r5, r6, pc}
200076a0:	2010      	movs	r0, #16
200076a2:	f7ff fa07 	bl	20006ab4 <malloc>
200076a6:	2300      	movs	r3, #0
200076a8:	4604      	mov	r4, r0
200076aa:	6270      	str	r0, [r6, #36]	; 0x24
200076ac:	60c3      	str	r3, [r0, #12]
200076ae:	6043      	str	r3, [r0, #4]
200076b0:	6083      	str	r3, [r0, #8]
200076b2:	6003      	str	r3, [r0, #0]
200076b4:	2210      	movs	r2, #16
200076b6:	4630      	mov	r0, r6
200076b8:	2104      	movs	r1, #4
200076ba:	f000 fe57 	bl	2000836c <_calloc_r>
200076be:	6a73      	ldr	r3, [r6, #36]	; 0x24
200076c0:	60e0      	str	r0, [r4, #12]
200076c2:	68da      	ldr	r2, [r3, #12]
200076c4:	2a00      	cmp	r2, #0
200076c6:	d1e0      	bne.n	2000768a <_Balloc+0xe>
200076c8:	4613      	mov	r3, r2
200076ca:	e7e7      	b.n	2000769c <_Balloc+0x20>
200076cc:	2401      	movs	r4, #1
200076ce:	4630      	mov	r0, r6
200076d0:	4621      	mov	r1, r4
200076d2:	40ac      	lsls	r4, r5
200076d4:	1d62      	adds	r2, r4, #5
200076d6:	0092      	lsls	r2, r2, #2
200076d8:	f000 fe48 	bl	2000836c <_calloc_r>
200076dc:	4603      	mov	r3, r0
200076de:	2800      	cmp	r0, #0
200076e0:	d0dc      	beq.n	2000769c <_Balloc+0x20>
200076e2:	6045      	str	r5, [r0, #4]
200076e4:	6084      	str	r4, [r0, #8]
200076e6:	e7d6      	b.n	20007696 <_Balloc+0x1a>

200076e8 <__d2b>:
200076e8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200076ec:	b083      	sub	sp, #12
200076ee:	2101      	movs	r1, #1
200076f0:	461d      	mov	r5, r3
200076f2:	4614      	mov	r4, r2
200076f4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200076f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200076f8:	f7ff ffc0 	bl	2000767c <_Balloc>
200076fc:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007700:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007704:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007708:	4615      	mov	r5, r2
2000770a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000770e:	9300      	str	r3, [sp, #0]
20007710:	bf1c      	itt	ne
20007712:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007716:	9300      	strne	r3, [sp, #0]
20007718:	4680      	mov	r8, r0
2000771a:	2c00      	cmp	r4, #0
2000771c:	d023      	beq.n	20007766 <__d2b+0x7e>
2000771e:	a802      	add	r0, sp, #8
20007720:	f840 4d04 	str.w	r4, [r0, #-4]!
20007724:	f7ff fe22 	bl	2000736c <__lo0bits>
20007728:	4603      	mov	r3, r0
2000772a:	2800      	cmp	r0, #0
2000772c:	d137      	bne.n	2000779e <__d2b+0xb6>
2000772e:	9901      	ldr	r1, [sp, #4]
20007730:	9a00      	ldr	r2, [sp, #0]
20007732:	f8c8 1014 	str.w	r1, [r8, #20]
20007736:	2a00      	cmp	r2, #0
20007738:	bf14      	ite	ne
2000773a:	2402      	movne	r4, #2
2000773c:	2401      	moveq	r4, #1
2000773e:	f8c8 2018 	str.w	r2, [r8, #24]
20007742:	f8c8 4010 	str.w	r4, [r8, #16]
20007746:	f1ba 0f00 	cmp.w	sl, #0
2000774a:	d01b      	beq.n	20007784 <__d2b+0x9c>
2000774c:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007750:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007754:	f1aa 0a03 	sub.w	sl, sl, #3
20007758:	4453      	add	r3, sl
2000775a:	603b      	str	r3, [r7, #0]
2000775c:	6032      	str	r2, [r6, #0]
2000775e:	4640      	mov	r0, r8
20007760:	b003      	add	sp, #12
20007762:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007766:	4668      	mov	r0, sp
20007768:	f7ff fe00 	bl	2000736c <__lo0bits>
2000776c:	2301      	movs	r3, #1
2000776e:	461c      	mov	r4, r3
20007770:	f8c8 3010 	str.w	r3, [r8, #16]
20007774:	9b00      	ldr	r3, [sp, #0]
20007776:	f8c8 3014 	str.w	r3, [r8, #20]
2000777a:	f100 0320 	add.w	r3, r0, #32
2000777e:	f1ba 0f00 	cmp.w	sl, #0
20007782:	d1e3      	bne.n	2000774c <__d2b+0x64>
20007784:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007788:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000778c:	3b02      	subs	r3, #2
2000778e:	603b      	str	r3, [r7, #0]
20007790:	6910      	ldr	r0, [r2, #16]
20007792:	f7ff fdcb 	bl	2000732c <__hi0bits>
20007796:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000779a:	6030      	str	r0, [r6, #0]
2000779c:	e7df      	b.n	2000775e <__d2b+0x76>
2000779e:	9a00      	ldr	r2, [sp, #0]
200077a0:	f1c0 0120 	rsb	r1, r0, #32
200077a4:	fa12 f101 	lsls.w	r1, r2, r1
200077a8:	40c2      	lsrs	r2, r0
200077aa:	9801      	ldr	r0, [sp, #4]
200077ac:	4301      	orrs	r1, r0
200077ae:	f8c8 1014 	str.w	r1, [r8, #20]
200077b2:	9200      	str	r2, [sp, #0]
200077b4:	e7bf      	b.n	20007736 <__d2b+0x4e>
200077b6:	bf00      	nop

200077b8 <__mdiff>:
200077b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200077bc:	6913      	ldr	r3, [r2, #16]
200077be:	690f      	ldr	r7, [r1, #16]
200077c0:	460c      	mov	r4, r1
200077c2:	4615      	mov	r5, r2
200077c4:	1aff      	subs	r7, r7, r3
200077c6:	2f00      	cmp	r7, #0
200077c8:	d04f      	beq.n	2000786a <__mdiff+0xb2>
200077ca:	db6a      	blt.n	200078a2 <__mdiff+0xea>
200077cc:	2700      	movs	r7, #0
200077ce:	f101 0614 	add.w	r6, r1, #20
200077d2:	6861      	ldr	r1, [r4, #4]
200077d4:	f7ff ff52 	bl	2000767c <_Balloc>
200077d8:	f8d5 8010 	ldr.w	r8, [r5, #16]
200077dc:	f8d4 c010 	ldr.w	ip, [r4, #16]
200077e0:	f105 0114 	add.w	r1, r5, #20
200077e4:	2200      	movs	r2, #0
200077e6:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200077ea:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200077ee:	f105 0814 	add.w	r8, r5, #20
200077f2:	3414      	adds	r4, #20
200077f4:	f100 0314 	add.w	r3, r0, #20
200077f8:	60c7      	str	r7, [r0, #12]
200077fa:	f851 7b04 	ldr.w	r7, [r1], #4
200077fe:	f856 5b04 	ldr.w	r5, [r6], #4
20007802:	46bb      	mov	fp, r7
20007804:	fa1f fa87 	uxth.w	sl, r7
20007808:	0c3f      	lsrs	r7, r7, #16
2000780a:	fa1f f985 	uxth.w	r9, r5
2000780e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20007812:	ebca 0a09 	rsb	sl, sl, r9
20007816:	4452      	add	r2, sl
20007818:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000781c:	b292      	uxth	r2, r2
2000781e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007822:	f843 2b04 	str.w	r2, [r3], #4
20007826:	143a      	asrs	r2, r7, #16
20007828:	4588      	cmp	r8, r1
2000782a:	d8e6      	bhi.n	200077fa <__mdiff+0x42>
2000782c:	42a6      	cmp	r6, r4
2000782e:	d20e      	bcs.n	2000784e <__mdiff+0x96>
20007830:	f856 1b04 	ldr.w	r1, [r6], #4
20007834:	b28d      	uxth	r5, r1
20007836:	0c09      	lsrs	r1, r1, #16
20007838:	1952      	adds	r2, r2, r5
2000783a:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000783e:	b292      	uxth	r2, r2
20007840:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007844:	f843 2b04 	str.w	r2, [r3], #4
20007848:	140a      	asrs	r2, r1, #16
2000784a:	42b4      	cmp	r4, r6
2000784c:	d8f0      	bhi.n	20007830 <__mdiff+0x78>
2000784e:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007852:	b932      	cbnz	r2, 20007862 <__mdiff+0xaa>
20007854:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007858:	f10c 3cff 	add.w	ip, ip, #4294967295
2000785c:	3b04      	subs	r3, #4
2000785e:	2a00      	cmp	r2, #0
20007860:	d0f8      	beq.n	20007854 <__mdiff+0x9c>
20007862:	f8c0 c010 	str.w	ip, [r0, #16]
20007866:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000786a:	3304      	adds	r3, #4
2000786c:	f101 0614 	add.w	r6, r1, #20
20007870:	009b      	lsls	r3, r3, #2
20007872:	18d2      	adds	r2, r2, r3
20007874:	18cb      	adds	r3, r1, r3
20007876:	3304      	adds	r3, #4
20007878:	3204      	adds	r2, #4
2000787a:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000787e:	3b04      	subs	r3, #4
20007880:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007884:	3a04      	subs	r2, #4
20007886:	458c      	cmp	ip, r1
20007888:	d10a      	bne.n	200078a0 <__mdiff+0xe8>
2000788a:	429e      	cmp	r6, r3
2000788c:	d3f5      	bcc.n	2000787a <__mdiff+0xc2>
2000788e:	2100      	movs	r1, #0
20007890:	f7ff fef4 	bl	2000767c <_Balloc>
20007894:	2301      	movs	r3, #1
20007896:	6103      	str	r3, [r0, #16]
20007898:	2300      	movs	r3, #0
2000789a:	6143      	str	r3, [r0, #20]
2000789c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200078a0:	d297      	bcs.n	200077d2 <__mdiff+0x1a>
200078a2:	4623      	mov	r3, r4
200078a4:	462c      	mov	r4, r5
200078a6:	2701      	movs	r7, #1
200078a8:	461d      	mov	r5, r3
200078aa:	f104 0614 	add.w	r6, r4, #20
200078ae:	e790      	b.n	200077d2 <__mdiff+0x1a>

200078b0 <__lshift>:
200078b0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200078b4:	690d      	ldr	r5, [r1, #16]
200078b6:	688b      	ldr	r3, [r1, #8]
200078b8:	1156      	asrs	r6, r2, #5
200078ba:	3501      	adds	r5, #1
200078bc:	460c      	mov	r4, r1
200078be:	19ad      	adds	r5, r5, r6
200078c0:	4690      	mov	r8, r2
200078c2:	429d      	cmp	r5, r3
200078c4:	4682      	mov	sl, r0
200078c6:	6849      	ldr	r1, [r1, #4]
200078c8:	dd03      	ble.n	200078d2 <__lshift+0x22>
200078ca:	005b      	lsls	r3, r3, #1
200078cc:	3101      	adds	r1, #1
200078ce:	429d      	cmp	r5, r3
200078d0:	dcfb      	bgt.n	200078ca <__lshift+0x1a>
200078d2:	4650      	mov	r0, sl
200078d4:	f7ff fed2 	bl	2000767c <_Balloc>
200078d8:	2e00      	cmp	r6, #0
200078da:	4607      	mov	r7, r0
200078dc:	f100 0214 	add.w	r2, r0, #20
200078e0:	dd0a      	ble.n	200078f8 <__lshift+0x48>
200078e2:	2300      	movs	r3, #0
200078e4:	4619      	mov	r1, r3
200078e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200078ea:	3301      	adds	r3, #1
200078ec:	42b3      	cmp	r3, r6
200078ee:	d1fa      	bne.n	200078e6 <__lshift+0x36>
200078f0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200078f4:	f103 0214 	add.w	r2, r3, #20
200078f8:	6920      	ldr	r0, [r4, #16]
200078fa:	f104 0314 	add.w	r3, r4, #20
200078fe:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007902:	3014      	adds	r0, #20
20007904:	f018 081f 	ands.w	r8, r8, #31
20007908:	d01b      	beq.n	20007942 <__lshift+0x92>
2000790a:	f1c8 0e20 	rsb	lr, r8, #32
2000790e:	2100      	movs	r1, #0
20007910:	681e      	ldr	r6, [r3, #0]
20007912:	fa06 fc08 	lsl.w	ip, r6, r8
20007916:	ea41 010c 	orr.w	r1, r1, ip
2000791a:	f842 1b04 	str.w	r1, [r2], #4
2000791e:	f853 1b04 	ldr.w	r1, [r3], #4
20007922:	4298      	cmp	r0, r3
20007924:	fa21 f10e 	lsr.w	r1, r1, lr
20007928:	d8f2      	bhi.n	20007910 <__lshift+0x60>
2000792a:	6011      	str	r1, [r2, #0]
2000792c:	b101      	cbz	r1, 20007930 <__lshift+0x80>
2000792e:	3501      	adds	r5, #1
20007930:	4650      	mov	r0, sl
20007932:	3d01      	subs	r5, #1
20007934:	4621      	mov	r1, r4
20007936:	613d      	str	r5, [r7, #16]
20007938:	f7ff fe84 	bl	20007644 <_Bfree>
2000793c:	4638      	mov	r0, r7
2000793e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007942:	f853 1008 	ldr.w	r1, [r3, r8]
20007946:	f842 1008 	str.w	r1, [r2, r8]
2000794a:	f108 0804 	add.w	r8, r8, #4
2000794e:	eb08 0103 	add.w	r1, r8, r3
20007952:	4288      	cmp	r0, r1
20007954:	d9ec      	bls.n	20007930 <__lshift+0x80>
20007956:	f853 1008 	ldr.w	r1, [r3, r8]
2000795a:	f842 1008 	str.w	r1, [r2, r8]
2000795e:	f108 0804 	add.w	r8, r8, #4
20007962:	eb08 0103 	add.w	r1, r8, r3
20007966:	4288      	cmp	r0, r1
20007968:	d8eb      	bhi.n	20007942 <__lshift+0x92>
2000796a:	e7e1      	b.n	20007930 <__lshift+0x80>

2000796c <__multiply>:
2000796c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007970:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007974:	6917      	ldr	r7, [r2, #16]
20007976:	460d      	mov	r5, r1
20007978:	4616      	mov	r6, r2
2000797a:	b087      	sub	sp, #28
2000797c:	45b8      	cmp	r8, r7
2000797e:	bfb5      	itete	lt
20007980:	4615      	movlt	r5, r2
20007982:	463b      	movge	r3, r7
20007984:	460b      	movlt	r3, r1
20007986:	4647      	movge	r7, r8
20007988:	bfb4      	ite	lt
2000798a:	461e      	movlt	r6, r3
2000798c:	4698      	movge	r8, r3
2000798e:	68ab      	ldr	r3, [r5, #8]
20007990:	eb08 0407 	add.w	r4, r8, r7
20007994:	6869      	ldr	r1, [r5, #4]
20007996:	429c      	cmp	r4, r3
20007998:	bfc8      	it	gt
2000799a:	3101      	addgt	r1, #1
2000799c:	f7ff fe6e 	bl	2000767c <_Balloc>
200079a0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200079a4:	f100 0b14 	add.w	fp, r0, #20
200079a8:	3314      	adds	r3, #20
200079aa:	9003      	str	r0, [sp, #12]
200079ac:	459b      	cmp	fp, r3
200079ae:	9304      	str	r3, [sp, #16]
200079b0:	d206      	bcs.n	200079c0 <__multiply+0x54>
200079b2:	9904      	ldr	r1, [sp, #16]
200079b4:	465b      	mov	r3, fp
200079b6:	2200      	movs	r2, #0
200079b8:	f843 2b04 	str.w	r2, [r3], #4
200079bc:	4299      	cmp	r1, r3
200079be:	d8fb      	bhi.n	200079b8 <__multiply+0x4c>
200079c0:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200079c4:	f106 0914 	add.w	r9, r6, #20
200079c8:	f108 0814 	add.w	r8, r8, #20
200079cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200079d0:	3514      	adds	r5, #20
200079d2:	45c1      	cmp	r9, r8
200079d4:	f8cd 8004 	str.w	r8, [sp, #4]
200079d8:	f10c 0c14 	add.w	ip, ip, #20
200079dc:	9502      	str	r5, [sp, #8]
200079de:	d24b      	bcs.n	20007a78 <__multiply+0x10c>
200079e0:	f04f 0a00 	mov.w	sl, #0
200079e4:	9405      	str	r4, [sp, #20]
200079e6:	f859 400a 	ldr.w	r4, [r9, sl]
200079ea:	eb0a 080b 	add.w	r8, sl, fp
200079ee:	b2a0      	uxth	r0, r4
200079f0:	b1d8      	cbz	r0, 20007a2a <__multiply+0xbe>
200079f2:	9a02      	ldr	r2, [sp, #8]
200079f4:	4643      	mov	r3, r8
200079f6:	2400      	movs	r4, #0
200079f8:	f852 5b04 	ldr.w	r5, [r2], #4
200079fc:	6819      	ldr	r1, [r3, #0]
200079fe:	b2af      	uxth	r7, r5
20007a00:	0c2d      	lsrs	r5, r5, #16
20007a02:	b28e      	uxth	r6, r1
20007a04:	0c09      	lsrs	r1, r1, #16
20007a06:	fb00 6607 	mla	r6, r0, r7, r6
20007a0a:	fb00 1105 	mla	r1, r0, r5, r1
20007a0e:	1936      	adds	r6, r6, r4
20007a10:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007a14:	b2b6      	uxth	r6, r6
20007a16:	0c0c      	lsrs	r4, r1, #16
20007a18:	4594      	cmp	ip, r2
20007a1a:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007a1e:	f843 6b04 	str.w	r6, [r3], #4
20007a22:	d8e9      	bhi.n	200079f8 <__multiply+0x8c>
20007a24:	601c      	str	r4, [r3, #0]
20007a26:	f859 400a 	ldr.w	r4, [r9, sl]
20007a2a:	0c24      	lsrs	r4, r4, #16
20007a2c:	d01c      	beq.n	20007a68 <__multiply+0xfc>
20007a2e:	f85b 200a 	ldr.w	r2, [fp, sl]
20007a32:	4641      	mov	r1, r8
20007a34:	9b02      	ldr	r3, [sp, #8]
20007a36:	2500      	movs	r5, #0
20007a38:	4610      	mov	r0, r2
20007a3a:	881e      	ldrh	r6, [r3, #0]
20007a3c:	b297      	uxth	r7, r2
20007a3e:	fb06 5504 	mla	r5, r6, r4, r5
20007a42:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007a46:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007a4a:	600f      	str	r7, [r1, #0]
20007a4c:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007a50:	f853 2b04 	ldr.w	r2, [r3], #4
20007a54:	b286      	uxth	r6, r0
20007a56:	0c12      	lsrs	r2, r2, #16
20007a58:	fb02 6204 	mla	r2, r2, r4, r6
20007a5c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007a60:	0c15      	lsrs	r5, r2, #16
20007a62:	459c      	cmp	ip, r3
20007a64:	d8e9      	bhi.n	20007a3a <__multiply+0xce>
20007a66:	600a      	str	r2, [r1, #0]
20007a68:	f10a 0a04 	add.w	sl, sl, #4
20007a6c:	9a01      	ldr	r2, [sp, #4]
20007a6e:	eb0a 0309 	add.w	r3, sl, r9
20007a72:	429a      	cmp	r2, r3
20007a74:	d8b7      	bhi.n	200079e6 <__multiply+0x7a>
20007a76:	9c05      	ldr	r4, [sp, #20]
20007a78:	2c00      	cmp	r4, #0
20007a7a:	dd0b      	ble.n	20007a94 <__multiply+0x128>
20007a7c:	9a04      	ldr	r2, [sp, #16]
20007a7e:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007a82:	b93b      	cbnz	r3, 20007a94 <__multiply+0x128>
20007a84:	4613      	mov	r3, r2
20007a86:	e003      	b.n	20007a90 <__multiply+0x124>
20007a88:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007a8c:	3b04      	subs	r3, #4
20007a8e:	b90a      	cbnz	r2, 20007a94 <__multiply+0x128>
20007a90:	3c01      	subs	r4, #1
20007a92:	d1f9      	bne.n	20007a88 <__multiply+0x11c>
20007a94:	9b03      	ldr	r3, [sp, #12]
20007a96:	4618      	mov	r0, r3
20007a98:	611c      	str	r4, [r3, #16]
20007a9a:	b007      	add	sp, #28
20007a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007aa0 <__i2b>:
20007aa0:	b510      	push	{r4, lr}
20007aa2:	460c      	mov	r4, r1
20007aa4:	2101      	movs	r1, #1
20007aa6:	f7ff fde9 	bl	2000767c <_Balloc>
20007aaa:	2201      	movs	r2, #1
20007aac:	6144      	str	r4, [r0, #20]
20007aae:	6102      	str	r2, [r0, #16]
20007ab0:	bd10      	pop	{r4, pc}
20007ab2:	bf00      	nop

20007ab4 <__multadd>:
20007ab4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007ab8:	460d      	mov	r5, r1
20007aba:	2100      	movs	r1, #0
20007abc:	4606      	mov	r6, r0
20007abe:	692c      	ldr	r4, [r5, #16]
20007ac0:	b083      	sub	sp, #12
20007ac2:	f105 0814 	add.w	r8, r5, #20
20007ac6:	4608      	mov	r0, r1
20007ac8:	f858 7001 	ldr.w	r7, [r8, r1]
20007acc:	3001      	adds	r0, #1
20007ace:	fa1f fa87 	uxth.w	sl, r7
20007ad2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007ad6:	fb0a 3302 	mla	r3, sl, r2, r3
20007ada:	fb0c fc02 	mul.w	ip, ip, r2
20007ade:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007ae2:	b29b      	uxth	r3, r3
20007ae4:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007ae8:	f848 3001 	str.w	r3, [r8, r1]
20007aec:	3104      	adds	r1, #4
20007aee:	4284      	cmp	r4, r0
20007af0:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007af4:	dce8      	bgt.n	20007ac8 <__multadd+0x14>
20007af6:	b13b      	cbz	r3, 20007b08 <__multadd+0x54>
20007af8:	68aa      	ldr	r2, [r5, #8]
20007afa:	4294      	cmp	r4, r2
20007afc:	da08      	bge.n	20007b10 <__multadd+0x5c>
20007afe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007b02:	3401      	adds	r4, #1
20007b04:	612c      	str	r4, [r5, #16]
20007b06:	6153      	str	r3, [r2, #20]
20007b08:	4628      	mov	r0, r5
20007b0a:	b003      	add	sp, #12
20007b0c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007b10:	6869      	ldr	r1, [r5, #4]
20007b12:	4630      	mov	r0, r6
20007b14:	9301      	str	r3, [sp, #4]
20007b16:	3101      	adds	r1, #1
20007b18:	f7ff fdb0 	bl	2000767c <_Balloc>
20007b1c:	692a      	ldr	r2, [r5, #16]
20007b1e:	f105 010c 	add.w	r1, r5, #12
20007b22:	3202      	adds	r2, #2
20007b24:	0092      	lsls	r2, r2, #2
20007b26:	4607      	mov	r7, r0
20007b28:	300c      	adds	r0, #12
20007b2a:	f7ff fad7 	bl	200070dc <memcpy>
20007b2e:	4629      	mov	r1, r5
20007b30:	4630      	mov	r0, r6
20007b32:	463d      	mov	r5, r7
20007b34:	f7ff fd86 	bl	20007644 <_Bfree>
20007b38:	9b01      	ldr	r3, [sp, #4]
20007b3a:	e7e0      	b.n	20007afe <__multadd+0x4a>

20007b3c <__pow5mult>:
20007b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007b40:	4615      	mov	r5, r2
20007b42:	f012 0203 	ands.w	r2, r2, #3
20007b46:	4604      	mov	r4, r0
20007b48:	4688      	mov	r8, r1
20007b4a:	d12c      	bne.n	20007ba6 <__pow5mult+0x6a>
20007b4c:	10ad      	asrs	r5, r5, #2
20007b4e:	d01e      	beq.n	20007b8e <__pow5mult+0x52>
20007b50:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007b52:	2e00      	cmp	r6, #0
20007b54:	d034      	beq.n	20007bc0 <__pow5mult+0x84>
20007b56:	68b7      	ldr	r7, [r6, #8]
20007b58:	2f00      	cmp	r7, #0
20007b5a:	d03b      	beq.n	20007bd4 <__pow5mult+0x98>
20007b5c:	f015 0f01 	tst.w	r5, #1
20007b60:	d108      	bne.n	20007b74 <__pow5mult+0x38>
20007b62:	106d      	asrs	r5, r5, #1
20007b64:	d013      	beq.n	20007b8e <__pow5mult+0x52>
20007b66:	683e      	ldr	r6, [r7, #0]
20007b68:	b1a6      	cbz	r6, 20007b94 <__pow5mult+0x58>
20007b6a:	4630      	mov	r0, r6
20007b6c:	4607      	mov	r7, r0
20007b6e:	f015 0f01 	tst.w	r5, #1
20007b72:	d0f6      	beq.n	20007b62 <__pow5mult+0x26>
20007b74:	4641      	mov	r1, r8
20007b76:	463a      	mov	r2, r7
20007b78:	4620      	mov	r0, r4
20007b7a:	f7ff fef7 	bl	2000796c <__multiply>
20007b7e:	4641      	mov	r1, r8
20007b80:	4606      	mov	r6, r0
20007b82:	4620      	mov	r0, r4
20007b84:	f7ff fd5e 	bl	20007644 <_Bfree>
20007b88:	106d      	asrs	r5, r5, #1
20007b8a:	46b0      	mov	r8, r6
20007b8c:	d1eb      	bne.n	20007b66 <__pow5mult+0x2a>
20007b8e:	4640      	mov	r0, r8
20007b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b94:	4639      	mov	r1, r7
20007b96:	463a      	mov	r2, r7
20007b98:	4620      	mov	r0, r4
20007b9a:	f7ff fee7 	bl	2000796c <__multiply>
20007b9e:	6038      	str	r0, [r7, #0]
20007ba0:	4607      	mov	r7, r0
20007ba2:	6006      	str	r6, [r0, #0]
20007ba4:	e7e3      	b.n	20007b6e <__pow5mult+0x32>
20007ba6:	f649 1c78 	movw	ip, #39288	; 0x9978
20007baa:	2300      	movs	r3, #0
20007bac:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007bb0:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007bb4:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007bb8:	f7ff ff7c 	bl	20007ab4 <__multadd>
20007bbc:	4680      	mov	r8, r0
20007bbe:	e7c5      	b.n	20007b4c <__pow5mult+0x10>
20007bc0:	2010      	movs	r0, #16
20007bc2:	f7fe ff77 	bl	20006ab4 <malloc>
20007bc6:	2300      	movs	r3, #0
20007bc8:	4606      	mov	r6, r0
20007bca:	6260      	str	r0, [r4, #36]	; 0x24
20007bcc:	60c3      	str	r3, [r0, #12]
20007bce:	6043      	str	r3, [r0, #4]
20007bd0:	6083      	str	r3, [r0, #8]
20007bd2:	6003      	str	r3, [r0, #0]
20007bd4:	4620      	mov	r0, r4
20007bd6:	f240 2171 	movw	r1, #625	; 0x271
20007bda:	f7ff ff61 	bl	20007aa0 <__i2b>
20007bde:	2300      	movs	r3, #0
20007be0:	60b0      	str	r0, [r6, #8]
20007be2:	4607      	mov	r7, r0
20007be4:	6003      	str	r3, [r0, #0]
20007be6:	e7b9      	b.n	20007b5c <__pow5mult+0x20>

20007be8 <__s2b>:
20007be8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007bec:	461e      	mov	r6, r3
20007bee:	f648 6339 	movw	r3, #36409	; 0x8e39
20007bf2:	f106 0c08 	add.w	ip, r6, #8
20007bf6:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007bfa:	4688      	mov	r8, r1
20007bfc:	4605      	mov	r5, r0
20007bfe:	4617      	mov	r7, r2
20007c00:	fb83 130c 	smull	r1, r3, r3, ip
20007c04:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007c08:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007c0c:	f1bc 0f01 	cmp.w	ip, #1
20007c10:	dd35      	ble.n	20007c7e <__s2b+0x96>
20007c12:	2100      	movs	r1, #0
20007c14:	2201      	movs	r2, #1
20007c16:	0052      	lsls	r2, r2, #1
20007c18:	3101      	adds	r1, #1
20007c1a:	4594      	cmp	ip, r2
20007c1c:	dcfb      	bgt.n	20007c16 <__s2b+0x2e>
20007c1e:	4628      	mov	r0, r5
20007c20:	f7ff fd2c 	bl	2000767c <_Balloc>
20007c24:	9b08      	ldr	r3, [sp, #32]
20007c26:	6143      	str	r3, [r0, #20]
20007c28:	2301      	movs	r3, #1
20007c2a:	2f09      	cmp	r7, #9
20007c2c:	6103      	str	r3, [r0, #16]
20007c2e:	dd22      	ble.n	20007c76 <__s2b+0x8e>
20007c30:	f108 0a09 	add.w	sl, r8, #9
20007c34:	2409      	movs	r4, #9
20007c36:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c3a:	4601      	mov	r1, r0
20007c3c:	220a      	movs	r2, #10
20007c3e:	3401      	adds	r4, #1
20007c40:	3b30      	subs	r3, #48	; 0x30
20007c42:	4628      	mov	r0, r5
20007c44:	f7ff ff36 	bl	20007ab4 <__multadd>
20007c48:	42a7      	cmp	r7, r4
20007c4a:	dcf4      	bgt.n	20007c36 <__s2b+0x4e>
20007c4c:	eb0a 0807 	add.w	r8, sl, r7
20007c50:	f1a8 0808 	sub.w	r8, r8, #8
20007c54:	42be      	cmp	r6, r7
20007c56:	dd0c      	ble.n	20007c72 <__s2b+0x8a>
20007c58:	2400      	movs	r4, #0
20007c5a:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c5e:	4601      	mov	r1, r0
20007c60:	3401      	adds	r4, #1
20007c62:	220a      	movs	r2, #10
20007c64:	3b30      	subs	r3, #48	; 0x30
20007c66:	4628      	mov	r0, r5
20007c68:	f7ff ff24 	bl	20007ab4 <__multadd>
20007c6c:	19e3      	adds	r3, r4, r7
20007c6e:	429e      	cmp	r6, r3
20007c70:	dcf3      	bgt.n	20007c5a <__s2b+0x72>
20007c72:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007c76:	f108 080a 	add.w	r8, r8, #10
20007c7a:	2709      	movs	r7, #9
20007c7c:	e7ea      	b.n	20007c54 <__s2b+0x6c>
20007c7e:	2100      	movs	r1, #0
20007c80:	e7cd      	b.n	20007c1e <__s2b+0x36>
20007c82:	bf00      	nop

20007c84 <_realloc_r>:
20007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c88:	4691      	mov	r9, r2
20007c8a:	b083      	sub	sp, #12
20007c8c:	4607      	mov	r7, r0
20007c8e:	460e      	mov	r6, r1
20007c90:	2900      	cmp	r1, #0
20007c92:	f000 813a 	beq.w	20007f0a <_realloc_r+0x286>
20007c96:	f1a1 0808 	sub.w	r8, r1, #8
20007c9a:	f109 040b 	add.w	r4, r9, #11
20007c9e:	f7ff fb41 	bl	20007324 <__malloc_lock>
20007ca2:	2c16      	cmp	r4, #22
20007ca4:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007ca8:	460b      	mov	r3, r1
20007caa:	f200 80a0 	bhi.w	20007dee <_realloc_r+0x16a>
20007cae:	2210      	movs	r2, #16
20007cb0:	2500      	movs	r5, #0
20007cb2:	4614      	mov	r4, r2
20007cb4:	454c      	cmp	r4, r9
20007cb6:	bf38      	it	cc
20007cb8:	f045 0501 	orrcc.w	r5, r5, #1
20007cbc:	2d00      	cmp	r5, #0
20007cbe:	f040 812a 	bne.w	20007f16 <_realloc_r+0x292>
20007cc2:	f021 0a03 	bic.w	sl, r1, #3
20007cc6:	4592      	cmp	sl, r2
20007cc8:	bfa2      	ittt	ge
20007cca:	4640      	movge	r0, r8
20007ccc:	4655      	movge	r5, sl
20007cce:	f108 0808 	addge.w	r8, r8, #8
20007cd2:	da75      	bge.n	20007dc0 <_realloc_r+0x13c>
20007cd4:	f649 33d8 	movw	r3, #39896	; 0x9bd8
20007cd8:	eb08 000a 	add.w	r0, r8, sl
20007cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ce0:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007ce4:	4586      	cmp	lr, r0
20007ce6:	f000 811a 	beq.w	20007f1e <_realloc_r+0x29a>
20007cea:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007cee:	f02c 0b01 	bic.w	fp, ip, #1
20007cf2:	4483      	add	fp, r0
20007cf4:	f8db b004 	ldr.w	fp, [fp, #4]
20007cf8:	f01b 0f01 	tst.w	fp, #1
20007cfc:	d07c      	beq.n	20007df8 <_realloc_r+0x174>
20007cfe:	46ac      	mov	ip, r5
20007d00:	4628      	mov	r0, r5
20007d02:	f011 0f01 	tst.w	r1, #1
20007d06:	f040 809b 	bne.w	20007e40 <_realloc_r+0x1bc>
20007d0a:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007d0e:	ebc1 0b08 	rsb	fp, r1, r8
20007d12:	f8db 5004 	ldr.w	r5, [fp, #4]
20007d16:	f025 0503 	bic.w	r5, r5, #3
20007d1a:	2800      	cmp	r0, #0
20007d1c:	f000 80dd 	beq.w	20007eda <_realloc_r+0x256>
20007d20:	4570      	cmp	r0, lr
20007d22:	f000 811f 	beq.w	20007f64 <_realloc_r+0x2e0>
20007d26:	eb05 030a 	add.w	r3, r5, sl
20007d2a:	eb0c 0503 	add.w	r5, ip, r3
20007d2e:	4295      	cmp	r5, r2
20007d30:	bfb8      	it	lt
20007d32:	461d      	movlt	r5, r3
20007d34:	f2c0 80d2 	blt.w	20007edc <_realloc_r+0x258>
20007d38:	6881      	ldr	r1, [r0, #8]
20007d3a:	465b      	mov	r3, fp
20007d3c:	68c0      	ldr	r0, [r0, #12]
20007d3e:	f1aa 0204 	sub.w	r2, sl, #4
20007d42:	2a24      	cmp	r2, #36	; 0x24
20007d44:	6081      	str	r1, [r0, #8]
20007d46:	60c8      	str	r0, [r1, #12]
20007d48:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007d4c:	f8db 000c 	ldr.w	r0, [fp, #12]
20007d50:	6081      	str	r1, [r0, #8]
20007d52:	60c8      	str	r0, [r1, #12]
20007d54:	f200 80d0 	bhi.w	20007ef8 <_realloc_r+0x274>
20007d58:	2a13      	cmp	r2, #19
20007d5a:	469c      	mov	ip, r3
20007d5c:	d921      	bls.n	20007da2 <_realloc_r+0x11e>
20007d5e:	4631      	mov	r1, r6
20007d60:	f10b 0c10 	add.w	ip, fp, #16
20007d64:	f851 0b04 	ldr.w	r0, [r1], #4
20007d68:	f8cb 0008 	str.w	r0, [fp, #8]
20007d6c:	6870      	ldr	r0, [r6, #4]
20007d6e:	1d0e      	adds	r6, r1, #4
20007d70:	2a1b      	cmp	r2, #27
20007d72:	f8cb 000c 	str.w	r0, [fp, #12]
20007d76:	d914      	bls.n	20007da2 <_realloc_r+0x11e>
20007d78:	6848      	ldr	r0, [r1, #4]
20007d7a:	1d31      	adds	r1, r6, #4
20007d7c:	f10b 0c18 	add.w	ip, fp, #24
20007d80:	f8cb 0010 	str.w	r0, [fp, #16]
20007d84:	6870      	ldr	r0, [r6, #4]
20007d86:	1d0e      	adds	r6, r1, #4
20007d88:	2a24      	cmp	r2, #36	; 0x24
20007d8a:	f8cb 0014 	str.w	r0, [fp, #20]
20007d8e:	d108      	bne.n	20007da2 <_realloc_r+0x11e>
20007d90:	684a      	ldr	r2, [r1, #4]
20007d92:	f10b 0c20 	add.w	ip, fp, #32
20007d96:	f8cb 2018 	str.w	r2, [fp, #24]
20007d9a:	6872      	ldr	r2, [r6, #4]
20007d9c:	3608      	adds	r6, #8
20007d9e:	f8cb 201c 	str.w	r2, [fp, #28]
20007da2:	4631      	mov	r1, r6
20007da4:	4698      	mov	r8, r3
20007da6:	4662      	mov	r2, ip
20007da8:	4658      	mov	r0, fp
20007daa:	f851 3b04 	ldr.w	r3, [r1], #4
20007dae:	f842 3b04 	str.w	r3, [r2], #4
20007db2:	6873      	ldr	r3, [r6, #4]
20007db4:	f8cc 3004 	str.w	r3, [ip, #4]
20007db8:	684b      	ldr	r3, [r1, #4]
20007dba:	6053      	str	r3, [r2, #4]
20007dbc:	f8db 3004 	ldr.w	r3, [fp, #4]
20007dc0:	ebc4 0c05 	rsb	ip, r4, r5
20007dc4:	f1bc 0f0f 	cmp.w	ip, #15
20007dc8:	d826      	bhi.n	20007e18 <_realloc_r+0x194>
20007dca:	1942      	adds	r2, r0, r5
20007dcc:	f003 0301 	and.w	r3, r3, #1
20007dd0:	ea43 0505 	orr.w	r5, r3, r5
20007dd4:	6045      	str	r5, [r0, #4]
20007dd6:	6853      	ldr	r3, [r2, #4]
20007dd8:	f043 0301 	orr.w	r3, r3, #1
20007ddc:	6053      	str	r3, [r2, #4]
20007dde:	4638      	mov	r0, r7
20007de0:	4645      	mov	r5, r8
20007de2:	f7ff faa1 	bl	20007328 <__malloc_unlock>
20007de6:	4628      	mov	r0, r5
20007de8:	b003      	add	sp, #12
20007dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007dee:	f024 0407 	bic.w	r4, r4, #7
20007df2:	4622      	mov	r2, r4
20007df4:	0fe5      	lsrs	r5, r4, #31
20007df6:	e75d      	b.n	20007cb4 <_realloc_r+0x30>
20007df8:	f02c 0c03 	bic.w	ip, ip, #3
20007dfc:	eb0c 050a 	add.w	r5, ip, sl
20007e00:	4295      	cmp	r5, r2
20007e02:	f6ff af7e 	blt.w	20007d02 <_realloc_r+0x7e>
20007e06:	6882      	ldr	r2, [r0, #8]
20007e08:	460b      	mov	r3, r1
20007e0a:	68c1      	ldr	r1, [r0, #12]
20007e0c:	4640      	mov	r0, r8
20007e0e:	f108 0808 	add.w	r8, r8, #8
20007e12:	608a      	str	r2, [r1, #8]
20007e14:	60d1      	str	r1, [r2, #12]
20007e16:	e7d3      	b.n	20007dc0 <_realloc_r+0x13c>
20007e18:	1901      	adds	r1, r0, r4
20007e1a:	f003 0301 	and.w	r3, r3, #1
20007e1e:	eb01 020c 	add.w	r2, r1, ip
20007e22:	ea43 0404 	orr.w	r4, r3, r4
20007e26:	f04c 0301 	orr.w	r3, ip, #1
20007e2a:	6044      	str	r4, [r0, #4]
20007e2c:	604b      	str	r3, [r1, #4]
20007e2e:	4638      	mov	r0, r7
20007e30:	6853      	ldr	r3, [r2, #4]
20007e32:	3108      	adds	r1, #8
20007e34:	f043 0301 	orr.w	r3, r3, #1
20007e38:	6053      	str	r3, [r2, #4]
20007e3a:	f7fe fac1 	bl	200063c0 <_free_r>
20007e3e:	e7ce      	b.n	20007dde <_realloc_r+0x15a>
20007e40:	4649      	mov	r1, r9
20007e42:	4638      	mov	r0, r7
20007e44:	f7fe fe3e 	bl	20006ac4 <_malloc_r>
20007e48:	4605      	mov	r5, r0
20007e4a:	2800      	cmp	r0, #0
20007e4c:	d041      	beq.n	20007ed2 <_realloc_r+0x24e>
20007e4e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007e52:	f1a0 0208 	sub.w	r2, r0, #8
20007e56:	f023 0101 	bic.w	r1, r3, #1
20007e5a:	4441      	add	r1, r8
20007e5c:	428a      	cmp	r2, r1
20007e5e:	f000 80d7 	beq.w	20008010 <_realloc_r+0x38c>
20007e62:	f1aa 0204 	sub.w	r2, sl, #4
20007e66:	4631      	mov	r1, r6
20007e68:	2a24      	cmp	r2, #36	; 0x24
20007e6a:	d878      	bhi.n	20007f5e <_realloc_r+0x2da>
20007e6c:	2a13      	cmp	r2, #19
20007e6e:	4603      	mov	r3, r0
20007e70:	d921      	bls.n	20007eb6 <_realloc_r+0x232>
20007e72:	4634      	mov	r4, r6
20007e74:	f854 3b04 	ldr.w	r3, [r4], #4
20007e78:	1d21      	adds	r1, r4, #4
20007e7a:	f840 3b04 	str.w	r3, [r0], #4
20007e7e:	1d03      	adds	r3, r0, #4
20007e80:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007e84:	2a1b      	cmp	r2, #27
20007e86:	f8c5 c004 	str.w	ip, [r5, #4]
20007e8a:	d914      	bls.n	20007eb6 <_realloc_r+0x232>
20007e8c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007e90:	1d1c      	adds	r4, r3, #4
20007e92:	f101 0c04 	add.w	ip, r1, #4
20007e96:	f8c0 e004 	str.w	lr, [r0, #4]
20007e9a:	6848      	ldr	r0, [r1, #4]
20007e9c:	f10c 0104 	add.w	r1, ip, #4
20007ea0:	6058      	str	r0, [r3, #4]
20007ea2:	1d23      	adds	r3, r4, #4
20007ea4:	2a24      	cmp	r2, #36	; 0x24
20007ea6:	d106      	bne.n	20007eb6 <_realloc_r+0x232>
20007ea8:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007eac:	6062      	str	r2, [r4, #4]
20007eae:	684a      	ldr	r2, [r1, #4]
20007eb0:	3108      	adds	r1, #8
20007eb2:	605a      	str	r2, [r3, #4]
20007eb4:	3308      	adds	r3, #8
20007eb6:	4608      	mov	r0, r1
20007eb8:	461a      	mov	r2, r3
20007eba:	f850 4b04 	ldr.w	r4, [r0], #4
20007ebe:	f842 4b04 	str.w	r4, [r2], #4
20007ec2:	6849      	ldr	r1, [r1, #4]
20007ec4:	6059      	str	r1, [r3, #4]
20007ec6:	6843      	ldr	r3, [r0, #4]
20007ec8:	6053      	str	r3, [r2, #4]
20007eca:	4631      	mov	r1, r6
20007ecc:	4638      	mov	r0, r7
20007ece:	f7fe fa77 	bl	200063c0 <_free_r>
20007ed2:	4638      	mov	r0, r7
20007ed4:	f7ff fa28 	bl	20007328 <__malloc_unlock>
20007ed8:	e785      	b.n	20007de6 <_realloc_r+0x162>
20007eda:	4455      	add	r5, sl
20007edc:	4295      	cmp	r5, r2
20007ede:	dbaf      	blt.n	20007e40 <_realloc_r+0x1bc>
20007ee0:	465b      	mov	r3, fp
20007ee2:	f8db 000c 	ldr.w	r0, [fp, #12]
20007ee6:	f1aa 0204 	sub.w	r2, sl, #4
20007eea:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007eee:	2a24      	cmp	r2, #36	; 0x24
20007ef0:	6081      	str	r1, [r0, #8]
20007ef2:	60c8      	str	r0, [r1, #12]
20007ef4:	f67f af30 	bls.w	20007d58 <_realloc_r+0xd4>
20007ef8:	4618      	mov	r0, r3
20007efa:	4631      	mov	r1, r6
20007efc:	4698      	mov	r8, r3
20007efe:	f7ff f9b5 	bl	2000726c <memmove>
20007f02:	4658      	mov	r0, fp
20007f04:	f8db 3004 	ldr.w	r3, [fp, #4]
20007f08:	e75a      	b.n	20007dc0 <_realloc_r+0x13c>
20007f0a:	4611      	mov	r1, r2
20007f0c:	b003      	add	sp, #12
20007f0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f12:	f7fe bdd7 	b.w	20006ac4 <_malloc_r>
20007f16:	230c      	movs	r3, #12
20007f18:	2500      	movs	r5, #0
20007f1a:	603b      	str	r3, [r7, #0]
20007f1c:	e763      	b.n	20007de6 <_realloc_r+0x162>
20007f1e:	f8de 5004 	ldr.w	r5, [lr, #4]
20007f22:	f104 0b10 	add.w	fp, r4, #16
20007f26:	f025 0c03 	bic.w	ip, r5, #3
20007f2a:	eb0c 000a 	add.w	r0, ip, sl
20007f2e:	4558      	cmp	r0, fp
20007f30:	bfb8      	it	lt
20007f32:	4670      	movlt	r0, lr
20007f34:	f6ff aee5 	blt.w	20007d02 <_realloc_r+0x7e>
20007f38:	eb08 0204 	add.w	r2, r8, r4
20007f3c:	1b01      	subs	r1, r0, r4
20007f3e:	f041 0101 	orr.w	r1, r1, #1
20007f42:	609a      	str	r2, [r3, #8]
20007f44:	6051      	str	r1, [r2, #4]
20007f46:	4638      	mov	r0, r7
20007f48:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007f4c:	4635      	mov	r5, r6
20007f4e:	f001 0301 	and.w	r3, r1, #1
20007f52:	431c      	orrs	r4, r3
20007f54:	f8c8 4004 	str.w	r4, [r8, #4]
20007f58:	f7ff f9e6 	bl	20007328 <__malloc_unlock>
20007f5c:	e743      	b.n	20007de6 <_realloc_r+0x162>
20007f5e:	f7ff f985 	bl	2000726c <memmove>
20007f62:	e7b2      	b.n	20007eca <_realloc_r+0x246>
20007f64:	4455      	add	r5, sl
20007f66:	f104 0110 	add.w	r1, r4, #16
20007f6a:	44ac      	add	ip, r5
20007f6c:	458c      	cmp	ip, r1
20007f6e:	dbb5      	blt.n	20007edc <_realloc_r+0x258>
20007f70:	465d      	mov	r5, fp
20007f72:	f8db 000c 	ldr.w	r0, [fp, #12]
20007f76:	f1aa 0204 	sub.w	r2, sl, #4
20007f7a:	f855 1f08 	ldr.w	r1, [r5, #8]!
20007f7e:	2a24      	cmp	r2, #36	; 0x24
20007f80:	6081      	str	r1, [r0, #8]
20007f82:	60c8      	str	r0, [r1, #12]
20007f84:	d84c      	bhi.n	20008020 <_realloc_r+0x39c>
20007f86:	2a13      	cmp	r2, #19
20007f88:	4628      	mov	r0, r5
20007f8a:	d924      	bls.n	20007fd6 <_realloc_r+0x352>
20007f8c:	4631      	mov	r1, r6
20007f8e:	f10b 0010 	add.w	r0, fp, #16
20007f92:	f851 eb04 	ldr.w	lr, [r1], #4
20007f96:	f8cb e008 	str.w	lr, [fp, #8]
20007f9a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007f9e:	1d0e      	adds	r6, r1, #4
20007fa0:	2a1b      	cmp	r2, #27
20007fa2:	f8cb e00c 	str.w	lr, [fp, #12]
20007fa6:	d916      	bls.n	20007fd6 <_realloc_r+0x352>
20007fa8:	f8d1 e004 	ldr.w	lr, [r1, #4]
20007fac:	1d31      	adds	r1, r6, #4
20007fae:	f10b 0018 	add.w	r0, fp, #24
20007fb2:	f8cb e010 	str.w	lr, [fp, #16]
20007fb6:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007fba:	1d0e      	adds	r6, r1, #4
20007fbc:	2a24      	cmp	r2, #36	; 0x24
20007fbe:	f8cb e014 	str.w	lr, [fp, #20]
20007fc2:	d108      	bne.n	20007fd6 <_realloc_r+0x352>
20007fc4:	684a      	ldr	r2, [r1, #4]
20007fc6:	f10b 0020 	add.w	r0, fp, #32
20007fca:	f8cb 2018 	str.w	r2, [fp, #24]
20007fce:	6872      	ldr	r2, [r6, #4]
20007fd0:	3608      	adds	r6, #8
20007fd2:	f8cb 201c 	str.w	r2, [fp, #28]
20007fd6:	4631      	mov	r1, r6
20007fd8:	4602      	mov	r2, r0
20007fda:	f851 eb04 	ldr.w	lr, [r1], #4
20007fde:	f842 eb04 	str.w	lr, [r2], #4
20007fe2:	6876      	ldr	r6, [r6, #4]
20007fe4:	6046      	str	r6, [r0, #4]
20007fe6:	6849      	ldr	r1, [r1, #4]
20007fe8:	6051      	str	r1, [r2, #4]
20007fea:	eb0b 0204 	add.w	r2, fp, r4
20007fee:	ebc4 010c 	rsb	r1, r4, ip
20007ff2:	f041 0101 	orr.w	r1, r1, #1
20007ff6:	609a      	str	r2, [r3, #8]
20007ff8:	6051      	str	r1, [r2, #4]
20007ffa:	4638      	mov	r0, r7
20007ffc:	f8db 1004 	ldr.w	r1, [fp, #4]
20008000:	f001 0301 	and.w	r3, r1, #1
20008004:	431c      	orrs	r4, r3
20008006:	f8cb 4004 	str.w	r4, [fp, #4]
2000800a:	f7ff f98d 	bl	20007328 <__malloc_unlock>
2000800e:	e6ea      	b.n	20007de6 <_realloc_r+0x162>
20008010:	6855      	ldr	r5, [r2, #4]
20008012:	4640      	mov	r0, r8
20008014:	f108 0808 	add.w	r8, r8, #8
20008018:	f025 0503 	bic.w	r5, r5, #3
2000801c:	4455      	add	r5, sl
2000801e:	e6cf      	b.n	20007dc0 <_realloc_r+0x13c>
20008020:	4631      	mov	r1, r6
20008022:	4628      	mov	r0, r5
20008024:	9300      	str	r3, [sp, #0]
20008026:	f8cd c004 	str.w	ip, [sp, #4]
2000802a:	f7ff f91f 	bl	2000726c <memmove>
2000802e:	f8dd c004 	ldr.w	ip, [sp, #4]
20008032:	9b00      	ldr	r3, [sp, #0]
20008034:	e7d9      	b.n	20007fea <_realloc_r+0x366>
20008036:	bf00      	nop

20008038 <__isinfd>:
20008038:	4602      	mov	r2, r0
2000803a:	4240      	negs	r0, r0
2000803c:	ea40 0302 	orr.w	r3, r0, r2
20008040:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008044:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008048:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000804c:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008050:	4258      	negs	r0, r3
20008052:	ea40 0303 	orr.w	r3, r0, r3
20008056:	17d8      	asrs	r0, r3, #31
20008058:	3001      	adds	r0, #1
2000805a:	4770      	bx	lr

2000805c <__isnand>:
2000805c:	4602      	mov	r2, r0
2000805e:	4240      	negs	r0, r0
20008060:	4310      	orrs	r0, r2
20008062:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008066:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000806a:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000806e:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008072:	0fc0      	lsrs	r0, r0, #31
20008074:	4770      	bx	lr
20008076:	bf00      	nop

20008078 <_sbrk_r>:
20008078:	b538      	push	{r3, r4, r5, lr}
2000807a:	f24a 2408 	movw	r4, #41480	; 0xa208
2000807e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008082:	4605      	mov	r5, r0
20008084:	4608      	mov	r0, r1
20008086:	2300      	movs	r3, #0
20008088:	6023      	str	r3, [r4, #0]
2000808a:	f7f8 fd29 	bl	20000ae0 <_sbrk>
2000808e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008092:	d000      	beq.n	20008096 <_sbrk_r+0x1e>
20008094:	bd38      	pop	{r3, r4, r5, pc}
20008096:	6823      	ldr	r3, [r4, #0]
20008098:	2b00      	cmp	r3, #0
2000809a:	d0fb      	beq.n	20008094 <_sbrk_r+0x1c>
2000809c:	602b      	str	r3, [r5, #0]
2000809e:	bd38      	pop	{r3, r4, r5, pc}

200080a0 <__sclose>:
200080a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080a4:	f000 b990 	b.w	200083c8 <_close_r>

200080a8 <__sseek>:
200080a8:	b510      	push	{r4, lr}
200080aa:	460c      	mov	r4, r1
200080ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080b0:	f000 fa2e 	bl	20008510 <_lseek_r>
200080b4:	89a3      	ldrh	r3, [r4, #12]
200080b6:	f1b0 3fff 	cmp.w	r0, #4294967295
200080ba:	bf15      	itete	ne
200080bc:	6560      	strne	r0, [r4, #84]	; 0x54
200080be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200080c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200080c6:	81a3      	strheq	r3, [r4, #12]
200080c8:	bf18      	it	ne
200080ca:	81a3      	strhne	r3, [r4, #12]
200080cc:	bd10      	pop	{r4, pc}
200080ce:	bf00      	nop

200080d0 <__swrite>:
200080d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200080d4:	461d      	mov	r5, r3
200080d6:	898b      	ldrh	r3, [r1, #12]
200080d8:	460c      	mov	r4, r1
200080da:	4616      	mov	r6, r2
200080dc:	4607      	mov	r7, r0
200080de:	f413 7f80 	tst.w	r3, #256	; 0x100
200080e2:	d006      	beq.n	200080f2 <__swrite+0x22>
200080e4:	2302      	movs	r3, #2
200080e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080ea:	2200      	movs	r2, #0
200080ec:	f000 fa10 	bl	20008510 <_lseek_r>
200080f0:	89a3      	ldrh	r3, [r4, #12]
200080f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200080f6:	4638      	mov	r0, r7
200080f8:	81a3      	strh	r3, [r4, #12]
200080fa:	4632      	mov	r2, r6
200080fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008100:	462b      	mov	r3, r5
20008102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008106:	f7f8 bcbd 	b.w	20000a84 <_write_r>
2000810a:	bf00      	nop

2000810c <__sread>:
2000810c:	b510      	push	{r4, lr}
2000810e:	460c      	mov	r4, r1
20008110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008114:	f000 fa12 	bl	2000853c <_read_r>
20008118:	2800      	cmp	r0, #0
2000811a:	db03      	blt.n	20008124 <__sread+0x18>
2000811c:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000811e:	181b      	adds	r3, r3, r0
20008120:	6563      	str	r3, [r4, #84]	; 0x54
20008122:	bd10      	pop	{r4, pc}
20008124:	89a3      	ldrh	r3, [r4, #12]
20008126:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000812a:	81a3      	strh	r3, [r4, #12]
2000812c:	bd10      	pop	{r4, pc}
2000812e:	bf00      	nop

20008130 <strcmp>:
20008130:	ea80 0201 	eor.w	r2, r0, r1
20008134:	f012 0f03 	tst.w	r2, #3
20008138:	d13a      	bne.n	200081b0 <strcmp_unaligned>
2000813a:	f010 0203 	ands.w	r2, r0, #3
2000813e:	f020 0003 	bic.w	r0, r0, #3
20008142:	f021 0103 	bic.w	r1, r1, #3
20008146:	f850 cb04 	ldr.w	ip, [r0], #4
2000814a:	bf08      	it	eq
2000814c:	f851 3b04 	ldreq.w	r3, [r1], #4
20008150:	d00d      	beq.n	2000816e <strcmp+0x3e>
20008152:	f082 0203 	eor.w	r2, r2, #3
20008156:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000815a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000815e:	fa23 f202 	lsr.w	r2, r3, r2
20008162:	f851 3b04 	ldr.w	r3, [r1], #4
20008166:	ea4c 0c02 	orr.w	ip, ip, r2
2000816a:	ea43 0302 	orr.w	r3, r3, r2
2000816e:	bf00      	nop
20008170:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008174:	459c      	cmp	ip, r3
20008176:	bf01      	itttt	eq
20008178:	ea22 020c 	biceq.w	r2, r2, ip
2000817c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008180:	f850 cb04 	ldreq.w	ip, [r0], #4
20008184:	f851 3b04 	ldreq.w	r3, [r1], #4
20008188:	d0f2      	beq.n	20008170 <strcmp+0x40>
2000818a:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000818e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008192:	2801      	cmp	r0, #1
20008194:	bf28      	it	cs
20008196:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000819a:	bf08      	it	eq
2000819c:	0a1b      	lsreq	r3, r3, #8
2000819e:	d0f4      	beq.n	2000818a <strcmp+0x5a>
200081a0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200081a4:	ea4f 6010 	mov.w	r0, r0, lsr #24
200081a8:	eba0 0003 	sub.w	r0, r0, r3
200081ac:	4770      	bx	lr
200081ae:	bf00      	nop

200081b0 <strcmp_unaligned>:
200081b0:	f010 0f03 	tst.w	r0, #3
200081b4:	d00a      	beq.n	200081cc <strcmp_unaligned+0x1c>
200081b6:	f810 2b01 	ldrb.w	r2, [r0], #1
200081ba:	f811 3b01 	ldrb.w	r3, [r1], #1
200081be:	2a01      	cmp	r2, #1
200081c0:	bf28      	it	cs
200081c2:	429a      	cmpcs	r2, r3
200081c4:	d0f4      	beq.n	200081b0 <strcmp_unaligned>
200081c6:	eba2 0003 	sub.w	r0, r2, r3
200081ca:	4770      	bx	lr
200081cc:	f84d 5d04 	str.w	r5, [sp, #-4]!
200081d0:	f84d 4d04 	str.w	r4, [sp, #-4]!
200081d4:	f04f 0201 	mov.w	r2, #1
200081d8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200081dc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200081e0:	f001 0c03 	and.w	ip, r1, #3
200081e4:	f021 0103 	bic.w	r1, r1, #3
200081e8:	f850 4b04 	ldr.w	r4, [r0], #4
200081ec:	f851 5b04 	ldr.w	r5, [r1], #4
200081f0:	f1bc 0f02 	cmp.w	ip, #2
200081f4:	d026      	beq.n	20008244 <strcmp_unaligned+0x94>
200081f6:	d84b      	bhi.n	20008290 <strcmp_unaligned+0xe0>
200081f8:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200081fc:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008200:	eba4 0302 	sub.w	r3, r4, r2
20008204:	ea23 0304 	bic.w	r3, r3, r4
20008208:	d10d      	bne.n	20008226 <strcmp_unaligned+0x76>
2000820a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000820e:	bf08      	it	eq
20008210:	f851 5b04 	ldreq.w	r5, [r1], #4
20008214:	d10a      	bne.n	2000822c <strcmp_unaligned+0x7c>
20008216:	ea8c 0c04 	eor.w	ip, ip, r4
2000821a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000821e:	d10c      	bne.n	2000823a <strcmp_unaligned+0x8a>
20008220:	f850 4b04 	ldr.w	r4, [r0], #4
20008224:	e7e8      	b.n	200081f8 <strcmp_unaligned+0x48>
20008226:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000822a:	e05c      	b.n	200082e6 <strcmp_unaligned+0x136>
2000822c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008230:	d152      	bne.n	200082d8 <strcmp_unaligned+0x128>
20008232:	780d      	ldrb	r5, [r1, #0]
20008234:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008238:	e055      	b.n	200082e6 <strcmp_unaligned+0x136>
2000823a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000823e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008242:	e050      	b.n	200082e6 <strcmp_unaligned+0x136>
20008244:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008248:	eba4 0302 	sub.w	r3, r4, r2
2000824c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008250:	ea23 0304 	bic.w	r3, r3, r4
20008254:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008258:	d117      	bne.n	2000828a <strcmp_unaligned+0xda>
2000825a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000825e:	bf08      	it	eq
20008260:	f851 5b04 	ldreq.w	r5, [r1], #4
20008264:	d107      	bne.n	20008276 <strcmp_unaligned+0xc6>
20008266:	ea8c 0c04 	eor.w	ip, ip, r4
2000826a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000826e:	d108      	bne.n	20008282 <strcmp_unaligned+0xd2>
20008270:	f850 4b04 	ldr.w	r4, [r0], #4
20008274:	e7e6      	b.n	20008244 <strcmp_unaligned+0x94>
20008276:	041b      	lsls	r3, r3, #16
20008278:	d12e      	bne.n	200082d8 <strcmp_unaligned+0x128>
2000827a:	880d      	ldrh	r5, [r1, #0]
2000827c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008280:	e031      	b.n	200082e6 <strcmp_unaligned+0x136>
20008282:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008286:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000828a:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000828e:	e02a      	b.n	200082e6 <strcmp_unaligned+0x136>
20008290:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008294:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008298:	eba4 0302 	sub.w	r3, r4, r2
2000829c:	ea23 0304 	bic.w	r3, r3, r4
200082a0:	d10d      	bne.n	200082be <strcmp_unaligned+0x10e>
200082a2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200082a6:	bf08      	it	eq
200082a8:	f851 5b04 	ldreq.w	r5, [r1], #4
200082ac:	d10a      	bne.n	200082c4 <strcmp_unaligned+0x114>
200082ae:	ea8c 0c04 	eor.w	ip, ip, r4
200082b2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200082b6:	d10a      	bne.n	200082ce <strcmp_unaligned+0x11e>
200082b8:	f850 4b04 	ldr.w	r4, [r0], #4
200082bc:	e7e8      	b.n	20008290 <strcmp_unaligned+0xe0>
200082be:	ea4f 6515 	mov.w	r5, r5, lsr #24
200082c2:	e010      	b.n	200082e6 <strcmp_unaligned+0x136>
200082c4:	f014 0fff 	tst.w	r4, #255	; 0xff
200082c8:	d006      	beq.n	200082d8 <strcmp_unaligned+0x128>
200082ca:	f851 5b04 	ldr.w	r5, [r1], #4
200082ce:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200082d2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200082d6:	e006      	b.n	200082e6 <strcmp_unaligned+0x136>
200082d8:	f04f 0000 	mov.w	r0, #0
200082dc:	f85d 4b04 	ldr.w	r4, [sp], #4
200082e0:	f85d 5b04 	ldr.w	r5, [sp], #4
200082e4:	4770      	bx	lr
200082e6:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
200082ea:	f005 00ff 	and.w	r0, r5, #255	; 0xff
200082ee:	2801      	cmp	r0, #1
200082f0:	bf28      	it	cs
200082f2:	4290      	cmpcs	r0, r2
200082f4:	bf04      	itt	eq
200082f6:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200082fa:	0a2d      	lsreq	r5, r5, #8
200082fc:	d0f3      	beq.n	200082e6 <strcmp_unaligned+0x136>
200082fe:	eba2 0000 	sub.w	r0, r2, r0
20008302:	f85d 4b04 	ldr.w	r4, [sp], #4
20008306:	f85d 5b04 	ldr.w	r5, [sp], #4
2000830a:	4770      	bx	lr

2000830c <strlen>:
2000830c:	f020 0103 	bic.w	r1, r0, #3
20008310:	f010 0003 	ands.w	r0, r0, #3
20008314:	f1c0 0000 	rsb	r0, r0, #0
20008318:	f851 3b04 	ldr.w	r3, [r1], #4
2000831c:	f100 0c04 	add.w	ip, r0, #4
20008320:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20008324:	f06f 0200 	mvn.w	r2, #0
20008328:	bf1c      	itt	ne
2000832a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000832e:	4313      	orrne	r3, r2
20008330:	f04f 0c01 	mov.w	ip, #1
20008334:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20008338:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000833c:	eba3 020c 	sub.w	r2, r3, ip
20008340:	ea22 0203 	bic.w	r2, r2, r3
20008344:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20008348:	bf04      	itt	eq
2000834a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000834e:	3004      	addeq	r0, #4
20008350:	d0f4      	beq.n	2000833c <strlen+0x30>
20008352:	f013 0fff 	tst.w	r3, #255	; 0xff
20008356:	bf1f      	itttt	ne
20008358:	3001      	addne	r0, #1
2000835a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000835e:	3001      	addne	r0, #1
20008360:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20008364:	bf18      	it	ne
20008366:	3001      	addne	r0, #1
20008368:	4770      	bx	lr
2000836a:	bf00      	nop

2000836c <_calloc_r>:
2000836c:	b538      	push	{r3, r4, r5, lr}
2000836e:	fb01 f102 	mul.w	r1, r1, r2
20008372:	f7fe fba7 	bl	20006ac4 <_malloc_r>
20008376:	4604      	mov	r4, r0
20008378:	b1f8      	cbz	r0, 200083ba <_calloc_r+0x4e>
2000837a:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000837e:	f022 0203 	bic.w	r2, r2, #3
20008382:	3a04      	subs	r2, #4
20008384:	2a24      	cmp	r2, #36	; 0x24
20008386:	d81a      	bhi.n	200083be <_calloc_r+0x52>
20008388:	2a13      	cmp	r2, #19
2000838a:	4603      	mov	r3, r0
2000838c:	d90f      	bls.n	200083ae <_calloc_r+0x42>
2000838e:	2100      	movs	r1, #0
20008390:	f840 1b04 	str.w	r1, [r0], #4
20008394:	1d03      	adds	r3, r0, #4
20008396:	2a1b      	cmp	r2, #27
20008398:	6061      	str	r1, [r4, #4]
2000839a:	d908      	bls.n	200083ae <_calloc_r+0x42>
2000839c:	1d1d      	adds	r5, r3, #4
2000839e:	6041      	str	r1, [r0, #4]
200083a0:	6059      	str	r1, [r3, #4]
200083a2:	1d2b      	adds	r3, r5, #4
200083a4:	2a24      	cmp	r2, #36	; 0x24
200083a6:	bf02      	ittt	eq
200083a8:	6069      	streq	r1, [r5, #4]
200083aa:	6059      	streq	r1, [r3, #4]
200083ac:	3308      	addeq	r3, #8
200083ae:	461a      	mov	r2, r3
200083b0:	2100      	movs	r1, #0
200083b2:	f842 1b04 	str.w	r1, [r2], #4
200083b6:	6059      	str	r1, [r3, #4]
200083b8:	6051      	str	r1, [r2, #4]
200083ba:	4620      	mov	r0, r4
200083bc:	bd38      	pop	{r3, r4, r5, pc}
200083be:	2100      	movs	r1, #0
200083c0:	f7fb f86e 	bl	200034a0 <memset>
200083c4:	4620      	mov	r0, r4
200083c6:	bd38      	pop	{r3, r4, r5, pc}

200083c8 <_close_r>:
200083c8:	b538      	push	{r3, r4, r5, lr}
200083ca:	f24a 2408 	movw	r4, #41480	; 0xa208
200083ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
200083d2:	4605      	mov	r5, r0
200083d4:	4608      	mov	r0, r1
200083d6:	2300      	movs	r3, #0
200083d8:	6023      	str	r3, [r4, #0]
200083da:	f7f8 faad 	bl	20000938 <_close>
200083de:	f1b0 3fff 	cmp.w	r0, #4294967295
200083e2:	d000      	beq.n	200083e6 <_close_r+0x1e>
200083e4:	bd38      	pop	{r3, r4, r5, pc}
200083e6:	6823      	ldr	r3, [r4, #0]
200083e8:	2b00      	cmp	r3, #0
200083ea:	d0fb      	beq.n	200083e4 <_close_r+0x1c>
200083ec:	602b      	str	r3, [r5, #0]
200083ee:	bd38      	pop	{r3, r4, r5, pc}

200083f0 <_fclose_r>:
200083f0:	b570      	push	{r4, r5, r6, lr}
200083f2:	4605      	mov	r5, r0
200083f4:	460c      	mov	r4, r1
200083f6:	2900      	cmp	r1, #0
200083f8:	d04b      	beq.n	20008492 <_fclose_r+0xa2>
200083fa:	f7fd fea9 	bl	20006150 <__sfp_lock_acquire>
200083fe:	b115      	cbz	r5, 20008406 <_fclose_r+0x16>
20008400:	69ab      	ldr	r3, [r5, #24]
20008402:	2b00      	cmp	r3, #0
20008404:	d048      	beq.n	20008498 <_fclose_r+0xa8>
20008406:	f649 03d4 	movw	r3, #39124	; 0x98d4
2000840a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000840e:	429c      	cmp	r4, r3
20008410:	bf08      	it	eq
20008412:	686c      	ldreq	r4, [r5, #4]
20008414:	d00e      	beq.n	20008434 <_fclose_r+0x44>
20008416:	f649 03f4 	movw	r3, #39156	; 0x98f4
2000841a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000841e:	429c      	cmp	r4, r3
20008420:	bf08      	it	eq
20008422:	68ac      	ldreq	r4, [r5, #8]
20008424:	d006      	beq.n	20008434 <_fclose_r+0x44>
20008426:	f649 1314 	movw	r3, #39188	; 0x9914
2000842a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000842e:	429c      	cmp	r4, r3
20008430:	bf08      	it	eq
20008432:	68ec      	ldreq	r4, [r5, #12]
20008434:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008438:	b33e      	cbz	r6, 2000848a <_fclose_r+0x9a>
2000843a:	4628      	mov	r0, r5
2000843c:	4621      	mov	r1, r4
2000843e:	f7fd fdcb 	bl	20005fd8 <_fflush_r>
20008442:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008444:	4606      	mov	r6, r0
20008446:	b13b      	cbz	r3, 20008458 <_fclose_r+0x68>
20008448:	4628      	mov	r0, r5
2000844a:	6a21      	ldr	r1, [r4, #32]
2000844c:	4798      	blx	r3
2000844e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008452:	bf28      	it	cs
20008454:	f04f 36ff 	movcs.w	r6, #4294967295
20008458:	89a3      	ldrh	r3, [r4, #12]
2000845a:	f013 0f80 	tst.w	r3, #128	; 0x80
2000845e:	d11f      	bne.n	200084a0 <_fclose_r+0xb0>
20008460:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008462:	b141      	cbz	r1, 20008476 <_fclose_r+0x86>
20008464:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008468:	4299      	cmp	r1, r3
2000846a:	d002      	beq.n	20008472 <_fclose_r+0x82>
2000846c:	4628      	mov	r0, r5
2000846e:	f7fd ffa7 	bl	200063c0 <_free_r>
20008472:	2300      	movs	r3, #0
20008474:	6363      	str	r3, [r4, #52]	; 0x34
20008476:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008478:	b121      	cbz	r1, 20008484 <_fclose_r+0x94>
2000847a:	4628      	mov	r0, r5
2000847c:	f7fd ffa0 	bl	200063c0 <_free_r>
20008480:	2300      	movs	r3, #0
20008482:	64a3      	str	r3, [r4, #72]	; 0x48
20008484:	f04f 0300 	mov.w	r3, #0
20008488:	81a3      	strh	r3, [r4, #12]
2000848a:	f7fd fe63 	bl	20006154 <__sfp_lock_release>
2000848e:	4630      	mov	r0, r6
20008490:	bd70      	pop	{r4, r5, r6, pc}
20008492:	460e      	mov	r6, r1
20008494:	4630      	mov	r0, r6
20008496:	bd70      	pop	{r4, r5, r6, pc}
20008498:	4628      	mov	r0, r5
2000849a:	f7fd ff0d 	bl	200062b8 <__sinit>
2000849e:	e7b2      	b.n	20008406 <_fclose_r+0x16>
200084a0:	4628      	mov	r0, r5
200084a2:	6921      	ldr	r1, [r4, #16]
200084a4:	f7fd ff8c 	bl	200063c0 <_free_r>
200084a8:	e7da      	b.n	20008460 <_fclose_r+0x70>
200084aa:	bf00      	nop

200084ac <fclose>:
200084ac:	f649 23e4 	movw	r3, #39652	; 0x9ae4
200084b0:	4601      	mov	r1, r0
200084b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084b6:	6818      	ldr	r0, [r3, #0]
200084b8:	e79a      	b.n	200083f0 <_fclose_r>
200084ba:	bf00      	nop

200084bc <_fstat_r>:
200084bc:	b538      	push	{r3, r4, r5, lr}
200084be:	f24a 2408 	movw	r4, #41480	; 0xa208
200084c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084c6:	4605      	mov	r5, r0
200084c8:	4608      	mov	r0, r1
200084ca:	4611      	mov	r1, r2
200084cc:	2300      	movs	r3, #0
200084ce:	6023      	str	r3, [r4, #0]
200084d0:	f7f8 fa64 	bl	2000099c <_fstat>
200084d4:	f1b0 3fff 	cmp.w	r0, #4294967295
200084d8:	d000      	beq.n	200084dc <_fstat_r+0x20>
200084da:	bd38      	pop	{r3, r4, r5, pc}
200084dc:	6823      	ldr	r3, [r4, #0]
200084de:	2b00      	cmp	r3, #0
200084e0:	d0fb      	beq.n	200084da <_fstat_r+0x1e>
200084e2:	602b      	str	r3, [r5, #0]
200084e4:	bd38      	pop	{r3, r4, r5, pc}
200084e6:	bf00      	nop

200084e8 <_isatty_r>:
200084e8:	b538      	push	{r3, r4, r5, lr}
200084ea:	f24a 2408 	movw	r4, #41480	; 0xa208
200084ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084f2:	4605      	mov	r5, r0
200084f4:	4608      	mov	r0, r1
200084f6:	2300      	movs	r3, #0
200084f8:	6023      	str	r3, [r4, #0]
200084fa:	f7f8 fa69 	bl	200009d0 <_isatty>
200084fe:	f1b0 3fff 	cmp.w	r0, #4294967295
20008502:	d000      	beq.n	20008506 <_isatty_r+0x1e>
20008504:	bd38      	pop	{r3, r4, r5, pc}
20008506:	6823      	ldr	r3, [r4, #0]
20008508:	2b00      	cmp	r3, #0
2000850a:	d0fb      	beq.n	20008504 <_isatty_r+0x1c>
2000850c:	602b      	str	r3, [r5, #0]
2000850e:	bd38      	pop	{r3, r4, r5, pc}

20008510 <_lseek_r>:
20008510:	b538      	push	{r3, r4, r5, lr}
20008512:	f24a 2408 	movw	r4, #41480	; 0xa208
20008516:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000851a:	4605      	mov	r5, r0
2000851c:	4608      	mov	r0, r1
2000851e:	4611      	mov	r1, r2
20008520:	461a      	mov	r2, r3
20008522:	2300      	movs	r3, #0
20008524:	6023      	str	r3, [r4, #0]
20008526:	f7f8 fa83 	bl	20000a30 <_lseek>
2000852a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000852e:	d000      	beq.n	20008532 <_lseek_r+0x22>
20008530:	bd38      	pop	{r3, r4, r5, pc}
20008532:	6823      	ldr	r3, [r4, #0]
20008534:	2b00      	cmp	r3, #0
20008536:	d0fb      	beq.n	20008530 <_lseek_r+0x20>
20008538:	602b      	str	r3, [r5, #0]
2000853a:	bd38      	pop	{r3, r4, r5, pc}

2000853c <_read_r>:
2000853c:	b538      	push	{r3, r4, r5, lr}
2000853e:	f24a 2408 	movw	r4, #41480	; 0xa208
20008542:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008546:	4605      	mov	r5, r0
20008548:	4608      	mov	r0, r1
2000854a:	4611      	mov	r1, r2
2000854c:	461a      	mov	r2, r3
2000854e:	2300      	movs	r3, #0
20008550:	6023      	str	r3, [r4, #0]
20008552:	f7f8 fa89 	bl	20000a68 <_read>
20008556:	f1b0 3fff 	cmp.w	r0, #4294967295
2000855a:	d000      	beq.n	2000855e <_read_r+0x22>
2000855c:	bd38      	pop	{r3, r4, r5, pc}
2000855e:	6823      	ldr	r3, [r4, #0]
20008560:	2b00      	cmp	r3, #0
20008562:	d0fb      	beq.n	2000855c <_read_r+0x20>
20008564:	602b      	str	r3, [r5, #0]
20008566:	bd38      	pop	{r3, r4, r5, pc}

20008568 <__aeabi_uidiv>:
20008568:	1e4a      	subs	r2, r1, #1
2000856a:	bf08      	it	eq
2000856c:	4770      	bxeq	lr
2000856e:	f0c0 8124 	bcc.w	200087ba <__aeabi_uidiv+0x252>
20008572:	4288      	cmp	r0, r1
20008574:	f240 8116 	bls.w	200087a4 <__aeabi_uidiv+0x23c>
20008578:	4211      	tst	r1, r2
2000857a:	f000 8117 	beq.w	200087ac <__aeabi_uidiv+0x244>
2000857e:	fab0 f380 	clz	r3, r0
20008582:	fab1 f281 	clz	r2, r1
20008586:	eba2 0303 	sub.w	r3, r2, r3
2000858a:	f1c3 031f 	rsb	r3, r3, #31
2000858e:	a204      	add	r2, pc, #16	; (adr r2, 200085a0 <__aeabi_uidiv+0x38>)
20008590:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008594:	f04f 0200 	mov.w	r2, #0
20008598:	469f      	mov	pc, r3
2000859a:	bf00      	nop
2000859c:	f3af 8000 	nop.w
200085a0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200085a4:	bf00      	nop
200085a6:	eb42 0202 	adc.w	r2, r2, r2
200085aa:	bf28      	it	cs
200085ac:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200085b0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200085b4:	bf00      	nop
200085b6:	eb42 0202 	adc.w	r2, r2, r2
200085ba:	bf28      	it	cs
200085bc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200085c0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200085c4:	bf00      	nop
200085c6:	eb42 0202 	adc.w	r2, r2, r2
200085ca:	bf28      	it	cs
200085cc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200085d0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200085d4:	bf00      	nop
200085d6:	eb42 0202 	adc.w	r2, r2, r2
200085da:	bf28      	it	cs
200085dc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200085e0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200085e4:	bf00      	nop
200085e6:	eb42 0202 	adc.w	r2, r2, r2
200085ea:	bf28      	it	cs
200085ec:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
200085f0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
200085f4:	bf00      	nop
200085f6:	eb42 0202 	adc.w	r2, r2, r2
200085fa:	bf28      	it	cs
200085fc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008600:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008604:	bf00      	nop
20008606:	eb42 0202 	adc.w	r2, r2, r2
2000860a:	bf28      	it	cs
2000860c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008610:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008614:	bf00      	nop
20008616:	eb42 0202 	adc.w	r2, r2, r2
2000861a:	bf28      	it	cs
2000861c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008620:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008624:	bf00      	nop
20008626:	eb42 0202 	adc.w	r2, r2, r2
2000862a:	bf28      	it	cs
2000862c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008630:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008634:	bf00      	nop
20008636:	eb42 0202 	adc.w	r2, r2, r2
2000863a:	bf28      	it	cs
2000863c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008640:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008644:	bf00      	nop
20008646:	eb42 0202 	adc.w	r2, r2, r2
2000864a:	bf28      	it	cs
2000864c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008650:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008654:	bf00      	nop
20008656:	eb42 0202 	adc.w	r2, r2, r2
2000865a:	bf28      	it	cs
2000865c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008660:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008664:	bf00      	nop
20008666:	eb42 0202 	adc.w	r2, r2, r2
2000866a:	bf28      	it	cs
2000866c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008670:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008674:	bf00      	nop
20008676:	eb42 0202 	adc.w	r2, r2, r2
2000867a:	bf28      	it	cs
2000867c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008680:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008684:	bf00      	nop
20008686:	eb42 0202 	adc.w	r2, r2, r2
2000868a:	bf28      	it	cs
2000868c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008690:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008694:	bf00      	nop
20008696:	eb42 0202 	adc.w	r2, r2, r2
2000869a:	bf28      	it	cs
2000869c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200086a0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200086a4:	bf00      	nop
200086a6:	eb42 0202 	adc.w	r2, r2, r2
200086aa:	bf28      	it	cs
200086ac:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200086b0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200086b4:	bf00      	nop
200086b6:	eb42 0202 	adc.w	r2, r2, r2
200086ba:	bf28      	it	cs
200086bc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200086c0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200086c4:	bf00      	nop
200086c6:	eb42 0202 	adc.w	r2, r2, r2
200086ca:	bf28      	it	cs
200086cc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200086d0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200086d4:	bf00      	nop
200086d6:	eb42 0202 	adc.w	r2, r2, r2
200086da:	bf28      	it	cs
200086dc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200086e0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200086e4:	bf00      	nop
200086e6:	eb42 0202 	adc.w	r2, r2, r2
200086ea:	bf28      	it	cs
200086ec:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
200086f0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
200086f4:	bf00      	nop
200086f6:	eb42 0202 	adc.w	r2, r2, r2
200086fa:	bf28      	it	cs
200086fc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008700:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008704:	bf00      	nop
20008706:	eb42 0202 	adc.w	r2, r2, r2
2000870a:	bf28      	it	cs
2000870c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008710:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008714:	bf00      	nop
20008716:	eb42 0202 	adc.w	r2, r2, r2
2000871a:	bf28      	it	cs
2000871c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008720:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008724:	bf00      	nop
20008726:	eb42 0202 	adc.w	r2, r2, r2
2000872a:	bf28      	it	cs
2000872c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008730:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008734:	bf00      	nop
20008736:	eb42 0202 	adc.w	r2, r2, r2
2000873a:	bf28      	it	cs
2000873c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008740:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008744:	bf00      	nop
20008746:	eb42 0202 	adc.w	r2, r2, r2
2000874a:	bf28      	it	cs
2000874c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008750:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008754:	bf00      	nop
20008756:	eb42 0202 	adc.w	r2, r2, r2
2000875a:	bf28      	it	cs
2000875c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008760:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008764:	bf00      	nop
20008766:	eb42 0202 	adc.w	r2, r2, r2
2000876a:	bf28      	it	cs
2000876c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008770:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008774:	bf00      	nop
20008776:	eb42 0202 	adc.w	r2, r2, r2
2000877a:	bf28      	it	cs
2000877c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008780:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008784:	bf00      	nop
20008786:	eb42 0202 	adc.w	r2, r2, r2
2000878a:	bf28      	it	cs
2000878c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008790:	ebb0 0f01 	cmp.w	r0, r1
20008794:	bf00      	nop
20008796:	eb42 0202 	adc.w	r2, r2, r2
2000879a:	bf28      	it	cs
2000879c:	eba0 0001 	subcs.w	r0, r0, r1
200087a0:	4610      	mov	r0, r2
200087a2:	4770      	bx	lr
200087a4:	bf0c      	ite	eq
200087a6:	2001      	moveq	r0, #1
200087a8:	2000      	movne	r0, #0
200087aa:	4770      	bx	lr
200087ac:	fab1 f281 	clz	r2, r1
200087b0:	f1c2 021f 	rsb	r2, r2, #31
200087b4:	fa20 f002 	lsr.w	r0, r0, r2
200087b8:	4770      	bx	lr
200087ba:	b108      	cbz	r0, 200087c0 <__aeabi_uidiv+0x258>
200087bc:	f04f 30ff 	mov.w	r0, #4294967295
200087c0:	f000 b80e 	b.w	200087e0 <__aeabi_idiv0>

200087c4 <__aeabi_uidivmod>:
200087c4:	2900      	cmp	r1, #0
200087c6:	d0f8      	beq.n	200087ba <__aeabi_uidiv+0x252>
200087c8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200087cc:	f7ff fecc 	bl	20008568 <__aeabi_uidiv>
200087d0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200087d4:	fb02 f300 	mul.w	r3, r2, r0
200087d8:	eba1 0103 	sub.w	r1, r1, r3
200087dc:	4770      	bx	lr
200087de:	bf00      	nop

200087e0 <__aeabi_idiv0>:
200087e0:	4770      	bx	lr
200087e2:	bf00      	nop

200087e4 <__aeabi_drsub>:
200087e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200087e8:	e002      	b.n	200087f0 <__adddf3>
200087ea:	bf00      	nop

200087ec <__aeabi_dsub>:
200087ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200087f0 <__adddf3>:
200087f0:	b530      	push	{r4, r5, lr}
200087f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
200087f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
200087fa:	ea94 0f05 	teq	r4, r5
200087fe:	bf08      	it	eq
20008800:	ea90 0f02 	teqeq	r0, r2
20008804:	bf1f      	itttt	ne
20008806:	ea54 0c00 	orrsne.w	ip, r4, r0
2000880a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000880e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20008812:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20008816:	f000 80e2 	beq.w	200089de <__adddf3+0x1ee>
2000881a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000881e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20008822:	bfb8      	it	lt
20008824:	426d      	neglt	r5, r5
20008826:	dd0c      	ble.n	20008842 <__adddf3+0x52>
20008828:	442c      	add	r4, r5
2000882a:	ea80 0202 	eor.w	r2, r0, r2
2000882e:	ea81 0303 	eor.w	r3, r1, r3
20008832:	ea82 0000 	eor.w	r0, r2, r0
20008836:	ea83 0101 	eor.w	r1, r3, r1
2000883a:	ea80 0202 	eor.w	r2, r0, r2
2000883e:	ea81 0303 	eor.w	r3, r1, r3
20008842:	2d36      	cmp	r5, #54	; 0x36
20008844:	bf88      	it	hi
20008846:	bd30      	pophi	{r4, r5, pc}
20008848:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000884c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008850:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20008854:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20008858:	d002      	beq.n	20008860 <__adddf3+0x70>
2000885a:	4240      	negs	r0, r0
2000885c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008860:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20008864:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008868:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000886c:	d002      	beq.n	20008874 <__adddf3+0x84>
2000886e:	4252      	negs	r2, r2
20008870:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008874:	ea94 0f05 	teq	r4, r5
20008878:	f000 80a7 	beq.w	200089ca <__adddf3+0x1da>
2000887c:	f1a4 0401 	sub.w	r4, r4, #1
20008880:	f1d5 0e20 	rsbs	lr, r5, #32
20008884:	db0d      	blt.n	200088a2 <__adddf3+0xb2>
20008886:	fa02 fc0e 	lsl.w	ip, r2, lr
2000888a:	fa22 f205 	lsr.w	r2, r2, r5
2000888e:	1880      	adds	r0, r0, r2
20008890:	f141 0100 	adc.w	r1, r1, #0
20008894:	fa03 f20e 	lsl.w	r2, r3, lr
20008898:	1880      	adds	r0, r0, r2
2000889a:	fa43 f305 	asr.w	r3, r3, r5
2000889e:	4159      	adcs	r1, r3
200088a0:	e00e      	b.n	200088c0 <__adddf3+0xd0>
200088a2:	f1a5 0520 	sub.w	r5, r5, #32
200088a6:	f10e 0e20 	add.w	lr, lr, #32
200088aa:	2a01      	cmp	r2, #1
200088ac:	fa03 fc0e 	lsl.w	ip, r3, lr
200088b0:	bf28      	it	cs
200088b2:	f04c 0c02 	orrcs.w	ip, ip, #2
200088b6:	fa43 f305 	asr.w	r3, r3, r5
200088ba:	18c0      	adds	r0, r0, r3
200088bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200088c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200088c4:	d507      	bpl.n	200088d6 <__adddf3+0xe6>
200088c6:	f04f 0e00 	mov.w	lr, #0
200088ca:	f1dc 0c00 	rsbs	ip, ip, #0
200088ce:	eb7e 0000 	sbcs.w	r0, lr, r0
200088d2:	eb6e 0101 	sbc.w	r1, lr, r1
200088d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200088da:	d31b      	bcc.n	20008914 <__adddf3+0x124>
200088dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200088e0:	d30c      	bcc.n	200088fc <__adddf3+0x10c>
200088e2:	0849      	lsrs	r1, r1, #1
200088e4:	ea5f 0030 	movs.w	r0, r0, rrx
200088e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200088ec:	f104 0401 	add.w	r4, r4, #1
200088f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200088f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200088f8:	f080 809a 	bcs.w	20008a30 <__adddf3+0x240>
200088fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20008900:	bf08      	it	eq
20008902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20008906:	f150 0000 	adcs.w	r0, r0, #0
2000890a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000890e:	ea41 0105 	orr.w	r1, r1, r5
20008912:	bd30      	pop	{r4, r5, pc}
20008914:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20008918:	4140      	adcs	r0, r0
2000891a:	eb41 0101 	adc.w	r1, r1, r1
2000891e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008922:	f1a4 0401 	sub.w	r4, r4, #1
20008926:	d1e9      	bne.n	200088fc <__adddf3+0x10c>
20008928:	f091 0f00 	teq	r1, #0
2000892c:	bf04      	itt	eq
2000892e:	4601      	moveq	r1, r0
20008930:	2000      	moveq	r0, #0
20008932:	fab1 f381 	clz	r3, r1
20008936:	bf08      	it	eq
20008938:	3320      	addeq	r3, #32
2000893a:	f1a3 030b 	sub.w	r3, r3, #11
2000893e:	f1b3 0220 	subs.w	r2, r3, #32
20008942:	da0c      	bge.n	2000895e <__adddf3+0x16e>
20008944:	320c      	adds	r2, #12
20008946:	dd08      	ble.n	2000895a <__adddf3+0x16a>
20008948:	f102 0c14 	add.w	ip, r2, #20
2000894c:	f1c2 020c 	rsb	r2, r2, #12
20008950:	fa01 f00c 	lsl.w	r0, r1, ip
20008954:	fa21 f102 	lsr.w	r1, r1, r2
20008958:	e00c      	b.n	20008974 <__adddf3+0x184>
2000895a:	f102 0214 	add.w	r2, r2, #20
2000895e:	bfd8      	it	le
20008960:	f1c2 0c20 	rsble	ip, r2, #32
20008964:	fa01 f102 	lsl.w	r1, r1, r2
20008968:	fa20 fc0c 	lsr.w	ip, r0, ip
2000896c:	bfdc      	itt	le
2000896e:	ea41 010c 	orrle.w	r1, r1, ip
20008972:	4090      	lslle	r0, r2
20008974:	1ae4      	subs	r4, r4, r3
20008976:	bfa2      	ittt	ge
20008978:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000897c:	4329      	orrge	r1, r5
2000897e:	bd30      	popge	{r4, r5, pc}
20008980:	ea6f 0404 	mvn.w	r4, r4
20008984:	3c1f      	subs	r4, #31
20008986:	da1c      	bge.n	200089c2 <__adddf3+0x1d2>
20008988:	340c      	adds	r4, #12
2000898a:	dc0e      	bgt.n	200089aa <__adddf3+0x1ba>
2000898c:	f104 0414 	add.w	r4, r4, #20
20008990:	f1c4 0220 	rsb	r2, r4, #32
20008994:	fa20 f004 	lsr.w	r0, r0, r4
20008998:	fa01 f302 	lsl.w	r3, r1, r2
2000899c:	ea40 0003 	orr.w	r0, r0, r3
200089a0:	fa21 f304 	lsr.w	r3, r1, r4
200089a4:	ea45 0103 	orr.w	r1, r5, r3
200089a8:	bd30      	pop	{r4, r5, pc}
200089aa:	f1c4 040c 	rsb	r4, r4, #12
200089ae:	f1c4 0220 	rsb	r2, r4, #32
200089b2:	fa20 f002 	lsr.w	r0, r0, r2
200089b6:	fa01 f304 	lsl.w	r3, r1, r4
200089ba:	ea40 0003 	orr.w	r0, r0, r3
200089be:	4629      	mov	r1, r5
200089c0:	bd30      	pop	{r4, r5, pc}
200089c2:	fa21 f004 	lsr.w	r0, r1, r4
200089c6:	4629      	mov	r1, r5
200089c8:	bd30      	pop	{r4, r5, pc}
200089ca:	f094 0f00 	teq	r4, #0
200089ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200089d2:	bf06      	itte	eq
200089d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200089d8:	3401      	addeq	r4, #1
200089da:	3d01      	subne	r5, #1
200089dc:	e74e      	b.n	2000887c <__adddf3+0x8c>
200089de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200089e2:	bf18      	it	ne
200089e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200089e8:	d029      	beq.n	20008a3e <__adddf3+0x24e>
200089ea:	ea94 0f05 	teq	r4, r5
200089ee:	bf08      	it	eq
200089f0:	ea90 0f02 	teqeq	r0, r2
200089f4:	d005      	beq.n	20008a02 <__adddf3+0x212>
200089f6:	ea54 0c00 	orrs.w	ip, r4, r0
200089fa:	bf04      	itt	eq
200089fc:	4619      	moveq	r1, r3
200089fe:	4610      	moveq	r0, r2
20008a00:	bd30      	pop	{r4, r5, pc}
20008a02:	ea91 0f03 	teq	r1, r3
20008a06:	bf1e      	ittt	ne
20008a08:	2100      	movne	r1, #0
20008a0a:	2000      	movne	r0, #0
20008a0c:	bd30      	popne	{r4, r5, pc}
20008a0e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20008a12:	d105      	bne.n	20008a20 <__adddf3+0x230>
20008a14:	0040      	lsls	r0, r0, #1
20008a16:	4149      	adcs	r1, r1
20008a18:	bf28      	it	cs
20008a1a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20008a1e:	bd30      	pop	{r4, r5, pc}
20008a20:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20008a24:	bf3c      	itt	cc
20008a26:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20008a2a:	bd30      	popcc	{r4, r5, pc}
20008a2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008a30:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20008a34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008a38:	f04f 0000 	mov.w	r0, #0
20008a3c:	bd30      	pop	{r4, r5, pc}
20008a3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20008a42:	bf1a      	itte	ne
20008a44:	4619      	movne	r1, r3
20008a46:	4610      	movne	r0, r2
20008a48:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20008a4c:	bf1c      	itt	ne
20008a4e:	460b      	movne	r3, r1
20008a50:	4602      	movne	r2, r0
20008a52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008a56:	bf06      	itte	eq
20008a58:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20008a5c:	ea91 0f03 	teqeq	r1, r3
20008a60:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20008a64:	bd30      	pop	{r4, r5, pc}
20008a66:	bf00      	nop

20008a68 <__aeabi_ui2d>:
20008a68:	f090 0f00 	teq	r0, #0
20008a6c:	bf04      	itt	eq
20008a6e:	2100      	moveq	r1, #0
20008a70:	4770      	bxeq	lr
20008a72:	b530      	push	{r4, r5, lr}
20008a74:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008a78:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008a7c:	f04f 0500 	mov.w	r5, #0
20008a80:	f04f 0100 	mov.w	r1, #0
20008a84:	e750      	b.n	20008928 <__adddf3+0x138>
20008a86:	bf00      	nop

20008a88 <__aeabi_i2d>:
20008a88:	f090 0f00 	teq	r0, #0
20008a8c:	bf04      	itt	eq
20008a8e:	2100      	moveq	r1, #0
20008a90:	4770      	bxeq	lr
20008a92:	b530      	push	{r4, r5, lr}
20008a94:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008a98:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008a9c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20008aa0:	bf48      	it	mi
20008aa2:	4240      	negmi	r0, r0
20008aa4:	f04f 0100 	mov.w	r1, #0
20008aa8:	e73e      	b.n	20008928 <__adddf3+0x138>
20008aaa:	bf00      	nop

20008aac <__aeabi_f2d>:
20008aac:	0042      	lsls	r2, r0, #1
20008aae:	ea4f 01e2 	mov.w	r1, r2, asr #3
20008ab2:	ea4f 0131 	mov.w	r1, r1, rrx
20008ab6:	ea4f 7002 	mov.w	r0, r2, lsl #28
20008aba:	bf1f      	itttt	ne
20008abc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20008ac0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008ac4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20008ac8:	4770      	bxne	lr
20008aca:	f092 0f00 	teq	r2, #0
20008ace:	bf14      	ite	ne
20008ad0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008ad4:	4770      	bxeq	lr
20008ad6:	b530      	push	{r4, r5, lr}
20008ad8:	f44f 7460 	mov.w	r4, #896	; 0x380
20008adc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008ae0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008ae4:	e720      	b.n	20008928 <__adddf3+0x138>
20008ae6:	bf00      	nop

20008ae8 <__aeabi_ul2d>:
20008ae8:	ea50 0201 	orrs.w	r2, r0, r1
20008aec:	bf08      	it	eq
20008aee:	4770      	bxeq	lr
20008af0:	b530      	push	{r4, r5, lr}
20008af2:	f04f 0500 	mov.w	r5, #0
20008af6:	e00a      	b.n	20008b0e <__aeabi_l2d+0x16>

20008af8 <__aeabi_l2d>:
20008af8:	ea50 0201 	orrs.w	r2, r0, r1
20008afc:	bf08      	it	eq
20008afe:	4770      	bxeq	lr
20008b00:	b530      	push	{r4, r5, lr}
20008b02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20008b06:	d502      	bpl.n	20008b0e <__aeabi_l2d+0x16>
20008b08:	4240      	negs	r0, r0
20008b0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008b0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008b12:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008b16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20008b1a:	f43f aedc 	beq.w	200088d6 <__adddf3+0xe6>
20008b1e:	f04f 0203 	mov.w	r2, #3
20008b22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008b26:	bf18      	it	ne
20008b28:	3203      	addne	r2, #3
20008b2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008b2e:	bf18      	it	ne
20008b30:	3203      	addne	r2, #3
20008b32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20008b36:	f1c2 0320 	rsb	r3, r2, #32
20008b3a:	fa00 fc03 	lsl.w	ip, r0, r3
20008b3e:	fa20 f002 	lsr.w	r0, r0, r2
20008b42:	fa01 fe03 	lsl.w	lr, r1, r3
20008b46:	ea40 000e 	orr.w	r0, r0, lr
20008b4a:	fa21 f102 	lsr.w	r1, r1, r2
20008b4e:	4414      	add	r4, r2
20008b50:	e6c1      	b.n	200088d6 <__adddf3+0xe6>
20008b52:	bf00      	nop

20008b54 <__aeabi_dmul>:
20008b54:	b570      	push	{r4, r5, r6, lr}
20008b56:	f04f 0cff 	mov.w	ip, #255	; 0xff
20008b5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20008b5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008b62:	bf1d      	ittte	ne
20008b64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008b68:	ea94 0f0c 	teqne	r4, ip
20008b6c:	ea95 0f0c 	teqne	r5, ip
20008b70:	f000 f8de 	bleq	20008d30 <__aeabi_dmul+0x1dc>
20008b74:	442c      	add	r4, r5
20008b76:	ea81 0603 	eor.w	r6, r1, r3
20008b7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20008b7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20008b82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20008b86:	bf18      	it	ne
20008b88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20008b8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008b90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20008b94:	d038      	beq.n	20008c08 <__aeabi_dmul+0xb4>
20008b96:	fba0 ce02 	umull	ip, lr, r0, r2
20008b9a:	f04f 0500 	mov.w	r5, #0
20008b9e:	fbe1 e502 	umlal	lr, r5, r1, r2
20008ba2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20008ba6:	fbe0 e503 	umlal	lr, r5, r0, r3
20008baa:	f04f 0600 	mov.w	r6, #0
20008bae:	fbe1 5603 	umlal	r5, r6, r1, r3
20008bb2:	f09c 0f00 	teq	ip, #0
20008bb6:	bf18      	it	ne
20008bb8:	f04e 0e01 	orrne.w	lr, lr, #1
20008bbc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20008bc0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20008bc4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20008bc8:	d204      	bcs.n	20008bd4 <__aeabi_dmul+0x80>
20008bca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20008bce:	416d      	adcs	r5, r5
20008bd0:	eb46 0606 	adc.w	r6, r6, r6
20008bd4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20008bd8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20008bdc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20008be0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20008be4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20008be8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20008bec:	bf88      	it	hi
20008bee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20008bf2:	d81e      	bhi.n	20008c32 <__aeabi_dmul+0xde>
20008bf4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20008bf8:	bf08      	it	eq
20008bfa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20008bfe:	f150 0000 	adcs.w	r0, r0, #0
20008c02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20008c06:	bd70      	pop	{r4, r5, r6, pc}
20008c08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20008c0c:	ea46 0101 	orr.w	r1, r6, r1
20008c10:	ea40 0002 	orr.w	r0, r0, r2
20008c14:	ea81 0103 	eor.w	r1, r1, r3
20008c18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20008c1c:	bfc2      	ittt	gt
20008c1e:	ebd4 050c 	rsbsgt	r5, r4, ip
20008c22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008c26:	bd70      	popgt	{r4, r5, r6, pc}
20008c28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008c2c:	f04f 0e00 	mov.w	lr, #0
20008c30:	3c01      	subs	r4, #1
20008c32:	f300 80ab 	bgt.w	20008d8c <__aeabi_dmul+0x238>
20008c36:	f114 0f36 	cmn.w	r4, #54	; 0x36
20008c3a:	bfde      	ittt	le
20008c3c:	2000      	movle	r0, #0
20008c3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20008c42:	bd70      	pople	{r4, r5, r6, pc}
20008c44:	f1c4 0400 	rsb	r4, r4, #0
20008c48:	3c20      	subs	r4, #32
20008c4a:	da35      	bge.n	20008cb8 <__aeabi_dmul+0x164>
20008c4c:	340c      	adds	r4, #12
20008c4e:	dc1b      	bgt.n	20008c88 <__aeabi_dmul+0x134>
20008c50:	f104 0414 	add.w	r4, r4, #20
20008c54:	f1c4 0520 	rsb	r5, r4, #32
20008c58:	fa00 f305 	lsl.w	r3, r0, r5
20008c5c:	fa20 f004 	lsr.w	r0, r0, r4
20008c60:	fa01 f205 	lsl.w	r2, r1, r5
20008c64:	ea40 0002 	orr.w	r0, r0, r2
20008c68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20008c6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008c74:	fa21 f604 	lsr.w	r6, r1, r4
20008c78:	eb42 0106 	adc.w	r1, r2, r6
20008c7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008c80:	bf08      	it	eq
20008c82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008c86:	bd70      	pop	{r4, r5, r6, pc}
20008c88:	f1c4 040c 	rsb	r4, r4, #12
20008c8c:	f1c4 0520 	rsb	r5, r4, #32
20008c90:	fa00 f304 	lsl.w	r3, r0, r4
20008c94:	fa20 f005 	lsr.w	r0, r0, r5
20008c98:	fa01 f204 	lsl.w	r2, r1, r4
20008c9c:	ea40 0002 	orr.w	r0, r0, r2
20008ca0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008ca4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008ca8:	f141 0100 	adc.w	r1, r1, #0
20008cac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008cb0:	bf08      	it	eq
20008cb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008cb6:	bd70      	pop	{r4, r5, r6, pc}
20008cb8:	f1c4 0520 	rsb	r5, r4, #32
20008cbc:	fa00 f205 	lsl.w	r2, r0, r5
20008cc0:	ea4e 0e02 	orr.w	lr, lr, r2
20008cc4:	fa20 f304 	lsr.w	r3, r0, r4
20008cc8:	fa01 f205 	lsl.w	r2, r1, r5
20008ccc:	ea43 0302 	orr.w	r3, r3, r2
20008cd0:	fa21 f004 	lsr.w	r0, r1, r4
20008cd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008cd8:	fa21 f204 	lsr.w	r2, r1, r4
20008cdc:	ea20 0002 	bic.w	r0, r0, r2
20008ce0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20008ce4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008ce8:	bf08      	it	eq
20008cea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008cee:	bd70      	pop	{r4, r5, r6, pc}
20008cf0:	f094 0f00 	teq	r4, #0
20008cf4:	d10f      	bne.n	20008d16 <__aeabi_dmul+0x1c2>
20008cf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20008cfa:	0040      	lsls	r0, r0, #1
20008cfc:	eb41 0101 	adc.w	r1, r1, r1
20008d00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008d04:	bf08      	it	eq
20008d06:	3c01      	subeq	r4, #1
20008d08:	d0f7      	beq.n	20008cfa <__aeabi_dmul+0x1a6>
20008d0a:	ea41 0106 	orr.w	r1, r1, r6
20008d0e:	f095 0f00 	teq	r5, #0
20008d12:	bf18      	it	ne
20008d14:	4770      	bxne	lr
20008d16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20008d1a:	0052      	lsls	r2, r2, #1
20008d1c:	eb43 0303 	adc.w	r3, r3, r3
20008d20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20008d24:	bf08      	it	eq
20008d26:	3d01      	subeq	r5, #1
20008d28:	d0f7      	beq.n	20008d1a <__aeabi_dmul+0x1c6>
20008d2a:	ea43 0306 	orr.w	r3, r3, r6
20008d2e:	4770      	bx	lr
20008d30:	ea94 0f0c 	teq	r4, ip
20008d34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008d38:	bf18      	it	ne
20008d3a:	ea95 0f0c 	teqne	r5, ip
20008d3e:	d00c      	beq.n	20008d5a <__aeabi_dmul+0x206>
20008d40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008d44:	bf18      	it	ne
20008d46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008d4a:	d1d1      	bne.n	20008cf0 <__aeabi_dmul+0x19c>
20008d4c:	ea81 0103 	eor.w	r1, r1, r3
20008d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008d54:	f04f 0000 	mov.w	r0, #0
20008d58:	bd70      	pop	{r4, r5, r6, pc}
20008d5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008d5e:	bf06      	itte	eq
20008d60:	4610      	moveq	r0, r2
20008d62:	4619      	moveq	r1, r3
20008d64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008d68:	d019      	beq.n	20008d9e <__aeabi_dmul+0x24a>
20008d6a:	ea94 0f0c 	teq	r4, ip
20008d6e:	d102      	bne.n	20008d76 <__aeabi_dmul+0x222>
20008d70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20008d74:	d113      	bne.n	20008d9e <__aeabi_dmul+0x24a>
20008d76:	ea95 0f0c 	teq	r5, ip
20008d7a:	d105      	bne.n	20008d88 <__aeabi_dmul+0x234>
20008d7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20008d80:	bf1c      	itt	ne
20008d82:	4610      	movne	r0, r2
20008d84:	4619      	movne	r1, r3
20008d86:	d10a      	bne.n	20008d9e <__aeabi_dmul+0x24a>
20008d88:	ea81 0103 	eor.w	r1, r1, r3
20008d8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008d90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008d94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008d98:	f04f 0000 	mov.w	r0, #0
20008d9c:	bd70      	pop	{r4, r5, r6, pc}
20008d9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008da2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20008da6:	bd70      	pop	{r4, r5, r6, pc}

20008da8 <__aeabi_ddiv>:
20008da8:	b570      	push	{r4, r5, r6, lr}
20008daa:	f04f 0cff 	mov.w	ip, #255	; 0xff
20008dae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20008db2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008db6:	bf1d      	ittte	ne
20008db8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008dbc:	ea94 0f0c 	teqne	r4, ip
20008dc0:	ea95 0f0c 	teqne	r5, ip
20008dc4:	f000 f8a7 	bleq	20008f16 <__aeabi_ddiv+0x16e>
20008dc8:	eba4 0405 	sub.w	r4, r4, r5
20008dcc:	ea81 0e03 	eor.w	lr, r1, r3
20008dd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008dd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008dd8:	f000 8088 	beq.w	20008eec <__aeabi_ddiv+0x144>
20008ddc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008de0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20008de4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20008de8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20008dec:	ea4f 2202 	mov.w	r2, r2, lsl #8
20008df0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20008df4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20008df8:	ea4f 2600 	mov.w	r6, r0, lsl #8
20008dfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20008e00:	429d      	cmp	r5, r3
20008e02:	bf08      	it	eq
20008e04:	4296      	cmpeq	r6, r2
20008e06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20008e0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20008e0e:	d202      	bcs.n	20008e16 <__aeabi_ddiv+0x6e>
20008e10:	085b      	lsrs	r3, r3, #1
20008e12:	ea4f 0232 	mov.w	r2, r2, rrx
20008e16:	1ab6      	subs	r6, r6, r2
20008e18:	eb65 0503 	sbc.w	r5, r5, r3
20008e1c:	085b      	lsrs	r3, r3, #1
20008e1e:	ea4f 0232 	mov.w	r2, r2, rrx
20008e22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20008e26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20008e2a:	ebb6 0e02 	subs.w	lr, r6, r2
20008e2e:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e32:	bf22      	ittt	cs
20008e34:	1ab6      	subcs	r6, r6, r2
20008e36:	4675      	movcs	r5, lr
20008e38:	ea40 000c 	orrcs.w	r0, r0, ip
20008e3c:	085b      	lsrs	r3, r3, #1
20008e3e:	ea4f 0232 	mov.w	r2, r2, rrx
20008e42:	ebb6 0e02 	subs.w	lr, r6, r2
20008e46:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e4a:	bf22      	ittt	cs
20008e4c:	1ab6      	subcs	r6, r6, r2
20008e4e:	4675      	movcs	r5, lr
20008e50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20008e54:	085b      	lsrs	r3, r3, #1
20008e56:	ea4f 0232 	mov.w	r2, r2, rrx
20008e5a:	ebb6 0e02 	subs.w	lr, r6, r2
20008e5e:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e62:	bf22      	ittt	cs
20008e64:	1ab6      	subcs	r6, r6, r2
20008e66:	4675      	movcs	r5, lr
20008e68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20008e6c:	085b      	lsrs	r3, r3, #1
20008e6e:	ea4f 0232 	mov.w	r2, r2, rrx
20008e72:	ebb6 0e02 	subs.w	lr, r6, r2
20008e76:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e7a:	bf22      	ittt	cs
20008e7c:	1ab6      	subcs	r6, r6, r2
20008e7e:	4675      	movcs	r5, lr
20008e80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20008e84:	ea55 0e06 	orrs.w	lr, r5, r6
20008e88:	d018      	beq.n	20008ebc <__aeabi_ddiv+0x114>
20008e8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
20008e8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20008e92:	ea4f 1606 	mov.w	r6, r6, lsl #4
20008e96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20008e9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20008e9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008ea2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20008ea6:	d1c0      	bne.n	20008e2a <__aeabi_ddiv+0x82>
20008ea8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008eac:	d10b      	bne.n	20008ec6 <__aeabi_ddiv+0x11e>
20008eae:	ea41 0100 	orr.w	r1, r1, r0
20008eb2:	f04f 0000 	mov.w	r0, #0
20008eb6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20008eba:	e7b6      	b.n	20008e2a <__aeabi_ddiv+0x82>
20008ebc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008ec0:	bf04      	itt	eq
20008ec2:	4301      	orreq	r1, r0
20008ec4:	2000      	moveq	r0, #0
20008ec6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20008eca:	bf88      	it	hi
20008ecc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20008ed0:	f63f aeaf 	bhi.w	20008c32 <__aeabi_dmul+0xde>
20008ed4:	ebb5 0c03 	subs.w	ip, r5, r3
20008ed8:	bf04      	itt	eq
20008eda:	ebb6 0c02 	subseq.w	ip, r6, r2
20008ede:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20008ee2:	f150 0000 	adcs.w	r0, r0, #0
20008ee6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20008eea:	bd70      	pop	{r4, r5, r6, pc}
20008eec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20008ef0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20008ef4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20008ef8:	bfc2      	ittt	gt
20008efa:	ebd4 050c 	rsbsgt	r5, r4, ip
20008efe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008f02:	bd70      	popgt	{r4, r5, r6, pc}
20008f04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008f08:	f04f 0e00 	mov.w	lr, #0
20008f0c:	3c01      	subs	r4, #1
20008f0e:	e690      	b.n	20008c32 <__aeabi_dmul+0xde>
20008f10:	ea45 0e06 	orr.w	lr, r5, r6
20008f14:	e68d      	b.n	20008c32 <__aeabi_dmul+0xde>
20008f16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008f1a:	ea94 0f0c 	teq	r4, ip
20008f1e:	bf08      	it	eq
20008f20:	ea95 0f0c 	teqeq	r5, ip
20008f24:	f43f af3b 	beq.w	20008d9e <__aeabi_dmul+0x24a>
20008f28:	ea94 0f0c 	teq	r4, ip
20008f2c:	d10a      	bne.n	20008f44 <__aeabi_ddiv+0x19c>
20008f2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008f32:	f47f af34 	bne.w	20008d9e <__aeabi_dmul+0x24a>
20008f36:	ea95 0f0c 	teq	r5, ip
20008f3a:	f47f af25 	bne.w	20008d88 <__aeabi_dmul+0x234>
20008f3e:	4610      	mov	r0, r2
20008f40:	4619      	mov	r1, r3
20008f42:	e72c      	b.n	20008d9e <__aeabi_dmul+0x24a>
20008f44:	ea95 0f0c 	teq	r5, ip
20008f48:	d106      	bne.n	20008f58 <__aeabi_ddiv+0x1b0>
20008f4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008f4e:	f43f aefd 	beq.w	20008d4c <__aeabi_dmul+0x1f8>
20008f52:	4610      	mov	r0, r2
20008f54:	4619      	mov	r1, r3
20008f56:	e722      	b.n	20008d9e <__aeabi_dmul+0x24a>
20008f58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008f5c:	bf18      	it	ne
20008f5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008f62:	f47f aec5 	bne.w	20008cf0 <__aeabi_dmul+0x19c>
20008f66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20008f6a:	f47f af0d 	bne.w	20008d88 <__aeabi_dmul+0x234>
20008f6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20008f72:	f47f aeeb 	bne.w	20008d4c <__aeabi_dmul+0x1f8>
20008f76:	e712      	b.n	20008d9e <__aeabi_dmul+0x24a>

20008f78 <__gedf2>:
20008f78:	f04f 3cff 	mov.w	ip, #4294967295
20008f7c:	e006      	b.n	20008f8c <__cmpdf2+0x4>
20008f7e:	bf00      	nop

20008f80 <__ledf2>:
20008f80:	f04f 0c01 	mov.w	ip, #1
20008f84:	e002      	b.n	20008f8c <__cmpdf2+0x4>
20008f86:	bf00      	nop

20008f88 <__cmpdf2>:
20008f88:	f04f 0c01 	mov.w	ip, #1
20008f8c:	f84d cd04 	str.w	ip, [sp, #-4]!
20008f90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008f94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008f9c:	bf18      	it	ne
20008f9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008fa2:	d01b      	beq.n	20008fdc <__cmpdf2+0x54>
20008fa4:	b001      	add	sp, #4
20008fa6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008faa:	bf0c      	ite	eq
20008fac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008fb0:	ea91 0f03 	teqne	r1, r3
20008fb4:	bf02      	ittt	eq
20008fb6:	ea90 0f02 	teqeq	r0, r2
20008fba:	2000      	moveq	r0, #0
20008fbc:	4770      	bxeq	lr
20008fbe:	f110 0f00 	cmn.w	r0, #0
20008fc2:	ea91 0f03 	teq	r1, r3
20008fc6:	bf58      	it	pl
20008fc8:	4299      	cmppl	r1, r3
20008fca:	bf08      	it	eq
20008fcc:	4290      	cmpeq	r0, r2
20008fce:	bf2c      	ite	cs
20008fd0:	17d8      	asrcs	r0, r3, #31
20008fd2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008fd6:	f040 0001 	orr.w	r0, r0, #1
20008fda:	4770      	bx	lr
20008fdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008fe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008fe4:	d102      	bne.n	20008fec <__cmpdf2+0x64>
20008fe6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008fea:	d107      	bne.n	20008ffc <__cmpdf2+0x74>
20008fec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008ff0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008ff4:	d1d6      	bne.n	20008fa4 <__cmpdf2+0x1c>
20008ff6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008ffa:	d0d3      	beq.n	20008fa4 <__cmpdf2+0x1c>
20008ffc:	f85d 0b04 	ldr.w	r0, [sp], #4
20009000:	4770      	bx	lr
20009002:	bf00      	nop

20009004 <__aeabi_cdrcmple>:
20009004:	4684      	mov	ip, r0
20009006:	4610      	mov	r0, r2
20009008:	4662      	mov	r2, ip
2000900a:	468c      	mov	ip, r1
2000900c:	4619      	mov	r1, r3
2000900e:	4663      	mov	r3, ip
20009010:	e000      	b.n	20009014 <__aeabi_cdcmpeq>
20009012:	bf00      	nop

20009014 <__aeabi_cdcmpeq>:
20009014:	b501      	push	{r0, lr}
20009016:	f7ff ffb7 	bl	20008f88 <__cmpdf2>
2000901a:	2800      	cmp	r0, #0
2000901c:	bf48      	it	mi
2000901e:	f110 0f00 	cmnmi.w	r0, #0
20009022:	bd01      	pop	{r0, pc}

20009024 <__aeabi_dcmpeq>:
20009024:	f84d ed08 	str.w	lr, [sp, #-8]!
20009028:	f7ff fff4 	bl	20009014 <__aeabi_cdcmpeq>
2000902c:	bf0c      	ite	eq
2000902e:	2001      	moveq	r0, #1
20009030:	2000      	movne	r0, #0
20009032:	f85d fb08 	ldr.w	pc, [sp], #8
20009036:	bf00      	nop

20009038 <__aeabi_dcmplt>:
20009038:	f84d ed08 	str.w	lr, [sp, #-8]!
2000903c:	f7ff ffea 	bl	20009014 <__aeabi_cdcmpeq>
20009040:	bf34      	ite	cc
20009042:	2001      	movcc	r0, #1
20009044:	2000      	movcs	r0, #0
20009046:	f85d fb08 	ldr.w	pc, [sp], #8
2000904a:	bf00      	nop

2000904c <__aeabi_dcmple>:
2000904c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009050:	f7ff ffe0 	bl	20009014 <__aeabi_cdcmpeq>
20009054:	bf94      	ite	ls
20009056:	2001      	movls	r0, #1
20009058:	2000      	movhi	r0, #0
2000905a:	f85d fb08 	ldr.w	pc, [sp], #8
2000905e:	bf00      	nop

20009060 <__aeabi_dcmpge>:
20009060:	f84d ed08 	str.w	lr, [sp, #-8]!
20009064:	f7ff ffce 	bl	20009004 <__aeabi_cdrcmple>
20009068:	bf94      	ite	ls
2000906a:	2001      	movls	r0, #1
2000906c:	2000      	movhi	r0, #0
2000906e:	f85d fb08 	ldr.w	pc, [sp], #8
20009072:	bf00      	nop

20009074 <__aeabi_dcmpgt>:
20009074:	f84d ed08 	str.w	lr, [sp, #-8]!
20009078:	f7ff ffc4 	bl	20009004 <__aeabi_cdrcmple>
2000907c:	bf34      	ite	cc
2000907e:	2001      	movcc	r0, #1
20009080:	2000      	movcs	r0, #0
20009082:	f85d fb08 	ldr.w	pc, [sp], #8
20009086:	bf00      	nop

20009088 <__aeabi_d2iz>:
20009088:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000908c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009090:	d215      	bcs.n	200090be <__aeabi_d2iz+0x36>
20009092:	d511      	bpl.n	200090b8 <__aeabi_d2iz+0x30>
20009094:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009098:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000909c:	d912      	bls.n	200090c4 <__aeabi_d2iz+0x3c>
2000909e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200090a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200090a6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200090aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200090ae:	fa23 f002 	lsr.w	r0, r3, r2
200090b2:	bf18      	it	ne
200090b4:	4240      	negne	r0, r0
200090b6:	4770      	bx	lr
200090b8:	f04f 0000 	mov.w	r0, #0
200090bc:	4770      	bx	lr
200090be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200090c2:	d105      	bne.n	200090d0 <__aeabi_d2iz+0x48>
200090c4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200090c8:	bf08      	it	eq
200090ca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200090ce:	4770      	bx	lr
200090d0:	f04f 0000 	mov.w	r0, #0
200090d4:	4770      	bx	lr
200090d6:	bf00      	nop

200090d8 <__aeabi_uldivmod>:
200090d8:	b94b      	cbnz	r3, 200090ee <__aeabi_uldivmod+0x16>
200090da:	b942      	cbnz	r2, 200090ee <__aeabi_uldivmod+0x16>
200090dc:	2900      	cmp	r1, #0
200090de:	bf08      	it	eq
200090e0:	2800      	cmpeq	r0, #0
200090e2:	d002      	beq.n	200090ea <__aeabi_uldivmod+0x12>
200090e4:	f04f 31ff 	mov.w	r1, #4294967295
200090e8:	4608      	mov	r0, r1
200090ea:	f7ff bb79 	b.w	200087e0 <__aeabi_idiv0>
200090ee:	b082      	sub	sp, #8
200090f0:	46ec      	mov	ip, sp
200090f2:	e92d 5000 	stmdb	sp!, {ip, lr}
200090f6:	f000 f805 	bl	20009104 <__gnu_uldivmod_helper>
200090fa:	f8dd e004 	ldr.w	lr, [sp, #4]
200090fe:	b002      	add	sp, #8
20009100:	bc0c      	pop	{r2, r3}
20009102:	4770      	bx	lr

20009104 <__gnu_uldivmod_helper>:
20009104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009106:	4614      	mov	r4, r2
20009108:	461d      	mov	r5, r3
2000910a:	4606      	mov	r6, r0
2000910c:	460f      	mov	r7, r1
2000910e:	f000 f9d7 	bl	200094c0 <__udivdi3>
20009112:	fb00 f505 	mul.w	r5, r0, r5
20009116:	fba0 2304 	umull	r2, r3, r0, r4
2000911a:	fb04 5401 	mla	r4, r4, r1, r5
2000911e:	18e3      	adds	r3, r4, r3
20009120:	1ab6      	subs	r6, r6, r2
20009122:	eb67 0703 	sbc.w	r7, r7, r3
20009126:	9b06      	ldr	r3, [sp, #24]
20009128:	e9c3 6700 	strd	r6, r7, [r3]
2000912c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000912e:	bf00      	nop

20009130 <__gnu_ldivmod_helper>:
20009130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009132:	4614      	mov	r4, r2
20009134:	461d      	mov	r5, r3
20009136:	4606      	mov	r6, r0
20009138:	460f      	mov	r7, r1
2000913a:	f000 f80f 	bl	2000915c <__divdi3>
2000913e:	fb00 f505 	mul.w	r5, r0, r5
20009142:	fba0 2304 	umull	r2, r3, r0, r4
20009146:	fb04 5401 	mla	r4, r4, r1, r5
2000914a:	18e3      	adds	r3, r4, r3
2000914c:	1ab6      	subs	r6, r6, r2
2000914e:	eb67 0703 	sbc.w	r7, r7, r3
20009152:	9b06      	ldr	r3, [sp, #24]
20009154:	e9c3 6700 	strd	r6, r7, [r3]
20009158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000915a:	bf00      	nop

2000915c <__divdi3>:
2000915c:	2900      	cmp	r1, #0
2000915e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009162:	b085      	sub	sp, #20
20009164:	f2c0 80c8 	blt.w	200092f8 <__divdi3+0x19c>
20009168:	2600      	movs	r6, #0
2000916a:	2b00      	cmp	r3, #0
2000916c:	f2c0 80bf 	blt.w	200092ee <__divdi3+0x192>
20009170:	4689      	mov	r9, r1
20009172:	4614      	mov	r4, r2
20009174:	4605      	mov	r5, r0
20009176:	469b      	mov	fp, r3
20009178:	2b00      	cmp	r3, #0
2000917a:	d14a      	bne.n	20009212 <__divdi3+0xb6>
2000917c:	428a      	cmp	r2, r1
2000917e:	d957      	bls.n	20009230 <__divdi3+0xd4>
20009180:	fab2 f382 	clz	r3, r2
20009184:	b153      	cbz	r3, 2000919c <__divdi3+0x40>
20009186:	f1c3 0020 	rsb	r0, r3, #32
2000918a:	fa01 f903 	lsl.w	r9, r1, r3
2000918e:	fa25 f800 	lsr.w	r8, r5, r0
20009192:	fa12 f403 	lsls.w	r4, r2, r3
20009196:	409d      	lsls	r5, r3
20009198:	ea48 0909 	orr.w	r9, r8, r9
2000919c:	0c27      	lsrs	r7, r4, #16
2000919e:	4648      	mov	r0, r9
200091a0:	4639      	mov	r1, r7
200091a2:	fa1f fb84 	uxth.w	fp, r4
200091a6:	f7ff f9df 	bl	20008568 <__aeabi_uidiv>
200091aa:	4639      	mov	r1, r7
200091ac:	4682      	mov	sl, r0
200091ae:	4648      	mov	r0, r9
200091b0:	f7ff fb08 	bl	200087c4 <__aeabi_uidivmod>
200091b4:	0c2a      	lsrs	r2, r5, #16
200091b6:	fb0b f30a 	mul.w	r3, fp, sl
200091ba:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200091be:	454b      	cmp	r3, r9
200091c0:	d909      	bls.n	200091d6 <__divdi3+0x7a>
200091c2:	eb19 0904 	adds.w	r9, r9, r4
200091c6:	f10a 3aff 	add.w	sl, sl, #4294967295
200091ca:	d204      	bcs.n	200091d6 <__divdi3+0x7a>
200091cc:	454b      	cmp	r3, r9
200091ce:	bf84      	itt	hi
200091d0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200091d4:	44a1      	addhi	r9, r4
200091d6:	ebc3 0909 	rsb	r9, r3, r9
200091da:	4639      	mov	r1, r7
200091dc:	4648      	mov	r0, r9
200091de:	b2ad      	uxth	r5, r5
200091e0:	f7ff f9c2 	bl	20008568 <__aeabi_uidiv>
200091e4:	4639      	mov	r1, r7
200091e6:	4680      	mov	r8, r0
200091e8:	4648      	mov	r0, r9
200091ea:	f7ff faeb 	bl	200087c4 <__aeabi_uidivmod>
200091ee:	fb0b fb08 	mul.w	fp, fp, r8
200091f2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200091f6:	45ab      	cmp	fp, r5
200091f8:	d907      	bls.n	2000920a <__divdi3+0xae>
200091fa:	192d      	adds	r5, r5, r4
200091fc:	f108 38ff 	add.w	r8, r8, #4294967295
20009200:	d203      	bcs.n	2000920a <__divdi3+0xae>
20009202:	45ab      	cmp	fp, r5
20009204:	bf88      	it	hi
20009206:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000920a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000920e:	2700      	movs	r7, #0
20009210:	e003      	b.n	2000921a <__divdi3+0xbe>
20009212:	428b      	cmp	r3, r1
20009214:	d957      	bls.n	200092c6 <__divdi3+0x16a>
20009216:	2700      	movs	r7, #0
20009218:	46b8      	mov	r8, r7
2000921a:	4642      	mov	r2, r8
2000921c:	463b      	mov	r3, r7
2000921e:	b116      	cbz	r6, 20009226 <__divdi3+0xca>
20009220:	4252      	negs	r2, r2
20009222:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009226:	4619      	mov	r1, r3
20009228:	4610      	mov	r0, r2
2000922a:	b005      	add	sp, #20
2000922c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009230:	b922      	cbnz	r2, 2000923c <__divdi3+0xe0>
20009232:	4611      	mov	r1, r2
20009234:	2001      	movs	r0, #1
20009236:	f7ff f997 	bl	20008568 <__aeabi_uidiv>
2000923a:	4604      	mov	r4, r0
2000923c:	fab4 f884 	clz	r8, r4
20009240:	f1b8 0f00 	cmp.w	r8, #0
20009244:	d15e      	bne.n	20009304 <__divdi3+0x1a8>
20009246:	ebc4 0809 	rsb	r8, r4, r9
2000924a:	0c27      	lsrs	r7, r4, #16
2000924c:	fa1f f984 	uxth.w	r9, r4
20009250:	2101      	movs	r1, #1
20009252:	9102      	str	r1, [sp, #8]
20009254:	4639      	mov	r1, r7
20009256:	4640      	mov	r0, r8
20009258:	f7ff f986 	bl	20008568 <__aeabi_uidiv>
2000925c:	4639      	mov	r1, r7
2000925e:	4682      	mov	sl, r0
20009260:	4640      	mov	r0, r8
20009262:	f7ff faaf 	bl	200087c4 <__aeabi_uidivmod>
20009266:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000926a:	fb09 f30a 	mul.w	r3, r9, sl
2000926e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009272:	455b      	cmp	r3, fp
20009274:	d909      	bls.n	2000928a <__divdi3+0x12e>
20009276:	eb1b 0b04 	adds.w	fp, fp, r4
2000927a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000927e:	d204      	bcs.n	2000928a <__divdi3+0x12e>
20009280:	455b      	cmp	r3, fp
20009282:	bf84      	itt	hi
20009284:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009288:	44a3      	addhi	fp, r4
2000928a:	ebc3 0b0b 	rsb	fp, r3, fp
2000928e:	4639      	mov	r1, r7
20009290:	4658      	mov	r0, fp
20009292:	b2ad      	uxth	r5, r5
20009294:	f7ff f968 	bl	20008568 <__aeabi_uidiv>
20009298:	4639      	mov	r1, r7
2000929a:	4680      	mov	r8, r0
2000929c:	4658      	mov	r0, fp
2000929e:	f7ff fa91 	bl	200087c4 <__aeabi_uidivmod>
200092a2:	fb09 f908 	mul.w	r9, r9, r8
200092a6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200092aa:	45a9      	cmp	r9, r5
200092ac:	d907      	bls.n	200092be <__divdi3+0x162>
200092ae:	192d      	adds	r5, r5, r4
200092b0:	f108 38ff 	add.w	r8, r8, #4294967295
200092b4:	d203      	bcs.n	200092be <__divdi3+0x162>
200092b6:	45a9      	cmp	r9, r5
200092b8:	bf88      	it	hi
200092ba:	f108 38ff 	addhi.w	r8, r8, #4294967295
200092be:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200092c2:	9f02      	ldr	r7, [sp, #8]
200092c4:	e7a9      	b.n	2000921a <__divdi3+0xbe>
200092c6:	fab3 f783 	clz	r7, r3
200092ca:	2f00      	cmp	r7, #0
200092cc:	d168      	bne.n	200093a0 <__divdi3+0x244>
200092ce:	428b      	cmp	r3, r1
200092d0:	bf2c      	ite	cs
200092d2:	f04f 0900 	movcs.w	r9, #0
200092d6:	f04f 0901 	movcc.w	r9, #1
200092da:	4282      	cmp	r2, r0
200092dc:	bf8c      	ite	hi
200092de:	464c      	movhi	r4, r9
200092e0:	f049 0401 	orrls.w	r4, r9, #1
200092e4:	2c00      	cmp	r4, #0
200092e6:	d096      	beq.n	20009216 <__divdi3+0xba>
200092e8:	f04f 0801 	mov.w	r8, #1
200092ec:	e795      	b.n	2000921a <__divdi3+0xbe>
200092ee:	4252      	negs	r2, r2
200092f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200092f4:	43f6      	mvns	r6, r6
200092f6:	e73b      	b.n	20009170 <__divdi3+0x14>
200092f8:	4240      	negs	r0, r0
200092fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200092fe:	f04f 36ff 	mov.w	r6, #4294967295
20009302:	e732      	b.n	2000916a <__divdi3+0xe>
20009304:	fa04 f408 	lsl.w	r4, r4, r8
20009308:	f1c8 0720 	rsb	r7, r8, #32
2000930c:	fa35 f307 	lsrs.w	r3, r5, r7
20009310:	fa29 fa07 	lsr.w	sl, r9, r7
20009314:	0c27      	lsrs	r7, r4, #16
20009316:	fa09 fb08 	lsl.w	fp, r9, r8
2000931a:	4639      	mov	r1, r7
2000931c:	4650      	mov	r0, sl
2000931e:	ea43 020b 	orr.w	r2, r3, fp
20009322:	9202      	str	r2, [sp, #8]
20009324:	f7ff f920 	bl	20008568 <__aeabi_uidiv>
20009328:	4639      	mov	r1, r7
2000932a:	fa1f f984 	uxth.w	r9, r4
2000932e:	4683      	mov	fp, r0
20009330:	4650      	mov	r0, sl
20009332:	f7ff fa47 	bl	200087c4 <__aeabi_uidivmod>
20009336:	9802      	ldr	r0, [sp, #8]
20009338:	fb09 f20b 	mul.w	r2, r9, fp
2000933c:	0c03      	lsrs	r3, r0, #16
2000933e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009342:	429a      	cmp	r2, r3
20009344:	d904      	bls.n	20009350 <__divdi3+0x1f4>
20009346:	191b      	adds	r3, r3, r4
20009348:	f10b 3bff 	add.w	fp, fp, #4294967295
2000934c:	f0c0 80b1 	bcc.w	200094b2 <__divdi3+0x356>
20009350:	1a9b      	subs	r3, r3, r2
20009352:	4639      	mov	r1, r7
20009354:	4618      	mov	r0, r3
20009356:	9301      	str	r3, [sp, #4]
20009358:	f7ff f906 	bl	20008568 <__aeabi_uidiv>
2000935c:	9901      	ldr	r1, [sp, #4]
2000935e:	4682      	mov	sl, r0
20009360:	4608      	mov	r0, r1
20009362:	4639      	mov	r1, r7
20009364:	f7ff fa2e 	bl	200087c4 <__aeabi_uidivmod>
20009368:	f8dd c008 	ldr.w	ip, [sp, #8]
2000936c:	fb09 f30a 	mul.w	r3, r9, sl
20009370:	fa1f f08c 	uxth.w	r0, ip
20009374:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009378:	4293      	cmp	r3, r2
2000937a:	d908      	bls.n	2000938e <__divdi3+0x232>
2000937c:	1912      	adds	r2, r2, r4
2000937e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009382:	d204      	bcs.n	2000938e <__divdi3+0x232>
20009384:	4293      	cmp	r3, r2
20009386:	bf84      	itt	hi
20009388:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000938c:	1912      	addhi	r2, r2, r4
2000938e:	fa05 f508 	lsl.w	r5, r5, r8
20009392:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009396:	ebc3 0802 	rsb	r8, r3, r2
2000939a:	f8cd e008 	str.w	lr, [sp, #8]
2000939e:	e759      	b.n	20009254 <__divdi3+0xf8>
200093a0:	f1c7 0020 	rsb	r0, r7, #32
200093a4:	fa03 fa07 	lsl.w	sl, r3, r7
200093a8:	40c2      	lsrs	r2, r0
200093aa:	fa35 f300 	lsrs.w	r3, r5, r0
200093ae:	ea42 0b0a 	orr.w	fp, r2, sl
200093b2:	fa21 f800 	lsr.w	r8, r1, r0
200093b6:	fa01 f907 	lsl.w	r9, r1, r7
200093ba:	4640      	mov	r0, r8
200093bc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200093c0:	ea43 0109 	orr.w	r1, r3, r9
200093c4:	9102      	str	r1, [sp, #8]
200093c6:	4651      	mov	r1, sl
200093c8:	fa1f f28b 	uxth.w	r2, fp
200093cc:	9203      	str	r2, [sp, #12]
200093ce:	f7ff f8cb 	bl	20008568 <__aeabi_uidiv>
200093d2:	4651      	mov	r1, sl
200093d4:	4681      	mov	r9, r0
200093d6:	4640      	mov	r0, r8
200093d8:	f7ff f9f4 	bl	200087c4 <__aeabi_uidivmod>
200093dc:	9b03      	ldr	r3, [sp, #12]
200093de:	f8dd c008 	ldr.w	ip, [sp, #8]
200093e2:	fb03 f209 	mul.w	r2, r3, r9
200093e6:	ea4f 401c 	mov.w	r0, ip, lsr #16
200093ea:	fa14 f307 	lsls.w	r3, r4, r7
200093ee:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200093f2:	42a2      	cmp	r2, r4
200093f4:	d904      	bls.n	20009400 <__divdi3+0x2a4>
200093f6:	eb14 040b 	adds.w	r4, r4, fp
200093fa:	f109 39ff 	add.w	r9, r9, #4294967295
200093fe:	d352      	bcc.n	200094a6 <__divdi3+0x34a>
20009400:	1aa4      	subs	r4, r4, r2
20009402:	4651      	mov	r1, sl
20009404:	4620      	mov	r0, r4
20009406:	9301      	str	r3, [sp, #4]
20009408:	f7ff f8ae 	bl	20008568 <__aeabi_uidiv>
2000940c:	4651      	mov	r1, sl
2000940e:	4680      	mov	r8, r0
20009410:	4620      	mov	r0, r4
20009412:	f7ff f9d7 	bl	200087c4 <__aeabi_uidivmod>
20009416:	9803      	ldr	r0, [sp, #12]
20009418:	f8dd c008 	ldr.w	ip, [sp, #8]
2000941c:	fb00 f208 	mul.w	r2, r0, r8
20009420:	fa1f f38c 	uxth.w	r3, ip
20009424:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20009428:	9b01      	ldr	r3, [sp, #4]
2000942a:	4282      	cmp	r2, r0
2000942c:	d904      	bls.n	20009438 <__divdi3+0x2dc>
2000942e:	eb10 000b 	adds.w	r0, r0, fp
20009432:	f108 38ff 	add.w	r8, r8, #4294967295
20009436:	d330      	bcc.n	2000949a <__divdi3+0x33e>
20009438:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000943c:	fa1f fc83 	uxth.w	ip, r3
20009440:	0c1b      	lsrs	r3, r3, #16
20009442:	1a80      	subs	r0, r0, r2
20009444:	fa1f fe88 	uxth.w	lr, r8
20009448:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000944c:	fb0c f90e 	mul.w	r9, ip, lr
20009450:	fb0c fc0a 	mul.w	ip, ip, sl
20009454:	fb03 c10e 	mla	r1, r3, lr, ip
20009458:	fb03 f20a 	mul.w	r2, r3, sl
2000945c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009460:	458c      	cmp	ip, r1
20009462:	bf88      	it	hi
20009464:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009468:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000946c:	4570      	cmp	r0, lr
2000946e:	d310      	bcc.n	20009492 <__divdi3+0x336>
20009470:	fa1f f989 	uxth.w	r9, r9
20009474:	fa05 f707 	lsl.w	r7, r5, r7
20009478:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000947c:	bf14      	ite	ne
2000947e:	2200      	movne	r2, #0
20009480:	2201      	moveq	r2, #1
20009482:	4287      	cmp	r7, r0
20009484:	bf2c      	ite	cs
20009486:	2700      	movcs	r7, #0
20009488:	f002 0701 	andcc.w	r7, r2, #1
2000948c:	2f00      	cmp	r7, #0
2000948e:	f43f aec4 	beq.w	2000921a <__divdi3+0xbe>
20009492:	f108 38ff 	add.w	r8, r8, #4294967295
20009496:	2700      	movs	r7, #0
20009498:	e6bf      	b.n	2000921a <__divdi3+0xbe>
2000949a:	4282      	cmp	r2, r0
2000949c:	bf84      	itt	hi
2000949e:	4458      	addhi	r0, fp
200094a0:	f108 38ff 	addhi.w	r8, r8, #4294967295
200094a4:	e7c8      	b.n	20009438 <__divdi3+0x2dc>
200094a6:	42a2      	cmp	r2, r4
200094a8:	bf84      	itt	hi
200094aa:	f109 39ff 	addhi.w	r9, r9, #4294967295
200094ae:	445c      	addhi	r4, fp
200094b0:	e7a6      	b.n	20009400 <__divdi3+0x2a4>
200094b2:	429a      	cmp	r2, r3
200094b4:	bf84      	itt	hi
200094b6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200094ba:	191b      	addhi	r3, r3, r4
200094bc:	e748      	b.n	20009350 <__divdi3+0x1f4>
200094be:	bf00      	nop

200094c0 <__udivdi3>:
200094c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200094c4:	460c      	mov	r4, r1
200094c6:	b083      	sub	sp, #12
200094c8:	4680      	mov	r8, r0
200094ca:	4616      	mov	r6, r2
200094cc:	4689      	mov	r9, r1
200094ce:	461f      	mov	r7, r3
200094d0:	4615      	mov	r5, r2
200094d2:	468a      	mov	sl, r1
200094d4:	2b00      	cmp	r3, #0
200094d6:	d14b      	bne.n	20009570 <__udivdi3+0xb0>
200094d8:	428a      	cmp	r2, r1
200094da:	d95c      	bls.n	20009596 <__udivdi3+0xd6>
200094dc:	fab2 f382 	clz	r3, r2
200094e0:	b15b      	cbz	r3, 200094fa <__udivdi3+0x3a>
200094e2:	f1c3 0020 	rsb	r0, r3, #32
200094e6:	fa01 fa03 	lsl.w	sl, r1, r3
200094ea:	fa28 f200 	lsr.w	r2, r8, r0
200094ee:	fa16 f503 	lsls.w	r5, r6, r3
200094f2:	fa08 f803 	lsl.w	r8, r8, r3
200094f6:	ea42 0a0a 	orr.w	sl, r2, sl
200094fa:	0c2e      	lsrs	r6, r5, #16
200094fc:	4650      	mov	r0, sl
200094fe:	4631      	mov	r1, r6
20009500:	b2af      	uxth	r7, r5
20009502:	f7ff f831 	bl	20008568 <__aeabi_uidiv>
20009506:	4631      	mov	r1, r6
20009508:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000950c:	4681      	mov	r9, r0
2000950e:	4650      	mov	r0, sl
20009510:	f7ff f958 	bl	200087c4 <__aeabi_uidivmod>
20009514:	fb07 f309 	mul.w	r3, r7, r9
20009518:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000951c:	4553      	cmp	r3, sl
2000951e:	d909      	bls.n	20009534 <__udivdi3+0x74>
20009520:	eb1a 0a05 	adds.w	sl, sl, r5
20009524:	f109 39ff 	add.w	r9, r9, #4294967295
20009528:	d204      	bcs.n	20009534 <__udivdi3+0x74>
2000952a:	4553      	cmp	r3, sl
2000952c:	bf84      	itt	hi
2000952e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009532:	44aa      	addhi	sl, r5
20009534:	ebc3 0a0a 	rsb	sl, r3, sl
20009538:	4631      	mov	r1, r6
2000953a:	4650      	mov	r0, sl
2000953c:	fa1f f888 	uxth.w	r8, r8
20009540:	f7ff f812 	bl	20008568 <__aeabi_uidiv>
20009544:	4631      	mov	r1, r6
20009546:	4604      	mov	r4, r0
20009548:	4650      	mov	r0, sl
2000954a:	f7ff f93b 	bl	200087c4 <__aeabi_uidivmod>
2000954e:	fb07 f704 	mul.w	r7, r7, r4
20009552:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009556:	4547      	cmp	r7, r8
20009558:	d906      	bls.n	20009568 <__udivdi3+0xa8>
2000955a:	3c01      	subs	r4, #1
2000955c:	eb18 0805 	adds.w	r8, r8, r5
20009560:	d202      	bcs.n	20009568 <__udivdi3+0xa8>
20009562:	4547      	cmp	r7, r8
20009564:	bf88      	it	hi
20009566:	3c01      	subhi	r4, #1
20009568:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000956c:	2600      	movs	r6, #0
2000956e:	e05c      	b.n	2000962a <__udivdi3+0x16a>
20009570:	428b      	cmp	r3, r1
20009572:	d858      	bhi.n	20009626 <__udivdi3+0x166>
20009574:	fab3 f683 	clz	r6, r3
20009578:	2e00      	cmp	r6, #0
2000957a:	d15b      	bne.n	20009634 <__udivdi3+0x174>
2000957c:	428b      	cmp	r3, r1
2000957e:	bf2c      	ite	cs
20009580:	2200      	movcs	r2, #0
20009582:	2201      	movcc	r2, #1
20009584:	4285      	cmp	r5, r0
20009586:	bf8c      	ite	hi
20009588:	4615      	movhi	r5, r2
2000958a:	f042 0501 	orrls.w	r5, r2, #1
2000958e:	2d00      	cmp	r5, #0
20009590:	d049      	beq.n	20009626 <__udivdi3+0x166>
20009592:	2401      	movs	r4, #1
20009594:	e049      	b.n	2000962a <__udivdi3+0x16a>
20009596:	b922      	cbnz	r2, 200095a2 <__udivdi3+0xe2>
20009598:	4611      	mov	r1, r2
2000959a:	2001      	movs	r0, #1
2000959c:	f7fe ffe4 	bl	20008568 <__aeabi_uidiv>
200095a0:	4605      	mov	r5, r0
200095a2:	fab5 f685 	clz	r6, r5
200095a6:	2e00      	cmp	r6, #0
200095a8:	f040 80ba 	bne.w	20009720 <__udivdi3+0x260>
200095ac:	1b64      	subs	r4, r4, r5
200095ae:	0c2f      	lsrs	r7, r5, #16
200095b0:	fa1f fa85 	uxth.w	sl, r5
200095b4:	2601      	movs	r6, #1
200095b6:	4639      	mov	r1, r7
200095b8:	4620      	mov	r0, r4
200095ba:	f7fe ffd5 	bl	20008568 <__aeabi_uidiv>
200095be:	4639      	mov	r1, r7
200095c0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
200095c4:	4681      	mov	r9, r0
200095c6:	4620      	mov	r0, r4
200095c8:	f7ff f8fc 	bl	200087c4 <__aeabi_uidivmod>
200095cc:	fb0a f309 	mul.w	r3, sl, r9
200095d0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
200095d4:	455b      	cmp	r3, fp
200095d6:	d909      	bls.n	200095ec <__udivdi3+0x12c>
200095d8:	eb1b 0b05 	adds.w	fp, fp, r5
200095dc:	f109 39ff 	add.w	r9, r9, #4294967295
200095e0:	d204      	bcs.n	200095ec <__udivdi3+0x12c>
200095e2:	455b      	cmp	r3, fp
200095e4:	bf84      	itt	hi
200095e6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095ea:	44ab      	addhi	fp, r5
200095ec:	ebc3 0b0b 	rsb	fp, r3, fp
200095f0:	4639      	mov	r1, r7
200095f2:	4658      	mov	r0, fp
200095f4:	fa1f f888 	uxth.w	r8, r8
200095f8:	f7fe ffb6 	bl	20008568 <__aeabi_uidiv>
200095fc:	4639      	mov	r1, r7
200095fe:	4604      	mov	r4, r0
20009600:	4658      	mov	r0, fp
20009602:	f7ff f8df 	bl	200087c4 <__aeabi_uidivmod>
20009606:	fb0a fa04 	mul.w	sl, sl, r4
2000960a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000960e:	45c2      	cmp	sl, r8
20009610:	d906      	bls.n	20009620 <__udivdi3+0x160>
20009612:	3c01      	subs	r4, #1
20009614:	eb18 0805 	adds.w	r8, r8, r5
20009618:	d202      	bcs.n	20009620 <__udivdi3+0x160>
2000961a:	45c2      	cmp	sl, r8
2000961c:	bf88      	it	hi
2000961e:	3c01      	subhi	r4, #1
20009620:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009624:	e001      	b.n	2000962a <__udivdi3+0x16a>
20009626:	2600      	movs	r6, #0
20009628:	4634      	mov	r4, r6
2000962a:	4631      	mov	r1, r6
2000962c:	4620      	mov	r0, r4
2000962e:	b003      	add	sp, #12
20009630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009634:	f1c6 0020 	rsb	r0, r6, #32
20009638:	40b3      	lsls	r3, r6
2000963a:	fa32 f700 	lsrs.w	r7, r2, r0
2000963e:	fa21 fb00 	lsr.w	fp, r1, r0
20009642:	431f      	orrs	r7, r3
20009644:	fa14 f206 	lsls.w	r2, r4, r6
20009648:	fa28 f100 	lsr.w	r1, r8, r0
2000964c:	4658      	mov	r0, fp
2000964e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009652:	4311      	orrs	r1, r2
20009654:	9100      	str	r1, [sp, #0]
20009656:	4651      	mov	r1, sl
20009658:	b2bb      	uxth	r3, r7
2000965a:	9301      	str	r3, [sp, #4]
2000965c:	f7fe ff84 	bl	20008568 <__aeabi_uidiv>
20009660:	4651      	mov	r1, sl
20009662:	40b5      	lsls	r5, r6
20009664:	4681      	mov	r9, r0
20009666:	4658      	mov	r0, fp
20009668:	f7ff f8ac 	bl	200087c4 <__aeabi_uidivmod>
2000966c:	9c01      	ldr	r4, [sp, #4]
2000966e:	9800      	ldr	r0, [sp, #0]
20009670:	fb04 f309 	mul.w	r3, r4, r9
20009674:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009678:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000967c:	455b      	cmp	r3, fp
2000967e:	d905      	bls.n	2000968c <__udivdi3+0x1cc>
20009680:	eb1b 0b07 	adds.w	fp, fp, r7
20009684:	f109 39ff 	add.w	r9, r9, #4294967295
20009688:	f0c0 808e 	bcc.w	200097a8 <__udivdi3+0x2e8>
2000968c:	ebc3 0b0b 	rsb	fp, r3, fp
20009690:	4651      	mov	r1, sl
20009692:	4658      	mov	r0, fp
20009694:	f7fe ff68 	bl	20008568 <__aeabi_uidiv>
20009698:	4651      	mov	r1, sl
2000969a:	4604      	mov	r4, r0
2000969c:	4658      	mov	r0, fp
2000969e:	f7ff f891 	bl	200087c4 <__aeabi_uidivmod>
200096a2:	9801      	ldr	r0, [sp, #4]
200096a4:	9a00      	ldr	r2, [sp, #0]
200096a6:	fb00 f304 	mul.w	r3, r0, r4
200096aa:	fa1f fc82 	uxth.w	ip, r2
200096ae:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200096b2:	4293      	cmp	r3, r2
200096b4:	d906      	bls.n	200096c4 <__udivdi3+0x204>
200096b6:	3c01      	subs	r4, #1
200096b8:	19d2      	adds	r2, r2, r7
200096ba:	d203      	bcs.n	200096c4 <__udivdi3+0x204>
200096bc:	4293      	cmp	r3, r2
200096be:	d901      	bls.n	200096c4 <__udivdi3+0x204>
200096c0:	19d2      	adds	r2, r2, r7
200096c2:	3c01      	subs	r4, #1
200096c4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200096c8:	b2a8      	uxth	r0, r5
200096ca:	1ad2      	subs	r2, r2, r3
200096cc:	0c2d      	lsrs	r5, r5, #16
200096ce:	fa1f fc84 	uxth.w	ip, r4
200096d2:	0c23      	lsrs	r3, r4, #16
200096d4:	fb00 f70c 	mul.w	r7, r0, ip
200096d8:	fb00 fe03 	mul.w	lr, r0, r3
200096dc:	fb05 e10c 	mla	r1, r5, ip, lr
200096e0:	fb05 f503 	mul.w	r5, r5, r3
200096e4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200096e8:	458e      	cmp	lr, r1
200096ea:	bf88      	it	hi
200096ec:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200096f0:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200096f4:	42aa      	cmp	r2, r5
200096f6:	d310      	bcc.n	2000971a <__udivdi3+0x25a>
200096f8:	b2bf      	uxth	r7, r7
200096fa:	fa08 f606 	lsl.w	r6, r8, r6
200096fe:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009702:	bf14      	ite	ne
20009704:	f04f 0e00 	movne.w	lr, #0
20009708:	f04f 0e01 	moveq.w	lr, #1
2000970c:	4296      	cmp	r6, r2
2000970e:	bf2c      	ite	cs
20009710:	2600      	movcs	r6, #0
20009712:	f00e 0601 	andcc.w	r6, lr, #1
20009716:	2e00      	cmp	r6, #0
20009718:	d087      	beq.n	2000962a <__udivdi3+0x16a>
2000971a:	3c01      	subs	r4, #1
2000971c:	2600      	movs	r6, #0
2000971e:	e784      	b.n	2000962a <__udivdi3+0x16a>
20009720:	40b5      	lsls	r5, r6
20009722:	f1c6 0120 	rsb	r1, r6, #32
20009726:	fa24 f901 	lsr.w	r9, r4, r1
2000972a:	fa28 f201 	lsr.w	r2, r8, r1
2000972e:	0c2f      	lsrs	r7, r5, #16
20009730:	40b4      	lsls	r4, r6
20009732:	4639      	mov	r1, r7
20009734:	4648      	mov	r0, r9
20009736:	4322      	orrs	r2, r4
20009738:	9200      	str	r2, [sp, #0]
2000973a:	f7fe ff15 	bl	20008568 <__aeabi_uidiv>
2000973e:	4639      	mov	r1, r7
20009740:	fa1f fa85 	uxth.w	sl, r5
20009744:	4683      	mov	fp, r0
20009746:	4648      	mov	r0, r9
20009748:	f7ff f83c 	bl	200087c4 <__aeabi_uidivmod>
2000974c:	9b00      	ldr	r3, [sp, #0]
2000974e:	0c1a      	lsrs	r2, r3, #16
20009750:	fb0a f30b 	mul.w	r3, sl, fp
20009754:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009758:	42a3      	cmp	r3, r4
2000975a:	d903      	bls.n	20009764 <__udivdi3+0x2a4>
2000975c:	1964      	adds	r4, r4, r5
2000975e:	f10b 3bff 	add.w	fp, fp, #4294967295
20009762:	d327      	bcc.n	200097b4 <__udivdi3+0x2f4>
20009764:	1ae4      	subs	r4, r4, r3
20009766:	4639      	mov	r1, r7
20009768:	4620      	mov	r0, r4
2000976a:	f7fe fefd 	bl	20008568 <__aeabi_uidiv>
2000976e:	4639      	mov	r1, r7
20009770:	4681      	mov	r9, r0
20009772:	4620      	mov	r0, r4
20009774:	f7ff f826 	bl	200087c4 <__aeabi_uidivmod>
20009778:	9800      	ldr	r0, [sp, #0]
2000977a:	fb0a f309 	mul.w	r3, sl, r9
2000977e:	fa1f fc80 	uxth.w	ip, r0
20009782:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009786:	42a3      	cmp	r3, r4
20009788:	d908      	bls.n	2000979c <__udivdi3+0x2dc>
2000978a:	1964      	adds	r4, r4, r5
2000978c:	f109 39ff 	add.w	r9, r9, #4294967295
20009790:	d204      	bcs.n	2000979c <__udivdi3+0x2dc>
20009792:	42a3      	cmp	r3, r4
20009794:	bf84      	itt	hi
20009796:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000979a:	1964      	addhi	r4, r4, r5
2000979c:	fa08 f806 	lsl.w	r8, r8, r6
200097a0:	1ae4      	subs	r4, r4, r3
200097a2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200097a6:	e706      	b.n	200095b6 <__udivdi3+0xf6>
200097a8:	455b      	cmp	r3, fp
200097aa:	bf84      	itt	hi
200097ac:	f109 39ff 	addhi.w	r9, r9, #4294967295
200097b0:	44bb      	addhi	fp, r7
200097b2:	e76b      	b.n	2000968c <__udivdi3+0x1cc>
200097b4:	42a3      	cmp	r3, r4
200097b6:	bf84      	itt	hi
200097b8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200097bc:	1964      	addhi	r4, r4, r5
200097be:	e7d1      	b.n	20009764 <__udivdi3+0x2a4>
200097c0:	0d0a0d0a 	.word	0x0d0a0d0a
200097c4:	00000000 	.word	0x00000000
200097c8:	203a6469 	.word	0x203a6469
200097cc:	0d0a7525 	.word	0x0d0a7525
200097d0:	00000000 	.word	0x00000000
200097d4:	25203a78 	.word	0x25203a78
200097d8:	000d0a75 	.word	0x000d0a75
200097dc:	25203a79 	.word	0x25203a79
200097e0:	000d0a75 	.word	0x000d0a75
200097e4:	74646977 	.word	0x74646977
200097e8:	25203a68 	.word	0x25203a68
200097ec:	000d0a75 	.word	0x000d0a75
200097f0:	67696568 	.word	0x67696568
200097f4:	203a7468 	.word	0x203a7468
200097f8:	0d0a7525 	.word	0x0d0a7525
200097fc:	00000000 	.word	0x00000000
20009800:	20633269 	.word	0x20633269
20009804:	6e617274 	.word	0x6e617274
20009808:	73696d73 	.word	0x73696d73
2000980c:	6e6f6973 	.word	0x6e6f6973
20009810:	73736920 	.word	0x73736920
20009814:	20736575 	.word	0x20736575
20009818:	0d0a7825 	.word	0x0d0a7825
2000981c:	00000000 	.word	0x00000000
20009820:	202c7825 	.word	0x202c7825
20009824:	0d0a7825 	.word	0x0d0a7825
20009828:	00000000 	.word	0x00000000
2000982c:	70616548 	.word	0x70616548
20009830:	646e6120 	.word	0x646e6120
20009834:	61747320 	.word	0x61747320
20009838:	63206b63 	.word	0x63206b63
2000983c:	696c6c6f 	.word	0x696c6c6f
20009840:	6e6f6973 	.word	0x6e6f6973
20009844:	0000000a 	.word	0x0000000a

20009848 <C.18.2576>:
20009848:	00000001 00000002 00000004 00000001     ................

20009858 <_global_impure_ptr>:
20009858:	20009ae8 00000043                       ... C...

20009860 <blanks.3577>:
20009860:	20202020 20202020 20202020 20202020                     

20009870 <zeroes.3578>:
20009870:	30303030 30303030 30303030 30303030     0000000000000000
20009880:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009890:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200098a0:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200098b0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200098c0:	00000030 69666e49 7974696e 00000000     0...Infinity....
200098d0:	004e614e                                NaN.

200098d4 <__sf_fake_stdin>:
	...

200098f4 <__sf_fake_stdout>:
	...

20009914 <__sf_fake_stderr>:
	...

20009934 <charset>:
20009934:	2000996c                                l.. 

20009938 <lconv>:
20009938:	20009968 20009890 20009890 20009890     h.. ... ... ... 
20009948:	20009890 20009890 20009890 20009890     ... ... ... ... 
20009958:	20009890 20009890 ffffffff ffffffff     ... ... ........
20009968:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20009978 <__mprec_tens>:
20009978:	00000000 3ff00000 00000000 40240000     .......?......$@
20009988:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009998:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200099a8:	00000000 412e8480 00000000 416312d0     .......A......cA
200099b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200099c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
200099d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
200099e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200099f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009a08:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009a18:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009a28:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009a38:	79d99db4 44ea7843                       ...yCx.D

20009a40 <p05.2463>:
20009a40:	00000005 00000019 0000007d 00000000     ........}.......

20009a50 <__mprec_bigtens>:
20009a50:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009a60:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009a70:	7f73bf3c 75154fdd                       <.s..O.u

20009a78 <__mprec_tinytens>:
20009a78:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009a88:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009a98:	64ac6f43 0ac80628                       Co.d(...

20009aa0 <_init>:
20009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009aa2:	bf00      	nop
20009aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009aa6:	bc08      	pop	{r3}
20009aa8:	469e      	mov	lr, r3
20009aaa:	4770      	bx	lr

20009aac <_fini>:
20009aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009aae:	bf00      	nop
20009ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009ab2:	bc08      	pop	{r3}
20009ab4:	469e      	mov	lr, r3
20009ab6:	4770      	bx	lr

20009ab8 <__frame_dummy_init_array_entry>:
20009ab8:	0485 2000                                   ... 

20009abc <__do_global_dtors_aux_fini_array_entry>:
20009abc:	0471 2000                                   q.. 
