from myhdl import *

CONTENT = (0,
8,28,28,28,28,28,8,0,120,14,
7,3,1,1,1,0,0,0,24,62,
103,65,0,0,0,12,30,63,107,73,
8,0,51,102,108,123,119,101,65,0,
0,0,6,63,127,59,41,0,59,30,
12,8,24,60,110,0,28,94,56,24,
60,102,67,0,99,62,93,127,93,62,
99,0,8,68,110,127,110,68,8,0,
96,120,62,47,41,97,64,0,12,30,
8,60,102,65,0,0,30,3,70,92,
80,120,63,0,48,88,64,67,70,108,
56,0,127,63,3,3,3,3,3,0,
65,99,59,63,47,99,67)


def rom(dout, addr, CONTENT):
    @always_comb
    def read():
        dout.next = CONTENT[int(addr)]
    return read
dout = Signal(intbv(0)[8:])
addr = Signal(intbv(0)[7:])
toVerilog(rom, dout, addr, CONTENT)
