{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750004649296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750004649299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 18:24:09 2025 " "Processing started: Sun Jun 15 18:24:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750004649299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004649299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MONOCYCLE -c MONOCYCLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MONOCYCLE -c MONOCYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004649299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750004649801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750004649802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/unite_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/unite_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_traitement-RTL " "Found design unit 1: Unite_traitement-RTL" {  } { { "../src/Unite_traitement.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_traitement " "Found entity 1: Unite_traitement" {  } { { "../src/Unite_traitement.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/unite_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/unite_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_controle-Behavioral " "Found design unit 1: Unite_controle-Behavioral" {  } { { "../src/Unite_controle.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_controle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_controle " "Found entity 1: Unite_controle" {  } { { "../src/Unite_controle.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/SEVEN_SEG.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653423 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/SEVEN_SEG.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/registerarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/registerarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterARM-rtl " "Found design unit 1: RegisterARM-rtl" {  } { { "../src/RegisterARM.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/RegisterARM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653438 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterARM " "Found entity 1: RegisterARM" {  } { { "../src/RegisterARM.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/RegisterARM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "../src/Reg.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../src/Reg.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/proco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/proco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proco-Behavioral " "Found design unit 1: proco-Behavioral" {  } { { "../src/proco.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653439 ""} { "Info" "ISGN_ENTITY_NAME" "1 proco " "Found entity 1: proco" {  } { { "../src/proco.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/mux2v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/mux2v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2v1-Behavioral " "Found design unit 1: Mux2v1-Behavioral" {  } { { "../src/Mux2v1.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Mux2v1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2v1 " "Found entity 1: Mux2v1" {  } { { "../src/Mux2v1.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Mux2v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/monocycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/monocycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MONOCYCLE-rtl " "Found design unit 1: MONOCYCLE-rtl" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653472 ""} { "Info" "ISGN_ENTITY_NAME" "1 MONOCYCLE " "Found entity 1: MONOCYCLE" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/memoire_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/memoire_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_data-rtl " "Found design unit 1: memoire_data-rtl" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653479 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire_data " "Found entity 1: memoire_data" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/instruction_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/instruction_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_unit-RTL " "Found design unit 1: instruction_unit-RTL" {  } { { "../src/instruction_unit.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653479 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_unit " "Found entity 1: instruction_unit" {  } { { "../src/instruction_unit.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_MEMORY-RTL " "Found design unit 1: INSTRUCTION_MEMORY-RTL" {  } { { "../src/instruction_memory.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653480 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "../src/instruction_memory.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend-Behavioral " "Found design unit 1: Extend-Behavioral" {  } { { "../src/Extend.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../src/Extend.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../src/Decoder.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/Decoder.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/projet/monocycle_arm7tdmi/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/projet/monocycle_arm7tdmi/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../src/ALU.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750004653488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MONOCYCLE " "Elaborating entity \"MONOCYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750004653631 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED MONOCYCLE.vhd(10) " "VHDL Signal Declaration warning at MONOCYCLE.vhd(10): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750004653631 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[47\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[47\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653632 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[39\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[39\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653637 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[31\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[31\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653637 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[23\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[23\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653637 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[15\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[15\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653637 "|MONOCYCLE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX\[7\] MONOCYCLE.vhd(11) " "Using initial value X (don't care) for net \"HEX\[7\]\" at MONOCYCLE.vhd(11)" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004653637 "|MONOCYCLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:seven_seg1 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:seven_seg1\"" {  } { { "../src/MONOCYCLE.vhd" "seven_seg1" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proco proco:processor " "Elaborating entity \"proco\" for hierarchy \"proco:processor\"" {  } { { "../src/MONOCYCLE.vhd" "processor" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rd proco.vhd(35) " "Verilog HDL or VHDL warning at proco.vhd(35): object \"s_rd\" assigned a value but never read" {  } { { "../src/proco.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750004653787 "|MONOCYCLE|proco:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rn proco.vhd(35) " "Verilog HDL or VHDL warning at proco.vhd(35): object \"s_rn\" assigned a value but never read" {  } { { "../src/proco.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750004653787 "|MONOCYCLE|proco:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_unit proco:processor\|instruction_unit:instr_unit " "Elaborating entity \"instruction_unit\" for hierarchy \"proco:processor\|instruction_unit:instr_unit\"" {  } { { "../src/proco.vhd" "instr_unit" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Extend proco:processor\|instruction_unit:instr_unit\|Extend:extend A:behavioral " "Elaborating entity \"Extend\" using architecture \"A:behavioral\" for hierarchy \"proco:processor\|instruction_unit:instr_unit\|Extend:extend\"" {  } { { "../src/instruction_unit.vhd" "extend" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_unit.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "INSTRUCTION_MEMORY proco:processor\|instruction_unit:instr_unit\|INSTRUCTION_MEMORY:inst_mem A:rtl " "Elaborating entity \"INSTRUCTION_MEMORY\" using architecture \"A:rtl\" for hierarchy \"proco:processor\|instruction_unit:instr_unit\|INSTRUCTION_MEMORY:inst_mem\"" {  } { { "../src/instruction_unit.vhd" "inst_mem" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_unit.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_traitement proco:processor\|Unite_traitement:Unit_trait " "Elaborating entity \"Unite_traitement\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\"" {  } { { "../src/proco.vhd" "Unit_trait" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterARM proco:processor\|Unite_traitement:Unit_trait\|RegisterARM:banc_reg A:rtl " "Elaborating entity \"RegisterARM\" using architecture \"A:rtl\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\|RegisterARM:banc_reg\"" {  } { { "../src/Unite_traitement.vhd" "banc_reg" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Extend proco:processor\|Unite_traitement:Unit_trait\|Extend:imm_extend A:behavioral " "Elaborating entity \"Extend\" using architecture \"A:behavioral\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\|Extend:imm_extend\"" {  } { { "../src/Unite_traitement.vhd" "imm_extend" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2v1 proco:processor\|Unite_traitement:Unit_trait\|Mux2v1:mux_alu A:behavioral " "Elaborating entity \"Mux2v1\" using architecture \"A:behavioral\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\|Mux2v1:mux_alu\"" {  } { { "../src/Unite_traitement.vhd" "mux_alu" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU proco:processor\|Unite_traitement:Unit_trait\|ALU:alu_cabl_mux A:rtl " "Elaborating entity \"ALU\" using architecture \"A:rtl\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\|ALU:alu_cabl_mux\"" {  } { { "../src/Unite_traitement.vhd" "alu_cabl_mux" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoire_data proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat A:rtl " "Elaborating entity \"memoire_data\" using architecture \"A:rtl\" for hierarchy \"proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\"" {  } { { "../src/Unite_traitement.vhd" "mem_dat" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_traitement.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004653812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_controle proco:processor\|Unite_controle:Unit_controle " "Elaborating entity \"Unite_controle\" for hierarchy \"proco:processor\|Unite_controle:Unit_controle\"" {  } { { "../src/proco.vhd" "Unit_controle" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004654005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder proco:processor\|Unite_controle:Unit_controle\|Decoder:decod " "Elaborating entity \"Decoder\" for hierarchy \"proco:processor\|Unite_controle:Unit_controle\|Decoder:decod\"" {  } { { "../src/Unite_controle.vhd" "decod" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_controle.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004654006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Decoder.vhd(104) " "VHDL Process Statement warning at Decoder.vhd(104): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Decoder.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Decoder.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750004654007 "|MONOCYCLE|proco:processor|Unite_controle:Unit_controle|Decoder:decod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg proco:processor\|Unite_controle:Unit_controle\|Reg:regist " "Elaborating entity \"Reg\" for hierarchy \"proco:processor\|Unite_controle:Unit_controle\|Reg:regist\"" {  } { { "../src/Unite_controle.vhd" "regist" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_controle.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004654007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 proco:processor\|Unite_controle:Unit_controle\|Mux2v1:rb_mux " "Elaborating entity \"Mux2v1\" for hierarchy \"proco:processor\|Unite_controle:Unit_controle\|Mux2v1:rb_mux\"" {  } { { "../src/Unite_controle.vhd" "rb_mux" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Unite_controle.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004654008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg proco:processor\|Reg:reg_aff " "Elaborating entity \"Reg\" for hierarchy \"proco:processor\|Reg:reg_aff\"" {  } { { "../src/proco.vhd" "reg_aff" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/proco.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004654008 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "proco:processor\|instruction_unit:instr_unit\|INSTRUCTION_MEMORY:inst_mem\|mem " "RAM logic \"proco:processor\|instruction_unit:instr_unit\|INSTRUCTION_MEMORY:inst_mem\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instruction_memory.vhd" "mem" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/instruction_memory.vhd" 33 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1750004655658 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750004655658 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750004657230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750004657230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[7\] GND " "Pin \"HEX\[7\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[15\] GND " "Pin \"HEX\[15\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[23\] GND " "Pin \"HEX\[23\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[31\] GND " "Pin \"HEX\[31\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[39\] GND " "Pin \"HEX\[39\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[47\] GND " "Pin \"HEX\[47\]\" is stuck at GND" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750004658157 "|MONOCYCLE|HEX[47]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750004658157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750004658244 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[3\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[3\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[3\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[3\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[0\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[0\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[0\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[0\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[1\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[1\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[1\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[1\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[2\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[2\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[2\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[2\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[7\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[7\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[7\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[7\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[4\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[4\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[4\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[4\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[5\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[5\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[5\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[5\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[6\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[6\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[6\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[6\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[11\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[11\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[11\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[11\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[8\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[8\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[8\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[8\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[9\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[9\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[9\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[9\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[10\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[10\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[10\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[10\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[15\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[15\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[15\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[15\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[12\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[12\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[12\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[12\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[13\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[13\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[13\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[13\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[14\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[14\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[14\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[14\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[19\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[19\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[19\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[19\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[16\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[16\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[16\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[16\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[17\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[17\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[17\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[17\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[18\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[18\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[18\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[18\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[23\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[23\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[23\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[23\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[20\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[20\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[20\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[20\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[21\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[21\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[21\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[21\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[22\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[22\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[22\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[22\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[31\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[31\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[31\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[31\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[30\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[30\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[30\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[30\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[29\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[29\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[29\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[29\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[28\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[28\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[28\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[28\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[27\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[27\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[27\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[27\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[26\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[26\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[26\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[26\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[25\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[25\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[25\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[25\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[24\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[16\]\[24\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[24\] High " "Register proco:processor\|Unite_traitement:Unit_trait\|memoire_data:mem_dat\|memoire\[26\]\[24\] will power up to High" {  } { { "../src/Memoire_data.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/Memoire_data.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750004658299 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1750004658299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750004660054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750004660054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "../src/MONOCYCLE.vhd" "" { Text "D:/cours/VHDL/Projet/Monocycle_ARM7TDMI/src/MONOCYCLE.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750004660716 "|MONOCYCLE|BUTTON[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750004660716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4570 " "Implemented 4570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750004660719 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750004660719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4499 " "Implemented 4499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750004660719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750004660719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750004661133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 18:24:21 2025 " "Processing ended: Sun Jun 15 18:24:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750004661133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750004661133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750004661133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750004661133 ""}
