<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\OneDrive\UoG_challenge_course\fpga_project_ASL\impl\gwsynthesis\fpga_project_ASL.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\OneDrive\UoG_challenge_course\fpga_project_ASL\src\fpga_project_ASL.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\OneDrive\UoG_challenge_course\fpga_project_ASL\src\fpga_project_ASL.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 16 09:35:08 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>85823</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>92135</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>23733</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>31535</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>632</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk32k</td>
<td>Base</td>
<td>31250.000</td>
<td>0.032
<td>0.000</td>
<td>15625.000</td>
<td></td>
<td></td>
<td>clk_out_32k_3 </td>
</tr>
<tr>
<td>clk470k</td>
<td>Base</td>
<td>2127.660</td>
<td>0.470
<td>0.000</td>
<td>1063.830</td>
<td></td>
<td></td>
<td>clk_out_470k_3 </td>
</tr>
<tr>
<td>clk16M</td>
<td>Base</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td></td>
<td></td>
<td>clk16M </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>io_pads_jtag_TCK_i_ival</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/weights_load_finish</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/weightloader_conv_instance/weights_load_finish_s0/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/UART_RX_inst/data_valid_s1/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_clk_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_dma_finish_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/dma_module_ins/dma_finish_s11/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/mnist_dma_finish</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/dma_module_ins/dma_finish_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk32k</td>
<td>0.032(MHz)</td>
<td>27.960(MHz)</td>
<td>41</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk470k</td>
<td>0.470(MHz)</td>
<td>3.745(MHz)</td>
<td>126</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk16M</td>
<td>16.000(MHz)</td>
<td style="color: #FF0000;" class = "error">7.351(MHz)</td>
<td>66</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>io_pads_jtag_TCK_i_ival</td>
<td>100.000(MHz)</td>
<td>114.351(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">43.749(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>100.000(MHz)</td>
<td>196.464(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_dma_finish_3</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">57.913(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/mnist_dma_finish</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.621(MHz)</td>
<td>27</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/weights_load_finish!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk32k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk32k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk470k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk470k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk16M</td>
<td>Setup</td>
<td>-182630.734</td>
<td>5542</td>
</tr>
<tr>
<td>clk16M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_pads_jtag_TCK_i_ival</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_pads_jtag_TCK_i_ival</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/weights_load_finish</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/weights_load_finish</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
<td>Setup</td>
<td>-11005.416</td>
<td>1680</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_dma_finish_3</td>
<td>Setup</td>
<td>-3688.177</td>
<td>986</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_dma_finish_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/mnist_dma_finish</td>
<td>Setup</td>
<td>-4921.767</td>
<td>640</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/mnist_dma_finish</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-73.528</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/ADB[11]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>136.072</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-73.520</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[8]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.128</td>
<td>136.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-73.511</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[12]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.137</td>
<td>136.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-73.491</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[3]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.137</td>
<td>136.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-73.482</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[10]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.128</td>
<td>136.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-73.468</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[9]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.070</td>
<td>136.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-73.429</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[12]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.128</td>
<td>136.022</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-73.418</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/ADB[13]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-73.417</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[3]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.070</td>
<td>135.952</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-73.410</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[6]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.119</td>
<td>135.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-73.394</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_2_s/ADB[9]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-73.383</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/ADB[6]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.137</td>
<td>135.986</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-73.368</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[2]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.128</td>
<td>135.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-73.363</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[10]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.119</td>
<td>135.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-73.363</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/ADB[4]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-73.340</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[12]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.070</td>
<td>135.875</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-73.311</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[8]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.070</td>
<td>135.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-73.305</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[4]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.070</td>
<td>135.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-73.298</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[5]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.119</td>
<td>135.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-73.297</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/ADB[12]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.089</td>
<td>135.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-73.297</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_3_s/ADB[13]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-73.295</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/ADB[2]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.128</td>
<td>135.889</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-73.282</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[2]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-73.280</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[8]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-73.280</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[7]</td>
<td>clk16M:[R]</td>
<td>clk16M:[R]</td>
<td>62.500</td>
<td>-0.079</td>
<td>135.825</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.785</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/out_data_vld_s1/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk:[R]</td>
<td>0.000</td>
<td>-2.514</td>
<td>0.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.520</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_68_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.520</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_6_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.520</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_69_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.483</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_19_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.474</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_32_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.939</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.474</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_44_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.939</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.469</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_64_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.939</td>
<td>0.481</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.469</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_7_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.469</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_70_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_11_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_14_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_23_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_26_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_30_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_35_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.939</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.464</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_18_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.934</td>
<td>0.481</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.460</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.925</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.460</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_5_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.925</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.454</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_10_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.454</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_12_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.454</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_16_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.454</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_17_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.454</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_21_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.451</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_24_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0/D</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>0.000</td>
<td>-1.929</td>
<td>0.489</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.446</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1/RESET[0]</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.249</td>
<td>12.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.254</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1/RESET[0]</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.239</td>
<td>12.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.716</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1/RESET[0]</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.249</td>
<td>12.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.699</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1/RESET[0]</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.258</td>
<td>11.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.588</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.262</td>
<td>10.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.411</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/counter2_0_s2/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>clk16M:[R]</td>
<td>2.500</td>
<td>3.263</td>
<td>4.266</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.404</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.276</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.404</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.276</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.404</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.276</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.395</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.286</td>
<td>10.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.361</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.279</td>
<td>10.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.342</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.269</td>
<td>10.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.342</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.269</td>
<td>10.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.342</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3/CLEAR</td>
<td>clk16M:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
<td>2.500</td>
<td>-3.269</td>
<td>10.728</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.481</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.292</td>
</tr>
<tr>
<td>2</td>
<td>0.481</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.292</td>
</tr>
<tr>
<td>3</td>
<td>0.481</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.292</td>
</tr>
<tr>
<td>4</td>
<td>0.603</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.424</td>
</tr>
<tr>
<td>5</td>
<td>0.603</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_17_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.424</td>
</tr>
<tr>
<td>6</td>
<td>0.608</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/PRESET</td>
<td>clk32k:[R]</td>
<td>clk32k:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.420</td>
</tr>
<tr>
<td>7</td>
<td>0.608</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/PRESET</td>
<td>clk32k:[R]</td>
<td>clk32k:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.420</td>
</tr>
<tr>
<td>8</td>
<td>0.609</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.415</td>
</tr>
<tr>
<td>9</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>10</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>11</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>12</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>13</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>14</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_23_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.427</td>
</tr>
<tr>
<td>15</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_20_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>16</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>17</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>18</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>19</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>20</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_30_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>21</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>22</td>
<td>0.611</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_34_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>23</td>
<td>0.612</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_27_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.419</td>
</tr>
<tr>
<td>24</td>
<td>0.612</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_29_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.419</td>
</tr>
<tr>
<td>25</td>
<td>0.612</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_31_s0/CLEAR</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.419</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.442</td>
<td>1.442</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>0.969</td>
<td>1.969</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.202</td>
<td>1.452</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.204</td>
<td>1.454</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.228</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_13_s0/I1</td>
</tr>
<tr>
<td>125.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C145[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_13_s0/F</td>
</tr>
<tr>
<td>126.511</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_10_s15/I0</td>
</tr>
<tr>
<td>127.058</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_10_s15/F</td>
</tr>
<tr>
<td>133.548</td>
<td>6.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C79[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_10_s0/I0</td>
</tr>
<tr>
<td>134.056</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C79[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_10_s0/F</td>
</tr>
<tr>
<td>138.880</td>
<td>4.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.267, 22.979%; route: 104.423, 76.740%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>134.073</td>
<td>4.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C80[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_7_s0/I2</td>
</tr>
<tr>
<td>134.530</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C80[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_7_s0/F</td>
</tr>
<tr>
<td>138.921</td>
<td>4.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.435</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.281, 22.982%; route: 104.450, 76.737%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>124.982</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/I1</td>
</tr>
<tr>
<td>125.530</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C144[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/F</td>
</tr>
<tr>
<td>126.068</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>126.576</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>133.910</td>
<td>7.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_11_s0/I0</td>
</tr>
<tr>
<td>134.483</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C82[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>138.921</td>
<td>4.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.445</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.410</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.267, 22.972%; route: 104.464, 76.747%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.101</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_5_s0/I1</td>
</tr>
<tr>
<td>125.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_5_s0/F</td>
</tr>
<tr>
<td>126.063</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/I0</td>
</tr>
<tr>
<td>126.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C143[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/F</td>
</tr>
<tr>
<td>135.023</td>
<td>8.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C78[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/I0</td>
</tr>
<tr>
<td>135.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C78[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/F</td>
</tr>
<tr>
<td>138.901</td>
<td>3.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.445</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.410</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.352, 23.037%; route: 104.359, 76.682%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.398</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_12_s0/I1</td>
</tr>
<tr>
<td>125.966</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C145[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_12_s0/F</td>
</tr>
<tr>
<td>126.558</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/I0</td>
</tr>
<tr>
<td>127.106</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/F</td>
</tr>
<tr>
<td>135.356</td>
<td>8.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_9_s0/I0</td>
</tr>
<tr>
<td>135.812</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C80[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_9_s0/F</td>
</tr>
<tr>
<td>138.882</td>
<td>3.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.435</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.210, 22.936%; route: 104.482, 76.783%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>133.872</td>
<td>4.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C82[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_8_s0/I2</td>
</tr>
<tr>
<td>134.440</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C82[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_8_s0/F</td>
</tr>
<tr>
<td>138.811</td>
<td>4.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.377</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.343</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.392, 23.082%; route: 104.229, 76.637%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>124.982</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/I1</td>
</tr>
<tr>
<td>125.530</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C144[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/F</td>
</tr>
<tr>
<td>126.068</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>126.576</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>134.111</td>
<td>7.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_11_s0/I0</td>
</tr>
<tr>
<td>134.678</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C79[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>138.830</td>
<td>4.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.435</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.261, 22.982%; route: 104.379, 76.736%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.398</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_15_s0/I1</td>
</tr>
<tr>
<td>125.977</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C145[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_15_s0/F</td>
</tr>
<tr>
<td>126.640</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/I0</td>
</tr>
<tr>
<td>127.218</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C139[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/F</td>
</tr>
<tr>
<td>133.432</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C79[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_12_s0/I0</td>
</tr>
<tr>
<td>133.980</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C79[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_12_s0/F</td>
</tr>
<tr>
<td>138.770</td>
<td>4.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.344, 23.053%; route: 104.236, 76.665%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.101</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_5_s0/I1</td>
</tr>
<tr>
<td>125.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_5_s0/F</td>
</tr>
<tr>
<td>126.063</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/I0</td>
</tr>
<tr>
<td>126.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C143[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/F</td>
</tr>
<tr>
<td>135.023</td>
<td>8.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C78[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/I0</td>
</tr>
<tr>
<td>135.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C78[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/F</td>
</tr>
<tr>
<td>138.760</td>
<td>3.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.377</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CLKB</td>
</tr>
<tr>
<td>65.343</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.352, 23.061%; route: 104.217, 76.657%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.225</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_8_s0/I1</td>
</tr>
<tr>
<td>125.803</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C145[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_8_s0/F</td>
</tr>
<tr>
<td>126.487</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_5_s15/I0</td>
</tr>
<tr>
<td>126.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C141[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_5_s15/F</td>
</tr>
<tr>
<td>134.852</td>
<td>8.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C82[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_5_s0/I0</td>
</tr>
<tr>
<td>135.360</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C82[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_5_s0/F</td>
</tr>
<tr>
<td>138.801</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.426</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>65.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.014, 22.805%; route: 104.597, 76.913%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>134.108</td>
<td>4.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C85[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_8_s0/I2</td>
</tr>
<tr>
<td>134.397</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C85[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_8_s0/F</td>
</tr>
<tr>
<td>138.746</td>
<td>4.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_2_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.114, 22.888%; route: 104.442, 76.831%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>133.656</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C82[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_5_s0/I2</td>
</tr>
<tr>
<td>134.203</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C82[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_5_s0/F</td>
</tr>
<tr>
<td>138.793</td>
<td>4.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.445</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/CLKB</td>
</tr>
<tr>
<td>65.410</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.372, 23.070%; route: 104.231, 76.648%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.103</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C144[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_4_s0/I1</td>
</tr>
<tr>
<td>125.671</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C144[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_4_s0/F</td>
</tr>
<tr>
<td>126.055</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C142[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_1_s15/I0</td>
</tr>
<tr>
<td>126.343</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C142[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_1_s15/F</td>
</tr>
<tr>
<td>134.970</td>
<td>8.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C83[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_1_s0/I0</td>
</tr>
<tr>
<td>135.426</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C83[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_1_s0/F</td>
</tr>
<tr>
<td>138.768</td>
<td>3.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.435</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.951, 22.765%; route: 104.628, 76.954%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.398</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_12_s0/I1</td>
</tr>
<tr>
<td>125.966</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C145[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_12_s0/F</td>
</tr>
<tr>
<td>126.558</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/I0</td>
</tr>
<tr>
<td>127.106</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/F</td>
</tr>
<tr>
<td>135.356</td>
<td>8.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C81[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_9_s0/I0</td>
</tr>
<tr>
<td>135.645</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C81[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_9_s0/F</td>
</tr>
<tr>
<td>138.755</td>
<td>3.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.426</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>65.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.042, 22.834%; route: 104.522, 76.884%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.101</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C144[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_6_s0/I1</td>
</tr>
<tr>
<td>125.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C144[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_6_s0/F</td>
</tr>
<tr>
<td>126.102</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C142[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_3_s15/I0</td>
</tr>
<tr>
<td>126.670</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C142[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_3_s15/F</td>
</tr>
<tr>
<td>134.635</td>
<td>7.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C79[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_3_s0/I0</td>
</tr>
<tr>
<td>135.202</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C79[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_3_s0/F</td>
</tr>
<tr>
<td>138.715</td>
<td>3.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.352, 23.069%; route: 104.172, 76.650%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>124.982</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/I1</td>
</tr>
<tr>
<td>125.530</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C144[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/F</td>
</tr>
<tr>
<td>126.068</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>126.576</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>134.352</td>
<td>7.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C83[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/I0</td>
</tr>
<tr>
<td>134.643</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C83[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>138.682</td>
<td>4.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.377</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.343</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.985, 22.804%; route: 104.507, 76.914%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>133.857</td>
<td>4.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C81[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/I2</td>
</tr>
<tr>
<td>134.405</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C81[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/F</td>
</tr>
<tr>
<td>138.653</td>
<td>4.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.377</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.343</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.372, 23.094%; route: 104.091, 76.624%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.101</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C144[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_6_s0/I1</td>
</tr>
<tr>
<td>125.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C144[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_6_s0/F</td>
</tr>
<tr>
<td>126.102</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C142[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_3_s15/I0</td>
</tr>
<tr>
<td>126.670</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C142[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_3_s15/F</td>
</tr>
<tr>
<td>134.887</td>
<td>8.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C78[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_3_s0/I0</td>
</tr>
<tr>
<td>135.395</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C78[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_3_s0/F</td>
</tr>
<tr>
<td>138.647</td>
<td>3.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.377</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CLKB</td>
</tr>
<tr>
<td>65.343</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.292, 23.036%; route: 104.165, 76.682%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.182</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C145[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_7_s0/I1</td>
</tr>
<tr>
<td>125.730</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C145[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_7_s0/F</td>
</tr>
<tr>
<td>126.451</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/I0</td>
</tr>
<tr>
<td>126.958</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R53C141[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/F</td>
</tr>
<tr>
<td>134.656</td>
<td>7.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C83[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_4_s0/I0</td>
</tr>
<tr>
<td>135.223</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C83[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_4_s0/F</td>
</tr>
<tr>
<td>138.690</td>
<td>3.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.426</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>65.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.261, 23.006%; route: 104.239, 76.712%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>124.982</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/I1</td>
</tr>
<tr>
<td>125.530</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C144[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_14_s0/F</td>
</tr>
<tr>
<td>126.068</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>126.576</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C140[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>134.352</td>
<td>7.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C83[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/I0</td>
</tr>
<tr>
<td>134.643</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C83[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>138.658</td>
<td>4.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.396</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/CLKB</td>
</tr>
<tr>
<td>65.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.985, 22.808%; route: 104.484, 76.910%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.398</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_15_s0/I1</td>
</tr>
<tr>
<td>125.977</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C145[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr_15_s0/F</td>
</tr>
<tr>
<td>126.640</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/I0</td>
</tr>
<tr>
<td>127.218</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R54C139[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/F</td>
</tr>
<tr>
<td>133.432</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C79[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_12_s0/I0</td>
</tr>
<tr>
<td>133.980</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C79[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_12_s0/F</td>
</tr>
<tr>
<td>138.648</td>
<td>4.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[29]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_3_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[29]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[29]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>66</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.344, 23.074%; route: 104.115, 76.645%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>133.400</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C81[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_1_s0/I2</td>
</tr>
<tr>
<td>133.967</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C81[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_1_s0/F</td>
</tr>
<tr>
<td>138.696</td>
<td>4.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.435</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>65.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.392, 23.102%; route: 104.114, 76.617%; tC2Q: 0.382, 0.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>134.531</td>
<td>4.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C86[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_1_s0/I2</td>
</tr>
<tr>
<td>134.822</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C86[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_1_s0/F</td>
</tr>
<tr>
<td>138.633</td>
<td>3.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.116, 22.909%; route: 104.327, 76.810%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>134.325</td>
<td>4.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_7_s0/I2</td>
</tr>
<tr>
<td>134.781</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C84[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_7_s0/F</td>
</tr>
<tr>
<td>138.632</td>
<td>3.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.281, 23.031%; route: 104.161, 76.688%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C157[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C157[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>7.870</td>
<td>4.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_imm_1_s6/F</td>
</tr>
<tr>
<td>9.528</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C156[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/I3</td>
</tr>
<tr>
<td>9.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C156[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s29/F</td>
</tr>
<tr>
<td>11.820</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C154[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R77C154[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/disp_alu_rdwen_s12/F</td>
</tr>
<tr>
<td>14.348</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s11/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/I1</td>
</tr>
<tr>
<td>16.168</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C154[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s33/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I3</td>
</tr>
<tr>
<td>16.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R90C154[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>18.352</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C149[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/I3</td>
</tr>
<tr>
<td>18.671</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R74C149[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s2/F</td>
</tr>
<tr>
<td>24.358</td>
<td>5.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/I1</td>
</tr>
<tr>
<td>24.937</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>119</td>
<td>R6C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_33_s0/F</td>
</tr>
<tr>
<td>31.248</td>
<td>6.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/I2</td>
</tr>
<tr>
<td>31.756</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R89C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s14/F</td>
</tr>
<tr>
<td>33.107</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/I3</td>
</tr>
<tr>
<td>33.396</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s18/F</td>
</tr>
<tr>
<td>33.816</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>34.390</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>35.362</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C144[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I2</td>
</tr>
<tr>
<td>35.930</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R72C144[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>36.730</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/I0</td>
</tr>
<tr>
<td>37.277</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R74C146[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s3/F</td>
</tr>
<tr>
<td>38.492</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/I3</td>
</tr>
<tr>
<td>39.060</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C145[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_10_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C146[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/I0</td>
</tr>
<tr>
<td>41.413</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C146[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>41.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R67C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>41.463</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>41.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>41.513</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>41.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>41.563</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>41.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>41.613</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>41.663</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>41.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>41.713</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>41.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>41.763</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>41.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>41.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>41.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>41.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>41.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>41.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>41.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>42.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>42.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>42.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>42.113</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>42.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>42.163</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>42.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>42.213</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>42.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>42.263</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>42.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>42.313</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>42.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C149[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>42.363</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C149[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>42.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>42.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>42.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>42.463</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C150[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>42.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C150[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>42.707</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C150[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>44.157</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/I2</td>
</tr>
<tr>
<td>44.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R78C148[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_26_s9/F</td>
</tr>
<tr>
<td>44.667</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/I3</td>
</tr>
<tr>
<td>44.986</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s8/F</td>
</tr>
<tr>
<td>44.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/I2</td>
</tr>
<tr>
<td>45.447</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R76C148[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s7/F</td>
</tr>
<tr>
<td>45.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/I3</td>
</tr>
<tr>
<td>46.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R78C148[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s14/F</td>
</tr>
<tr>
<td>49.180</td>
<td>3.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/I1</td>
</tr>
<tr>
<td>49.636</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C150[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_ena_s3/F</td>
</tr>
<tr>
<td>50.578</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/I1</td>
</tr>
<tr>
<td>51.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R36C151[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_icb_cmd_usr_38_s2/F</td>
</tr>
<tr>
<td>54.528</td>
<td>3.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/I1</td>
</tr>
<tr>
<td>54.817</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R74C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s7/F</td>
</tr>
<tr>
<td>55.998</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/I0</td>
</tr>
<tr>
<td>56.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s4/F</td>
</tr>
<tr>
<td>57.868</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/I3</td>
</tr>
<tr>
<td>58.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R101C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s2/F</td>
</tr>
<tr>
<td>58.530</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/I3</td>
</tr>
<tr>
<td>59.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s3/F</td>
</tr>
<tr>
<td>61.696</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C155[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/I1</td>
</tr>
<tr>
<td>62.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R76C155[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s1/F</td>
</tr>
<tr>
<td>62.958</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C155[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/I1</td>
</tr>
<tr>
<td>63.537</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R72C155[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/nice_req_valid_pos_s12/F</td>
</tr>
<tr>
<td>71.765</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/I0</td>
</tr>
<tr>
<td>72.332</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_1_s1/F</td>
</tr>
<tr>
<td>79.456</td>
<td>7.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/I2</td>
</tr>
<tr>
<td>79.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C143[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/disp_oitf_ena_s24/F</td>
</tr>
<tr>
<td>81.371</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C154[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/I0</td>
</tr>
<tr>
<td>81.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R72C154[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/rf_wbck_wdat_31_s15/F</td>
</tr>
<tr>
<td>84.885</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/I2</td>
</tr>
<tr>
<td>85.173</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C153[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_0_s6/F</td>
</tr>
<tr>
<td>85.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R106C153[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/I0</td>
</tr>
<tr>
<td>86.106</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R106C153[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_nxt_s4/F</td>
</tr>
<tr>
<td>86.320</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/I3</td>
</tr>
<tr>
<td>86.608</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C153[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/n29_s5/F</td>
</tr>
<tr>
<td>93.890</td>
<td>7.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/I1</td>
</tr>
<tr>
<td>94.437</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C148[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s2/F</td>
</tr>
<tr>
<td>96.926</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C150[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>97.505</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C150[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>100.582</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/I0</td>
</tr>
<tr>
<td>101.038</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s0/F</td>
</tr>
<tr>
<td>101.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/I0</td>
</tr>
<tr>
<td>101.548</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_19_s/F</td>
</tr>
<tr>
<td>102.141</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/I0</td>
</tr>
<tr>
<td>102.715</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s5/F</td>
</tr>
<tr>
<td>103.096</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/I3</td>
</tr>
<tr>
<td>103.385</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s4/F</td>
</tr>
<tr>
<td>103.766</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/I3</td>
</tr>
<tr>
<td>104.345</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s3/F</td>
</tr>
<tr>
<td>104.347</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/I3</td>
</tr>
<tr>
<td>104.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C147[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s2/F</td>
</tr>
<tr>
<td>105.625</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/I3</td>
</tr>
<tr>
<td>105.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C153[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s1/F</td>
</tr>
<tr>
<td>106.091</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/I1</td>
</tr>
<tr>
<td>106.658</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s3/F</td>
</tr>
<tr>
<td>106.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/I2</td>
</tr>
<tr>
<td>107.398</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s2/F</td>
</tr>
<tr>
<td>107.406</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/I2</td>
</tr>
<tr>
<td>107.973</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C152[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_s0/F</td>
</tr>
<tr>
<td>108.735</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C146[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I3</td>
</tr>
<tr>
<td>108.993</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R14C146[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>109.717</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C150[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/I2</td>
</tr>
<tr>
<td>110.296</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C150[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_icb_cmd_addr_17_s0/F</td>
</tr>
<tr>
<td>111.272</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/I1</td>
</tr>
<tr>
<td>111.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C148[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s7/F</td>
</tr>
<tr>
<td>112.051</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/I3</td>
</tr>
<tr>
<td>112.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C146[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s6/F</td>
</tr>
<tr>
<td>112.721</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/I3</td>
</tr>
<tr>
<td>113.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s5/F</td>
</tr>
<tr>
<td>113.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/I3</td>
</tr>
<tr>
<td>113.845</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C147[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s4/F</td>
</tr>
<tr>
<td>114.807</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/I3</td>
</tr>
<tr>
<td>115.096</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C147[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_s0/F</td>
</tr>
<tr>
<td>116.146</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C144[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I3</td>
</tr>
<tr>
<td>116.653</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C144[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>117.118</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/I1</td>
</tr>
<tr>
<td>117.407</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C148[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s1/F</td>
</tr>
<tr>
<td>117.997</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/I1</td>
</tr>
<tr>
<td>118.565</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C152[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wen_s3/F</td>
</tr>
<tr>
<td>118.723</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/I2</td>
</tr>
<tr>
<td>119.291</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C152[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_set_s4/F</td>
</tr>
<tr>
<td>119.880</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C146[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>120.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C146[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>120.625</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C146[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/I2</td>
</tr>
<tr>
<td>121.203</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C146[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s2/F</td>
</tr>
<tr>
<td>122.922</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I1</td>
</tr>
<tr>
<td>123.501</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R34C144[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>125.170</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/I3</td>
</tr>
<tr>
<td>125.748</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_ena_s4/F</td>
</tr>
<tr>
<td>125.756</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/I0</td>
</tr>
<tr>
<td>126.075</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R53C143[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/itcm_ram_cs_s/F</td>
</tr>
<tr>
<td>129.475</td>
<td>3.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/I0</td>
</tr>
<tr>
<td>129.763</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>104</td>
<td>R29C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s3/F</td>
</tr>
<tr>
<td>134.325</td>
<td>4.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_6_s0/I2</td>
</tr>
<tr>
<td>134.781</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C84[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_6_s0/F</td>
</tr>
<tr>
<td>138.632</td>
<td>3.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.387</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CLKB</td>
</tr>
<tr>
<td>65.352</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.281, 23.031%; route: 104.161, 76.688%; tC2Q: 0.382, 0.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/out_data_vld_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C74[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/out_data_vld_s1/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C74[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/out_data_vld_s1/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/n265_s5/I0</td>
</tr>
<tr>
<td>2.032</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C73[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/n265_s5/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R20C4[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>3.782</td>
<td>3.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2/CLK</td>
</tr>
<tr>
<td>3.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2</td>
</tr>
<tr>
<td>3.818</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/i_switch_pingpong_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 25.000%; route: 0.394, 51.471%; tC2Q: 0.180, 23.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.782, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_68_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.257</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C76[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_68_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C76[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_68_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C76[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>3.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C76[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0/CLK</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0</td>
</tr>
<tr>
<td>3.228</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C76[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C75[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_6_s0/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C75[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0</td>
</tr>
<tr>
<td>3.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_69_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C75[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_69_s0/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C75[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.196</td>
<td>3.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0/CLK</td>
</tr>
<tr>
<td>3.231</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0</td>
</tr>
<tr>
<td>3.233</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C75[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.196, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_19_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_19_s0/Q</td>
</tr>
<tr>
<td>1.735</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0</td>
</tr>
<tr>
<td>3.218</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 61.081%; tC2Q: 0.180, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C76[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_32_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C76[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_32_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C76[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C76[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0</td>
</tr>
<tr>
<td>3.238</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C76[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C76[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_44_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C76[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_44_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C76[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C76[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0</td>
</tr>
<tr>
<td>3.238</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C76[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_64_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.257</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C76[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_64_s0/CLK</td>
</tr>
<tr>
<td>1.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C76[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_64_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.196</td>
<td>3.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0/CLK</td>
</tr>
<tr>
<td>3.231</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0</td>
</tr>
<tr>
<td>3.208</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C75[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_72_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 62.597%; tC2Q: 0.180, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.196, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C75[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_7_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C75[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0</td>
</tr>
<tr>
<td>3.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_70_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C75[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_70_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C75[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.196</td>
<td>3.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0/CLK</td>
</tr>
<tr>
<td>3.231</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0</td>
</tr>
<tr>
<td>3.233</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C75[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.196, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C74[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_11_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C74[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_11_s0/Q</td>
</tr>
<tr>
<td>1.779</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C74[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0</td>
</tr>
<tr>
<td>3.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C74[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_14_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C74[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_14_s0/Q</td>
</tr>
<tr>
<td>1.779</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C74[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0</td>
</tr>
<tr>
<td>3.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C74[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_23_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C73[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_23_s0/Q</td>
</tr>
<tr>
<td>1.779</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0</td>
</tr>
<tr>
<td>3.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_26_s0/CLK</td>
</tr>
<tr>
<td>1.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C73[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_26_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C73[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0</td>
</tr>
<tr>
<td>3.238</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C73[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C73[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_30_s0/CLK</td>
</tr>
<tr>
<td>1.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C73[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_30_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C72[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C72[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0</td>
</tr>
<tr>
<td>3.238</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C72[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C76[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_35_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C76[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_35_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C76[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C76[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0</td>
</tr>
<tr>
<td>3.213</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C76[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_18_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_18_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0</td>
</tr>
<tr>
<td>3.218</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 62.597%; tC2Q: 0.180, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C77[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C77[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_1_s0/Q</td>
</tr>
<tr>
<td>1.779</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C77[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>3.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0/CLK</td>
</tr>
<tr>
<td>3.238</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0</td>
</tr>
<tr>
<td>3.239</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C77[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C77[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C77[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_5_s0/Q</td>
</tr>
<tr>
<td>1.779</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C77[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>3.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0/CLK</td>
</tr>
<tr>
<td>3.238</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0</td>
</tr>
<tr>
<td>3.239</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C77[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C74[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.457</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C74[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_10_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0</td>
</tr>
<tr>
<td>3.218</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C74[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C74[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_12_s0/CLK</td>
</tr>
<tr>
<td>1.457</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C74[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_12_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C74[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0</td>
</tr>
<tr>
<td>3.218</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C74[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C73[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C73[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_16_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C72[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>3.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C72[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0/CLK</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0</td>
</tr>
<tr>
<td>3.203</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C72[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C73[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_17_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C73[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_17_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C72[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>3.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C72[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0/CLK</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0</td>
</tr>
<tr>
<td>3.203</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C72[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_21_s0/CLK</td>
</tr>
<tr>
<td>1.457</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_21_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0</td>
</tr>
<tr>
<td>3.218</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C73[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_24_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C73[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/sram_o_data_24_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0</td>
</tr>
<tr>
<td>3.213</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C73[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/parallel_data_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.309, 63.171%; tC2Q: 0.180, 36.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.201, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>203.378</td>
<td>2.995</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[18]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.218</td>
<td>6.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1/CLK[0]</td>
</tr>
<tr>
<td>196.183</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1</td>
</tr>
<tr>
<td>195.932</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_404_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 3.593%; route: 12.062, 93.444%; tC2Q: 0.382, 2.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.218, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.922</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>203.176</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.209</td>
<td>6.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1/CLK[0]</td>
</tr>
<tr>
<td>196.174</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1</td>
</tr>
<tr>
<td>195.922</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[19]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_405_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 3.650%; route: 11.861, 93.340%; tC2Q: 0.382, 3.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.209, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>202.647</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.218</td>
<td>6.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1/CLK[0]</td>
</tr>
<tr>
<td>196.183</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1</td>
</tr>
<tr>
<td>195.932</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_401_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 3.808%; route: 11.332, 93.051%; tC2Q: 0.382, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.218, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.640</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[21]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.227</td>
<td>6.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1/CLK[0]</td>
</tr>
<tr>
<td>196.192</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1</td>
</tr>
<tr>
<td>195.941</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[21]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/add_402_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.152%; route: 10.324, 92.424%; tC2Q: 0.382, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.228, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.436</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C62[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3/CLK</td>
</tr>
<tr>
<td>196.196</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3</td>
</tr>
<tr>
<td>195.848</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C62[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.229%; route: 10.121, 92.284%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/counter2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>66.239</td>
<td>6.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/counter2_0_s2/CLK</td>
</tr>
<tr>
<td>66.621</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C65[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/counter2_0_s2/Q</td>
</tr>
<tr>
<td>67.607</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C74[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/n94_s3/I0</td>
</tr>
<tr>
<td>68.181</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C74[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/n94_s3/F</td>
</tr>
<tr>
<td>68.186</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C74[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/n94_s2/I0</td>
</tr>
<tr>
<td>68.643</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C74[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/n94_s2/F</td>
</tr>
<tr>
<td>69.525</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/n6_s1/I1</td>
</tr>
<tr>
<td>69.946</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/n6_s1/F</td>
</tr>
<tr>
<td>70.505</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C70[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>65.476</td>
<td>2.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>65.441</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>65.094</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C70[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mrt_rstn_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.239, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.451, 34.017%; route: 2.432, 57.017%; tC2Q: 0.382, 8.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.976, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C62[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.246</td>
<td>6.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C62[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1/CLK</td>
</tr>
<tr>
<td>196.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1</td>
</tr>
<tr>
<td>195.863</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C62[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.246, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C62[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.246</td>
<td>6.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0/CLK</td>
</tr>
<tr>
<td>196.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0</td>
</tr>
<tr>
<td>195.863</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/acc_done_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.246, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C62[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.246</td>
<td>6.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0/CLK</td>
</tr>
<tr>
<td>196.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0</td>
</tr>
<tr>
<td>195.863</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ms_ins0/valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.246, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.268</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.255</td>
<td>6.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3/CLK</td>
</tr>
<tr>
<td>196.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3</td>
</tr>
<tr>
<td>195.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C63[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.295%; route: 9.952, 92.163%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.226</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C62[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.248</td>
<td>6.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3/CLK</td>
</tr>
<tr>
<td>196.213</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3</td>
</tr>
<tr>
<td>195.866</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.311%; route: 9.911, 92.133%; tC2Q: 0.382, 3.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.248, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.197</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C62[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.238</td>
<td>6.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3/CLK</td>
</tr>
<tr>
<td>196.203</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3</td>
</tr>
<tr>
<td>195.856</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C62[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.323%; route: 9.882, 92.112%; tC2Q: 0.382, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.238, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.197</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C62[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.238</td>
<td>6.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3/CLK</td>
</tr>
<tr>
<td>196.203</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3</td>
</tr>
<tr>
<td>195.856</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C62[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.323%; route: 9.882, 92.112%; tC2Q: 0.382, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.238, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>195.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16M</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10786</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>190.469</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C69[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/CLK</td>
</tr>
<tr>
<td>190.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16933</td>
<td>R2C69[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/mnist_rst_n_s0/Q</td>
</tr>
<tr>
<td>199.919</td>
<td>9.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C65[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/I0</td>
</tr>
<tr>
<td>200.382</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>51</td>
<td>R5C65[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/n58_s1/F</td>
</tr>
<tr>
<td>201.197</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C62[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/clk_out_3</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5436</td>
<td>R11C74[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>196.238</td>
<td>6.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3/CLK</td>
</tr>
<tr>
<td>196.203</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3</td>
</tr>
<tr>
<td>195.856</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C62[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/fc_top_inst/fc_module_ins/ins0/ins0_0/res_tmp_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 4.323%; route: 9.882, 92.112%; tC2Q: 0.382, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.238, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 38.462%; tC2Q: 0.180, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C96[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 38.462%; tC2Q: 0.180, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C96[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 38.462%; tC2Q: 0.180, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C96[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.812</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C96[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.623</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C96[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.024%; route: 2.136, 75.976%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C96[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.812</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_17_s0/CLK</td>
</tr>
<tr>
<td>2.623</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.024%; route: 2.136, 75.976%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk32k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk32k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk32k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>986</td>
<td>R3C3[0][A]</td>
<td>clkdivider_inst/clk_out_32k_s2/Q</td>
</tr>
<tr>
<td>3.044</td>
<td>3.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.224</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R99C108[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C107[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk32k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>986</td>
<td>R3C3[0][A]</td>
<td>clkdivider_inst/clk_out_32k_s2/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/CLK</td>
</tr>
<tr>
<td>2.856</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 57.143%; tC2Q: 0.180, 42.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.045, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk32k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk32k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk32k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>986</td>
<td>R3C3[0][A]</td>
<td>clkdivider_inst/clk_out_32k_s2/Q</td>
</tr>
<tr>
<td>3.044</td>
<td>3.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.224</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R99C108[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C107[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk32k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>986</td>
<td>R3C3[0][A]</td>
<td>clkdivider_inst/clk_out_32k_s2/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/CLK</td>
</tr>
<tr>
<td>2.856</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 57.143%; tC2Q: 0.180, 42.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.045, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.217</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C96[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.797</td>
<td>2.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C96[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C96[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.153%; route: 2.121, 75.847%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.807</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_23_s0/CLK</td>
</tr>
<tr>
<td>2.618</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C96[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.067%; route: 2.131, 75.933%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_20_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[3][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_30_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_34_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_34_s0/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C94[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.797</td>
<td>2.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_27_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C95[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 57.015%; tC2Q: 0.180, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.153%; route: 2.121, 75.847%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.797</td>
<td>2.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_29_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 57.015%; tC2Q: 0.180, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.153%; route: 2.121, 75.847%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_pads_jtag_TCK_i_ival:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.802</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C96[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R103C96[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_pads_jtag_TCK_i_ival</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>io_pads_jtag_TCK_i_ival_ibuf/O</td>
</tr>
<tr>
<td>2.797</td>
<td>2.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_31_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C95[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.110%; route: 2.126, 75.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 57.015%; tC2Q: 0.180, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.153%; route: 2.121, 75.847%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>13.454</td>
<td>8.454</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>14.125</td>
<td>4.125</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk_s0/F</td>
</tr>
<tr>
<td>12.151</td>
<td>7.151</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk_s0/F</td>
</tr>
<tr>
<td>13.593</td>
<td>3.593</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk_s0/F</td>
</tr>
<tr>
<td>7.536</td>
<td>7.536</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_clk_s0/F</td>
</tr>
<tr>
<td>9.505</td>
<td>4.505</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>8.782</td>
<td>8.782</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/data_valid</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>10.234</td>
<td>5.234</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram1_din_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>12.336</td>
<td>7.336</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/din_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/IRCAM_inst/clkout_s0/Q</td>
</tr>
<tr>
<td>13.790</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nice_core_top_ins/top_input_inst/Input_pre_data_module_inst/PingPongBuffer_inst/sram0_din_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>16933</td>
<td>mnist_rst_n</td>
<td>-9.319</td>
<td>9.201</td>
</tr>
<tr>
<td>10786</td>
<td>clk16M</td>
<td>-73.528</td>
<td>3.130</td>
</tr>
<tr>
<td>7284</td>
<td>mnist_dma_finish_3</td>
<td>-7.267</td>
<td>6.926</td>
</tr>
<tr>
<td>5873</td>
<td>mnist_dma_finish</td>
<td>-17.307</td>
<td>7.088</td>
</tr>
<tr>
<td>5436</td>
<td>clk_out_3</td>
<td>-24.148</td>
<td>6.673</td>
</tr>
<tr>
<td>4684</td>
<td>reset_n_catch_reg_io_q_9[0]</td>
<td>36.986</td>
<td>19.410</td>
</tr>
<tr>
<td>3691</td>
<td>Filtr_2_count[0]</td>
<td>-21.841</td>
<td>12.685</td>
</tr>
<tr>
<td>3055</td>
<td>Filtr_2_count[1]</td>
<td>-23.279</td>
<td>11.821</td>
</tr>
<tr>
<td>1792</td>
<td>Filtr_2_count[2]</td>
<td>-20.321</td>
<td>12.578</td>
</tr>
<tr>
<td>1411</td>
<td>mnist_dma_finish_2</td>
<td>-3.083</td>
<td>8.046</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R97C151</td>
<td>79.17%</td>
</tr>
<tr>
<td>R6C147</td>
<td>77.78%</td>
</tr>
<tr>
<td>R95C109</td>
<td>76.39%</td>
</tr>
<tr>
<td>R67C153</td>
<td>76.39%</td>
</tr>
<tr>
<td>R92C106</td>
<td>75.00%</td>
</tr>
<tr>
<td>R101C101</td>
<td>75.00%</td>
</tr>
<tr>
<td>R101C105</td>
<td>75.00%</td>
</tr>
<tr>
<td>R38C53</td>
<td>73.61%</td>
</tr>
<tr>
<td>R47C151</td>
<td>73.61%</td>
</tr>
<tr>
<td>R94C112</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk32k -period 31250 -waveform {0 15625} [get_nets {clk_out_32k_3}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk470k -period 2127.66 -waveform {0 1063.83} [get_nets {clk_out_470k_3}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk16M -period 62.5 -waveform {0 31.25} [get_nets {clk16M}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
