// Seed: 1643517765
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    output uwire id_15,
    input supply1 id_16,
    output tri id_17,
    input tri1 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    input wand id_22,
    input tri0 id_23,
    input wor id_24
);
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  wand  id_2
    , id_10,
    output tri0  id_3,
    input  uwire id_4,
    output tri   id_5,
    output wor   id_6,
    input  wire  id_7,
    input  wor   id_8
);
  module_0 modCall_1 (
      id_7,
      id_0,
      id_4,
      id_1,
      id_4,
      id_5,
      id_6,
      id_4,
      id_1,
      id_8,
      id_7,
      id_2,
      id_2,
      id_2,
      id_5,
      id_3,
      id_7,
      id_5,
      id_7,
      id_6,
      id_0,
      id_0,
      id_2,
      id_0,
      id_8
  );
  assign id_3 = 1'b0;
  logic id_11;
  ;
endmodule
