<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>adapter.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/adapter.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="adapter,eth_coalesce,mbox_entry,pkt_gl,port_info,rx_sw_desc,sge,sge_eth_rx_stats,sge_eth_rxq,sge_eth_tx_stats,sge_eth_txq,sge_fl,sge_rspq,sge_txq,tx_desc,tx_eth_coal_desc,tx_sw_desc "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/adapter.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='adapter.h.html'>adapter.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> *   BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright(c) 2014-2017 Chelsio Communications.</i></td></tr>
<tr><th id="5">5</th><td><i> *   All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *   are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *       notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i> *       the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i> *       distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     * Neither the name of Chelsio Communications nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i> *       contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i> *       from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* This file should not be included directly.  Include common.h instead. */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifndef</span> <span class="macro" data-ref="_M/__T4_ADAPTER_H__">__T4_ADAPTER_H__</span></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/__T4_ADAPTER_H__" data-ref="_M/__T4_ADAPTER_H__">__T4_ADAPTER_H__</dfn></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../bus/pci/rte_bus_pci.h.html">&lt;rte_bus_pci.h&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../lib/librte_mbuf/rte_mbuf.h.html">&lt;rte_mbuf.h&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../cxgbe_compat.h.html">"cxgbe_compat.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="t4_regs_values.h.html">"t4_regs_values.h"</a></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>enum</b> {</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="MAX_ETH_QSETS" title='MAX_ETH_QSETS' data-ref="MAX_ETH_QSETS">MAX_ETH_QSETS</dfn> = <var>64</var>,           <i>/* # of Ethernet Tx/Rx queue sets */</i></td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a>;</td></tr>
<tr><th id="51">51</th><td><b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>enum</b> {</td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="PORT_RSS_DONE" title='PORT_RSS_DONE' data-ref="PORT_RSS_DONE">PORT_RSS_DONE</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>struct</b> <dfn class="type def" id="port_info" title='port_info' data-ref="port_info">port_info</dfn> {</td></tr>
<tr><th id="58">58</th><td>	<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="decl field" id="port_info::adapter" title='port_info::adapter' data-ref="port_info::adapter">adapter</dfn>;        <i>/* adapter that this port belongs to */</i></td></tr>
<tr><th id="59">59</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="decl field" id="port_info::eth_dev" title='port_info::eth_dev' data-ref="port_info::eth_dev">eth_dev</dfn>;    <i>/* associated rte eth device */</i></td></tr>
<tr><th id="60">60</th><td>	<b>struct</b> <a class="type" href="common.h.html#port_stats" title='port_stats' data-ref="port_stats">port_stats</a> <dfn class="decl field" id="port_info::stats_base" title='port_info::stats_base' data-ref="port_info::stats_base">stats_base</dfn>;   <i>/* port statistics base */</i></td></tr>
<tr><th id="61">61</th><td>	<b>struct</b> <a class="type" href="common.h.html#link_config" title='link_config' data-ref="link_config">link_config</a> <dfn class="decl field" id="port_info::link_cfg" title='port_info::link_cfg' data-ref="port_info::link_cfg">link_cfg</dfn>;    <i>/* link configuration info */</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="port_info::flags" title='port_info::flags' data-ref="port_info::flags">flags</dfn>;            <i>/* port related flags */</i></td></tr>
<tr><th id="64">64</th><td>	<em>short</em> <em>int</em> <dfn class="decl field" id="port_info::xact_addr_filt" title='port_info::xact_addr_filt' data-ref="port_info::xact_addr_filt">xact_addr_filt</dfn>;       <i>/* index of exact MAC address filter */</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>    <dfn class="decl field" id="port_info::viid" title='port_info::viid' data-ref="port_info::viid">viid</dfn>;                    <i>/* associated virtual interface id */</i></td></tr>
<tr><th id="67">67</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#s8" title='s8' data-type='int8_t' data-ref="s8">s8</a>     <dfn class="decl field" id="port_info::mdio_addr" title='port_info::mdio_addr' data-ref="port_info::mdio_addr">mdio_addr</dfn>;               <i>/* address of the PHY */</i></td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::port_type" title='port_info::port_type' data-ref="port_info::port_type">port_type</dfn>;               <i>/* firmware port type */</i></td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::mod_type" title='port_info::mod_type' data-ref="port_info::mod_type">mod_type</dfn>;                <i>/* firmware module type */</i></td></tr>
<tr><th id="70">70</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::port_id" title='port_info::port_id' data-ref="port_info::port_id">port_id</dfn>;                 <i>/* physical port ID */</i></td></tr>
<tr><th id="71">71</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::tx_chan" title='port_info::tx_chan' data-ref="port_info::tx_chan">tx_chan</dfn>;                 <i>/* associated channel */</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::n_rx_qsets" title='port_info::n_rx_qsets' data-ref="port_info::n_rx_qsets">n_rx_qsets</dfn>;              <i>/* # of rx qsets */</i></td></tr>
<tr><th id="74">74</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::n_tx_qsets" title='port_info::n_tx_qsets' data-ref="port_info::n_tx_qsets">n_tx_qsets</dfn>;              <i>/* # of tx qsets */</i></td></tr>
<tr><th id="75">75</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::first_qset" title='port_info::first_qset' data-ref="port_info::first_qset">first_qset</dfn>;              <i>/* index of first qset */</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>    *<dfn class="decl field" id="port_info::rss" title='port_info::rss' data-ref="port_info::rss">rss</dfn>;                    <i>/* rss table */</i></td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>     <dfn class="decl field" id="port_info::rss_mode" title='port_info::rss_mode' data-ref="port_info::rss_mode">rss_mode</dfn>;                <i>/* rss mode */</i></td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>    <dfn class="decl field" id="port_info::rss_size" title='port_info::rss_size' data-ref="port_info::rss_size">rss_size</dfn>;                <i>/* size of VI's RSS table slice */</i></td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* Enable or disable autonegotiation.  If this is set to enable,</i></td></tr>
<tr><th id="83">83</th><td><i> * the forced link modes above are completely ignored.</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_DISABLE" data-ref="_M/AUTONEG_DISABLE">AUTONEG_DISABLE</dfn>         0x00</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ENABLE" data-ref="_M/AUTONEG_ENABLE">AUTONEG_ENABLE</dfn>          0x01</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>enum</b> {                                 <i>/* adapter flags */</i></td></tr>
<tr><th id="89">89</th><td>	<dfn class="enum" id="FULL_INIT_DONE" title='FULL_INIT_DONE' data-ref="FULL_INIT_DONE">FULL_INIT_DONE</dfn>     = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="USING_MSI" title='USING_MSI' data-ref="USING_MSI">USING_MSI</dfn>          = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="USING_MSIX" title='USING_MSIX' data-ref="USING_MSIX">USING_MSIX</dfn>         = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="FW_QUEUE_BOUND" title='FW_QUEUE_BOUND' data-ref="FW_QUEUE_BOUND">FW_QUEUE_BOUND</dfn>     = (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="93">93</th><td>	<dfn class="enum" id="FW_OK" title='FW_OK' data-ref="FW_OK">FW_OK</dfn>              = (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="CFG_QUEUES" title='CFG_QUEUES' data-ref="CFG_QUEUES">CFG_QUEUES</dfn>	   = (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="95">95</th><td>	<dfn class="enum" id="MASTER_PF" title='MASTER_PF' data-ref="MASTER_PF">MASTER_PF</dfn>          = (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>struct</b> <dfn class="type def" id="rx_sw_desc" title='rx_sw_desc' data-ref="rx_sw_desc">rx_sw_desc</dfn> {                <i>/* SW state per Rx descriptor */</i></td></tr>
<tr><th id="99">99</th><td>	<em>void</em> *<dfn class="decl field" id="rx_sw_desc::buf" title='rx_sw_desc::buf' data-ref="rx_sw_desc::buf">buf</dfn>;                 <i>/* struct page or mbuf */</i></td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="rx_sw_desc::dma_addr" title='rx_sw_desc::dma_addr' data-ref="rx_sw_desc::dma_addr">dma_addr</dfn>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>struct</b> <dfn class="type def" id="sge_fl" title='sge_fl' data-ref="sge_fl">sge_fl</dfn> {                     <i>/* SGE free-buffer queue state */</i></td></tr>
<tr><th id="104">104</th><td>	<i>/* RO fields */</i></td></tr>
<tr><th id="105">105</th><td>	<b>struct</b> <a class="type" href="#rx_sw_desc" title='rx_sw_desc' data-ref="rx_sw_desc">rx_sw_desc</a> *<dfn class="decl field" id="sge_fl::sdesc" title='sge_fl::sdesc' data-ref="sge_fl::sdesc">sdesc</dfn>;   <i>/* address of SW Rx descriptor ring */</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="sge_fl::addr" title='sge_fl::addr' data-ref="sge_fl::addr">addr</dfn>;            <i>/* bus address of HW ring start */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> *<dfn class="decl field" id="sge_fl::desc" title='sge_fl::desc' data-ref="sge_fl::desc">desc</dfn>;               <i>/* address of HW Rx descriptor ring */</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>	<em>void</em> <a class="macro" href="../cxgbe_compat.h.html#113" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="sge_fl::bar2_addr" title='sge_fl::bar2_addr' data-ref="sge_fl::bar2_addr">bar2_addr</dfn>;    <i>/* address of BAR2 Queue registers */</i></td></tr>
<tr><th id="111">111</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::bar2_qid" title='sge_fl::bar2_qid' data-ref="sge_fl::bar2_qid">bar2_qid</dfn>;      <i>/* Queue ID for BAR2 Queue registers */</i></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::cntxt_id" title='sge_fl::cntxt_id' data-ref="sge_fl::cntxt_id">cntxt_id</dfn>;      <i>/* SGE relative QID for the free list */</i></td></tr>
<tr><th id="114">114</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::size" title='sge_fl::size' data-ref="sge_fl::size">size</dfn>;          <i>/* capacity of free list */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::avail" title='sge_fl::avail' data-ref="sge_fl::avail">avail</dfn>;         <i>/* # of available Rx buffers */</i></td></tr>
<tr><th id="117">117</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::pend_cred" title='sge_fl::pend_cred' data-ref="sge_fl::pend_cred">pend_cred</dfn>;     <i>/* new buffers since last FL DB ring */</i></td></tr>
<tr><th id="118">118</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::cidx" title='sge_fl::cidx' data-ref="sge_fl::cidx">cidx</dfn>;          <i>/* consumer index */</i></td></tr>
<tr><th id="119">119</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_fl::pidx" title='sge_fl::pidx' data-ref="sge_fl::pidx">pidx</dfn>;          <i>/* producer index */</i></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="sge_fl::alloc_failed" title='sge_fl::alloc_failed' data-ref="sge_fl::alloc_failed">alloc_failed</dfn>; <i>/* # of times buffer allocation failed */</i></td></tr>
<tr><th id="122">122</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="sge_fl::low" title='sge_fl::low' data-ref="sge_fl::low">low</dfn>;          <i>/* # of times momentarily starving */</i></td></tr>
<tr><th id="123">123</th><td>};</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MAX_MBUF_FRAGS" data-ref="_M/MAX_MBUF_FRAGS">MAX_MBUF_FRAGS</dfn> (16384 / 512 + 2)</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* A packet gather list */</i></td></tr>
<tr><th id="128">128</th><td><b>struct</b> <dfn class="type def" id="pkt_gl" title='pkt_gl' data-ref="pkt_gl">pkt_gl</dfn> {</td></tr>
<tr><th id="129">129</th><td>	<b>union</b> {</td></tr>
<tr><th id="130">130</th><td>		<b>struct</b> <a class="type" href="../../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="pkt_gl::(anonymous)::mbufs" title='pkt_gl::(anonymous union)::mbufs' data-ref="pkt_gl::(anonymous)::mbufs">mbufs</dfn>[<a class="macro" href="#125" title="(16384 / 512 + 2)" data-ref="_M/MAX_MBUF_FRAGS">MAX_MBUF_FRAGS</a>];</td></tr>
<tr><th id="131">131</th><td>	} <i>/* UNNAMED */</i>;</td></tr>
<tr><th id="132">132</th><td>	<em>void</em> *<dfn class="decl field" id="pkt_gl::va" title='pkt_gl::va' data-ref="pkt_gl::va">va</dfn>;                         <i>/* virtual address of first byte */</i></td></tr>
<tr><th id="133">133</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="pkt_gl::nfrags" title='pkt_gl::nfrags' data-ref="pkt_gl::nfrags">nfrags</dfn>;              <i>/* # of fragments */</i></td></tr>
<tr><th id="134">134</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="pkt_gl::tot_len" title='pkt_gl::tot_len' data-ref="pkt_gl::tot_len">tot_len</dfn>;             <i>/* total length of fragments */</i></td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="pkt_gl::usembufs" title='pkt_gl::usembufs' data-ref="pkt_gl::usembufs">usembufs</dfn>;                    <i>/* use mbufs for fragments */</i></td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><b>typedef</b> <em>int</em> (*<dfn class="typedef" id="rspq_handler_t" title='rspq_handler_t' data-type='int (*)(struct sge_rspq *, const uint64_t *, const struct pkt_gl *)' data-ref="rspq_handler_t">rspq_handler_t</dfn>)(<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col6 decl" id="16q" title='q' data-type='struct sge_rspq *' data-ref="16q">q</dfn>, <em>const</em> <a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> *<dfn class="local col7 decl" id="17rsp" title='rsp' data-type='const uint64_t *' data-ref="17rsp">rsp</dfn>,</td></tr>
<tr><th id="139">139</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="#pkt_gl" title='pkt_gl' data-ref="pkt_gl">pkt_gl</a> *<dfn class="local col8 decl" id="18gl" title='gl' data-type='const struct pkt_gl *' data-ref="18gl">gl</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>struct</b> <dfn class="type def" id="sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</dfn> {                   <i>/* state for an SGE response queue */</i></td></tr>
<tr><th id="142">142</th><td>	<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="decl field" id="sge_rspq::adapter" title='sge_rspq::adapter' data-ref="sge_rspq::adapter">adapter</dfn>;      <i>/* adapter that this queue belongs to */</i></td></tr>
<tr><th id="143">143</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="decl field" id="sge_rspq::eth_dev" title='sge_rspq::eth_dev' data-ref="sge_rspq::eth_dev">eth_dev</dfn>;  <i>/* associated rte eth device */</i></td></tr>
<tr><th id="144">144</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a>  *<dfn class="decl field" id="sge_rspq::mb_pool" title='sge_rspq::mb_pool' data-ref="sge_rspq::mb_pool">mb_pool</dfn>; <i>/* associated mempool */</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="sge_rspq::phys_addr" title='sge_rspq::phys_addr' data-ref="sge_rspq::phys_addr">phys_addr</dfn>;       <i>/* physical address of the ring */</i></td></tr>
<tr><th id="147">147</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> *<dfn class="decl field" id="sge_rspq::desc" title='sge_rspq::desc' data-ref="sge_rspq::desc">desc</dfn>;               <i>/* address of HW response ring */</i></td></tr>
<tr><th id="148">148</th><td>	<em>const</em> <a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> *<dfn class="decl field" id="sge_rspq::cur_desc" title='sge_rspq::cur_desc' data-ref="sge_rspq::cur_desc">cur_desc</dfn>;     <i>/* current descriptor in queue */</i></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<em>void</em> <a class="macro" href="../cxgbe_compat.h.html#113" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="sge_rspq::bar2_addr" title='sge_rspq::bar2_addr' data-ref="sge_rspq::bar2_addr">bar2_addr</dfn>;    <i>/* address of BAR2 Queue registers */</i></td></tr>
<tr><th id="151">151</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_rspq::bar2_qid" title='sge_rspq::bar2_qid' data-ref="sge_rspq::bar2_qid">bar2_qid</dfn>;      <i>/* Queue ID for BAR2 Queue registers */</i></td></tr>
<tr><th id="152">152</th><td>	<b>struct</b> <a class="type" href="t4_hw.h.html#sge_qstat" title='sge_qstat' data-ref="sge_qstat">sge_qstat</a> *<dfn class="decl field" id="sge_rspq::stat" title='sge_rspq::stat' data-ref="sge_rspq::stat">stat</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_rspq::cidx" title='sge_rspq::cidx' data-ref="sge_rspq::cidx">cidx</dfn>;          <i>/* consumer index */</i></td></tr>
<tr><th id="155">155</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_rspq::gts_idx" title='sge_rspq::gts_idx' data-ref="sge_rspq::gts_idx">gts_idx</dfn>;	    <i>/* last gts write sent */</i></td></tr>
<tr><th id="156">156</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_rspq::iqe_len" title='sge_rspq::iqe_len' data-ref="sge_rspq::iqe_len">iqe_len</dfn>;       <i>/* entry size */</i></td></tr>
<tr><th id="157">157</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_rspq::size" title='sge_rspq::size' data-ref="sge_rspq::size">size</dfn>;          <i>/* capacity of response queue */</i></td></tr>
<tr><th id="158">158</th><td>	<em>int</em> <dfn class="decl field" id="sge_rspq::offset" title='sge_rspq::offset' data-ref="sge_rspq::offset">offset</dfn>;                 <i>/* offset into current Rx buffer */</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::gen" title='sge_rspq::gen' data-ref="sge_rspq::gen">gen</dfn>;                     <i>/* current generation bit */</i></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::intr_params" title='sge_rspq::intr_params' data-ref="sge_rspq::intr_params">intr_params</dfn>;             <i>/* interrupt holdoff parameters */</i></td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::next_intr_params" title='sge_rspq::next_intr_params' data-ref="sge_rspq::next_intr_params">next_intr_params</dfn>;        <i>/* holdoff params for next interrupt */</i></td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::pktcnt_idx" title='sge_rspq::pktcnt_idx' data-ref="sge_rspq::pktcnt_idx">pktcnt_idx</dfn>;              <i>/* interrupt packet threshold */</i></td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::port_id" title='sge_rspq::port_id' data-ref="sge_rspq::port_id">port_id</dfn>;		    <i>/* associated port-id */</i></td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="sge_rspq::idx" title='sge_rspq::idx' data-ref="sge_rspq::idx">idx</dfn>;                     <i>/* queue index within its group */</i></td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="sge_rspq::cntxt_id" title='sge_rspq::cntxt_id' data-ref="sge_rspq::cntxt_id">cntxt_id</dfn>;               <i>/* SGE relative QID for the response Q */</i></td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="sge_rspq::abs_id" title='sge_rspq::abs_id' data-ref="sge_rspq::abs_id">abs_id</dfn>;                 <i>/* absolute SGE id for the response q */</i></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="#rspq_handler_t" title='rspq_handler_t' data-type='int (*)(struct sge_rspq *, const uint64_t *, const struct pkt_gl *)' data-ref="rspq_handler_t">rspq_handler_t</a> <dfn class="decl field" id="sge_rspq::handler" title='sge_rspq::handler' data-ref="sge_rspq::handler">handler</dfn>;     <i>/* associated handler for this response q */</i></td></tr>
<tr><th id="170">170</th><td>};</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>struct</b> <dfn class="type def" id="sge_eth_rx_stats" title='sge_eth_rx_stats' data-ref="sge_eth_rx_stats">sge_eth_rx_stats</dfn> {	<i>/* Ethernet rx queue statistics */</i></td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_rx_stats::pkts" title='sge_eth_rx_stats::pkts' data-ref="sge_eth_rx_stats::pkts">pkts</dfn>;		<i>/* # of ethernet packets */</i></td></tr>
<tr><th id="174">174</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_rx_stats::rx_bytes" title='sge_eth_rx_stats::rx_bytes' data-ref="sge_eth_rx_stats::rx_bytes">rx_bytes</dfn>;		<i>/* # of ethernet bytes */</i></td></tr>
<tr><th id="175">175</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_rx_stats::rx_cso" title='sge_eth_rx_stats::rx_cso' data-ref="sge_eth_rx_stats::rx_cso">rx_cso</dfn>;		<i>/* # of Rx checksum offloads */</i></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_rx_stats::vlan_ex" title='sge_eth_rx_stats::vlan_ex' data-ref="sge_eth_rx_stats::vlan_ex">vlan_ex</dfn>;		<i>/* # of Rx VLAN extractions */</i></td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_rx_stats::rx_drops" title='sge_eth_rx_stats::rx_drops' data-ref="sge_eth_rx_stats::rx_drops">rx_drops</dfn>;		<i>/* # of packets dropped due to no mem */</i></td></tr>
<tr><th id="178">178</th><td>};</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><b>struct</b> <dfn class="type def" id="sge_eth_rxq" title='sge_eth_rxq' data-ref="sge_eth_rxq">sge_eth_rxq</dfn> {                <i>/* a SW Ethernet Rx queue */</i></td></tr>
<tr><th id="181">181</th><td>	<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> <dfn class="decl field" id="sge_eth_rxq::rspq" title='sge_eth_rxq::rspq' data-ref="sge_eth_rxq::rspq">rspq</dfn>;</td></tr>
<tr><th id="182">182</th><td>	<b>struct</b> <a class="type" href="#sge_fl" title='sge_fl' data-ref="sge_fl">sge_fl</a> <dfn class="decl field" id="sge_eth_rxq::fl" title='sge_eth_rxq::fl' data-ref="sge_eth_rxq::fl">fl</dfn>;</td></tr>
<tr><th id="183">183</th><td>	<b>struct</b> <a class="type" href="#sge_eth_rx_stats" title='sge_eth_rx_stats' data-ref="sge_eth_rx_stats">sge_eth_rx_stats</a> <dfn class="decl field" id="sge_eth_rxq::stats" title='sge_eth_rxq::stats' data-ref="sge_eth_rxq::stats">stats</dfn>;</td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="sge_eth_rxq::usembufs" title='sge_eth_rxq::usembufs' data-ref="sge_eth_rxq::usembufs">usembufs</dfn>;               <i>/* one ingress packet per mbuf FL buffer */</i></td></tr>
<tr><th id="185">185</th><td>} <a class="macro" href="../../../../lib/librte_eal/common/include/rte_memory.h.html#60" title="__attribute__((__aligned__(64)))" data-ref="_M/__rte_cache_aligned">__rte_cache_aligned</a>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/*</i></td></tr>
<tr><th id="188">188</th><td><i> * Currently there are two types of coalesce WR. Type 0 needs 48 bytes per</i></td></tr>
<tr><th id="189">189</th><td><i> * packet (if one sgl is present) and type 1 needs 32 bytes. This means</i></td></tr>
<tr><th id="190">190</th><td><i> * that type 0 can fit a maximum of 10 packets per WR and type 1 can fit</i></td></tr>
<tr><th id="191">191</th><td><i> * 15 packets. We need to keep track of the mbuf pointers in a coalesce WR</i></td></tr>
<tr><th id="192">192</th><td><i> * to be able to free those mbufs when we get completions back from the FW.</i></td></tr>
<tr><th id="193">193</th><td><i> * Allocating the maximum number of pointers in every tx desc is a waste</i></td></tr>
<tr><th id="194">194</th><td><i> * of memory resources so we only store 2 pointers per tx desc which should</i></td></tr>
<tr><th id="195">195</th><td><i> * be enough since a tx desc can only fit 2 packets in the best case</i></td></tr>
<tr><th id="196">196</th><td><i> * scenario where a packet needs 32 bytes.</i></td></tr>
<tr><th id="197">197</th><td><i> */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/ETH_COALESCE_PKT_NUM" data-ref="_M/ETH_COALESCE_PKT_NUM">ETH_COALESCE_PKT_NUM</dfn> 15</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ETH_COALESCE_PKT_PER_DESC" data-ref="_M/ETH_COALESCE_PKT_PER_DESC">ETH_COALESCE_PKT_PER_DESC</dfn> 2</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>struct</b> <dfn class="type def" id="tx_eth_coal_desc" title='tx_eth_coal_desc' data-ref="tx_eth_coal_desc">tx_eth_coal_desc</dfn> {</td></tr>
<tr><th id="202">202</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="tx_eth_coal_desc::mbuf" title='tx_eth_coal_desc::mbuf' data-ref="tx_eth_coal_desc::mbuf">mbuf</dfn>[<a class="macro" href="#199" title="2" data-ref="_M/ETH_COALESCE_PKT_PER_DESC">ETH_COALESCE_PKT_PER_DESC</a>];</td></tr>
<tr><th id="203">203</th><td>	<b>struct</b> <dfn class="type" id="ulptx_sgl" title='ulptx_sgl' data-ref="ulptx_sgl"><a class="type" href="#ulptx_sgl" title='ulptx_sgl' data-ref="ulptx_sgl">ulptx_sgl</a></dfn> *<dfn class="decl field" id="tx_eth_coal_desc::sgl" title='tx_eth_coal_desc::sgl' data-ref="tx_eth_coal_desc::sgl">sgl</dfn>[<a class="macro" href="#199" title="2" data-ref="_M/ETH_COALESCE_PKT_PER_DESC">ETH_COALESCE_PKT_PER_DESC</a>];</td></tr>
<tr><th id="204">204</th><td>	<em>int</em> <dfn class="decl field" id="tx_eth_coal_desc::idx" title='tx_eth_coal_desc::idx' data-ref="tx_eth_coal_desc::idx">idx</dfn>;</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><b>struct</b> <dfn class="type def" id="tx_desc" title='tx_desc' data-ref="tx_desc">tx_desc</dfn> {</td></tr>
<tr><th id="208">208</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="tx_desc::flit" title='tx_desc::flit' data-ref="tx_desc::flit">flit</dfn>[<var>8</var>];</td></tr>
<tr><th id="209">209</th><td>};</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><b>struct</b> <dfn class="type def" id="tx_sw_desc" title='tx_sw_desc' data-ref="tx_sw_desc">tx_sw_desc</dfn> {                <i>/* SW state per Tx descriptor */</i></td></tr>
<tr><th id="212">212</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="tx_sw_desc::mbuf" title='tx_sw_desc::mbuf' data-ref="tx_sw_desc::mbuf">mbuf</dfn>;</td></tr>
<tr><th id="213">213</th><td>	<b>struct</b> <a class="type" href="#ulptx_sgl" title='ulptx_sgl' data-ref="ulptx_sgl">ulptx_sgl</a> *<dfn class="decl field" id="tx_sw_desc::sgl" title='tx_sw_desc::sgl' data-ref="tx_sw_desc::sgl">sgl</dfn>;</td></tr>
<tr><th id="214">214</th><td>	<b>struct</b> <a class="type" href="#tx_eth_coal_desc" title='tx_eth_coal_desc' data-ref="tx_eth_coal_desc">tx_eth_coal_desc</a> <dfn class="decl field" id="tx_sw_desc::coalesce" title='tx_sw_desc::coalesce' data-ref="tx_sw_desc::coalesce">coalesce</dfn>;</td></tr>
<tr><th id="215">215</th><td>};</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><b>enum</b> {</td></tr>
<tr><th id="218">218</th><td>	<dfn class="enum" id="EQ_STOPPED" title='EQ_STOPPED' data-ref="EQ_STOPPED">EQ_STOPPED</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="219">219</th><td>};</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><b>struct</b> <dfn class="type def" id="eth_coalesce" title='eth_coalesce' data-ref="eth_coalesce">eth_coalesce</dfn> {</td></tr>
<tr><th id="222">222</th><td>	<em>unsigned</em> <em>char</em> *<dfn class="decl field" id="eth_coalesce::ptr" title='eth_coalesce::ptr' data-ref="eth_coalesce::ptr">ptr</dfn>;</td></tr>
<tr><th id="223">223</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="eth_coalesce::type" title='eth_coalesce::type' data-ref="eth_coalesce::type">type</dfn>;</td></tr>
<tr><th id="224">224</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="eth_coalesce::idx" title='eth_coalesce::idx' data-ref="eth_coalesce::idx">idx</dfn>;</td></tr>
<tr><th id="225">225</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="eth_coalesce::len" title='eth_coalesce::len' data-ref="eth_coalesce::len">len</dfn>;</td></tr>
<tr><th id="226">226</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="eth_coalesce::flits" title='eth_coalesce::flits' data-ref="eth_coalesce::flits">flits</dfn>;</td></tr>
<tr><th id="227">227</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="eth_coalesce::max" title='eth_coalesce::max' data-ref="eth_coalesce::max">max</dfn>;</td></tr>
<tr><th id="228">228</th><td>};</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><b>struct</b> <dfn class="type def" id="sge_txq" title='sge_txq' data-ref="sge_txq">sge_txq</dfn> {</td></tr>
<tr><th id="231">231</th><td>	<b>struct</b> <a class="type" href="#tx_desc" title='tx_desc' data-ref="tx_desc">tx_desc</a> *<dfn class="decl field" id="sge_txq::desc" title='sge_txq::desc' data-ref="sge_txq::desc">desc</dfn>;       <i>/* address of HW Tx descriptor ring */</i></td></tr>
<tr><th id="232">232</th><td>	<b>struct</b> <a class="type" href="#tx_sw_desc" title='tx_sw_desc' data-ref="tx_sw_desc">tx_sw_desc</a> *<dfn class="decl field" id="sge_txq::sdesc" title='sge_txq::sdesc' data-ref="sge_txq::sdesc">sdesc</dfn>;   <i>/* address of SW Tx descriptor ring */</i></td></tr>
<tr><th id="233">233</th><td>	<b>struct</b> <a class="type" href="t4_hw.h.html#sge_qstat" title='sge_qstat' data-ref="sge_qstat">sge_qstat</a> *<dfn class="decl field" id="sge_txq::stat" title='sge_txq::stat' data-ref="sge_txq::stat">stat</dfn>;     <i>/* queue status entry */</i></td></tr>
<tr><th id="234">234</th><td>	<b>struct</b> <a class="type" href="#eth_coalesce" title='eth_coalesce' data-ref="eth_coalesce">eth_coalesce</a> <dfn class="decl field" id="sge_txq::coalesce" title='sge_txq::coalesce' data-ref="sge_txq::coalesce">coalesce</dfn>; <i>/* coalesce info */</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="sge_txq::phys_addr" title='sge_txq::phys_addr' data-ref="sge_txq::phys_addr">phys_addr</dfn>;         <i>/* physical address of the ring */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	<em>void</em> <a class="macro" href="../cxgbe_compat.h.html#113" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="sge_txq::bar2_addr" title='sge_txq::bar2_addr' data-ref="sge_txq::bar2_addr">bar2_addr</dfn>;    <i>/* address of BAR2 Queue registers */</i></td></tr>
<tr><th id="239">239</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::bar2_qid" title='sge_txq::bar2_qid' data-ref="sge_txq::bar2_qid">bar2_qid</dfn>;      <i>/* Queue ID for BAR2 Queue registers */</i></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::cntxt_id" title='sge_txq::cntxt_id' data-ref="sge_txq::cntxt_id">cntxt_id</dfn>;     <i>/* SGE relative QID for the Tx Q */</i></td></tr>
<tr><th id="242">242</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::in_use" title='sge_txq::in_use' data-ref="sge_txq::in_use">in_use</dfn>;       <i>/* # of in-use Tx descriptors */</i></td></tr>
<tr><th id="243">243</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::size" title='sge_txq::size' data-ref="sge_txq::size">size</dfn>;         <i>/* # of descriptors */</i></td></tr>
<tr><th id="244">244</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::cidx" title='sge_txq::cidx' data-ref="sge_txq::cidx">cidx</dfn>;         <i>/* SW consumer index */</i></td></tr>
<tr><th id="245">245</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::pidx" title='sge_txq::pidx' data-ref="sge_txq::pidx">pidx</dfn>;         <i>/* producer index */</i></td></tr>
<tr><th id="246">246</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::dbidx" title='sge_txq::dbidx' data-ref="sge_txq::dbidx">dbidx</dfn>;	   <i>/* last idx when db ring was done */</i></td></tr>
<tr><th id="247">247</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::equeidx" title='sge_txq::equeidx' data-ref="sge_txq::equeidx">equeidx</dfn>;	   <i>/* last sent credit request */</i></td></tr>
<tr><th id="248">248</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::last_pidx" title='sge_txq::last_pidx' data-ref="sge_txq::last_pidx">last_pidx</dfn>;	   <i>/* last pidx recorded by tx monitor */</i></td></tr>
<tr><th id="249">249</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_txq::last_coal_idx" title='sge_txq::last_coal_idx' data-ref="sge_txq::last_coal_idx">last_coal_idx</dfn>;<i>/* last coal-idx recorded by tx monitor */</i></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>	<em>int</em> <dfn class="decl field" id="sge_txq::db_disabled" title='sge_txq::db_disabled' data-ref="sge_txq::db_disabled">db_disabled</dfn>;            <i>/* doorbell state */</i></td></tr>
<tr><th id="252">252</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="sge_txq::db_pidx" title='sge_txq::db_pidx' data-ref="sge_txq::db_pidx">db_pidx</dfn>;     <i>/* doorbell producer index */</i></td></tr>
<tr><th id="253">253</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="sge_txq::db_pidx_inc" title='sge_txq::db_pidx_inc' data-ref="sge_txq::db_pidx_inc">db_pidx_inc</dfn>; <i>/* doorbell producer increment */</i></td></tr>
<tr><th id="254">254</th><td>};</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><b>struct</b> <dfn class="type def" id="sge_eth_tx_stats" title='sge_eth_tx_stats' data-ref="sge_eth_tx_stats">sge_eth_tx_stats</dfn> {	<i>/* Ethernet tx queue statistics */</i></td></tr>
<tr><th id="257">257</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::pkts" title='sge_eth_tx_stats::pkts' data-ref="sge_eth_tx_stats::pkts">pkts</dfn>;		<i>/* # of ethernet packets */</i></td></tr>
<tr><th id="258">258</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::tx_bytes" title='sge_eth_tx_stats::tx_bytes' data-ref="sge_eth_tx_stats::tx_bytes">tx_bytes</dfn>;		<i>/* # of ethernet bytes */</i></td></tr>
<tr><th id="259">259</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::tso" title='sge_eth_tx_stats::tso' data-ref="sge_eth_tx_stats::tso">tso</dfn>;		<i>/* # of TSO requests */</i></td></tr>
<tr><th id="260">260</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::tx_cso" title='sge_eth_tx_stats::tx_cso' data-ref="sge_eth_tx_stats::tx_cso">tx_cso</dfn>;		<i>/* # of Tx checksum offloads */</i></td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::vlan_ins" title='sge_eth_tx_stats::vlan_ins' data-ref="sge_eth_tx_stats::vlan_ins">vlan_ins</dfn>;		<i>/* # of Tx VLAN insertions */</i></td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::mapping_err" title='sge_eth_tx_stats::mapping_err' data-ref="sge_eth_tx_stats::mapping_err">mapping_err</dfn>;	<i>/* # of I/O MMU packet mapping errors */</i></td></tr>
<tr><th id="263">263</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::coal_wr" title='sge_eth_tx_stats::coal_wr' data-ref="sge_eth_tx_stats::coal_wr">coal_wr</dfn>;            <i>/* # of coalesced wr */</i></td></tr>
<tr><th id="264">264</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="sge_eth_tx_stats::coal_pkts" title='sge_eth_tx_stats::coal_pkts' data-ref="sge_eth_tx_stats::coal_pkts">coal_pkts</dfn>;          <i>/* # of coalesced packets */</i></td></tr>
<tr><th id="265">265</th><td>};</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><b>struct</b> <dfn class="type def" id="sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</dfn> {                   <i>/* state for an SGE Ethernet Tx queue */</i></td></tr>
<tr><th id="268">268</th><td>	<b>struct</b> <a class="type" href="#sge_txq" title='sge_txq' data-ref="sge_txq">sge_txq</a> <dfn class="decl field" id="sge_eth_txq::q" title='sge_eth_txq::q' data-ref="sge_eth_txq::q">q</dfn>;</td></tr>
<tr><th id="269">269</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="decl field" id="sge_eth_txq::eth_dev" title='sge_eth_txq::eth_dev' data-ref="sge_eth_txq::eth_dev">eth_dev</dfn>;   <i>/* port that this queue belongs to */</i></td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> <a class="type" href="#sge_eth_tx_stats" title='sge_eth_tx_stats' data-ref="sge_eth_tx_stats">sge_eth_tx_stats</a> <dfn class="decl field" id="sge_eth_txq::stats" title='sge_eth_txq::stats' data-ref="sge_eth_txq::stats">stats</dfn>; <i>/* queue statistics */</i></td></tr>
<tr><th id="271">271</th><td>	<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="decl field" id="sge_eth_txq::txq_lock" title='sge_eth_txq::txq_lock' data-ref="sge_eth_txq::txq_lock">txq_lock</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="sge_eth_txq::flags" title='sge_eth_txq::flags' data-ref="sge_eth_txq::flags">flags</dfn>;            <i>/* flags for state of the queue */</i></td></tr>
<tr><th id="274">274</th><td>} <a class="macro" href="../../../../lib/librte_eal/common/include/rte_memory.h.html#60" title="__attribute__((__aligned__(64)))" data-ref="_M/__rte_cache_aligned">__rte_cache_aligned</a>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><b>struct</b> <dfn class="type def" id="sge" title='sge' data-ref="sge">sge</dfn> {</td></tr>
<tr><th id="277">277</th><td>	<b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> <dfn class="decl field" id="sge::ethtxq" title='sge::ethtxq' data-ref="sge::ethtxq">ethtxq</dfn>[<a class="enum" href="#MAX_ETH_QSETS" title='MAX_ETH_QSETS' data-ref="MAX_ETH_QSETS">MAX_ETH_QSETS</a>];</td></tr>
<tr><th id="278">278</th><td>	<b>struct</b> <a class="type" href="#sge_eth_rxq" title='sge_eth_rxq' data-ref="sge_eth_rxq">sge_eth_rxq</a> <dfn class="decl field" id="sge::ethrxq" title='sge::ethrxq' data-ref="sge::ethrxq">ethrxq</dfn>[<a class="enum" href="#MAX_ETH_QSETS" title='MAX_ETH_QSETS' data-ref="MAX_ETH_QSETS">MAX_ETH_QSETS</a>];</td></tr>
<tr><th id="279">279</th><td>	<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> <dfn class="decl field" id="sge::fw_evtq" title='sge::fw_evtq' data-ref="sge::fw_evtq">fw_evtq</dfn> <a class="macro" href="../../../../lib/librte_eal/common/include/rte_memory.h.html#60" title="__attribute__((__aligned__(64)))" data-ref="_M/__rte_cache_aligned">__rte_cache_aligned</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="sge::max_ethqsets" title='sge::max_ethqsets' data-ref="sge::max_ethqsets">max_ethqsets</dfn>;           <i>/* # of available Ethernet queue sets */</i></td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="sge::stat_len" title='sge::stat_len' data-ref="sge::stat_len">stat_len</dfn>;               <i>/* length of status page at ring end */</i></td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="sge::pktshift" title='sge::pktshift' data-ref="sge::pktshift">pktshift</dfn>;               <i>/* padding between CPL &amp; packet data */</i></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>	<i>/* response queue interrupt parameters */</i></td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="sge::timer_val" title='sge::timer_val' data-ref="sge::timer_val">timer_val</dfn>[<a class="enum" href="t4_hw.h.html#SGE_NTIMERS" title='SGE_NTIMERS' data-ref="SGE_NTIMERS">SGE_NTIMERS</a>];</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="sge::counter_val" title='sge::counter_val' data-ref="sge::counter_val">counter_val</dfn>[<a class="enum" href="t4_hw.h.html#SGE_NCOUNTERS" title='SGE_NCOUNTERS' data-ref="SGE_NCOUNTERS">SGE_NCOUNTERS</a>];</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="sge::fl_align" title='sge::fl_align' data-ref="sge::fl_align">fl_align</dfn>;               <i>/* response queue message alignment */</i></td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="sge::fl_pg_order" title='sge::fl_pg_order' data-ref="sge::fl_pg_order">fl_pg_order</dfn>;            <i>/* large page allocation size */</i></td></tr>
<tr><th id="291">291</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="sge::fl_starve_thres" title='sge::fl_starve_thres' data-ref="sge::fl_starve_thres">fl_starve_thres</dfn>;        <i>/* Free List starvation threshold */</i></td></tr>
<tr><th id="292">292</th><td>};</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/T4_OS_NEEDS_MBOX_LOCKING" data-ref="_M/T4_OS_NEEDS_MBOX_LOCKING">T4_OS_NEEDS_MBOX_LOCKING</dfn> 1</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/*</i></td></tr>
<tr><th id="297">297</th><td><i> * OS Lock/List primitives for those interfaces in the Common Code which</i></td></tr>
<tr><th id="298">298</th><td><i> * need this.</i></td></tr>
<tr><th id="299">299</th><td><i> */</i></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><b>struct</b> <dfn class="type def" id="mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</dfn> {</td></tr>
<tr><th id="302">302</th><td>	<a class="macro" href="../../../../../../../../../include/sys/queue.h.html#382" title="struct { struct mbox_entry *tqe_next; struct mbox_entry * *tqe_prev; }" data-ref="_M/TAILQ_ENTRY">TAILQ_ENTRY</a>(<a class="type" href="#mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</a>) <dfn class="decl field" id="mbox_entry::next" title='mbox_entry::next' data-ref="mbox_entry::next">next</dfn>;</td></tr>
<tr><th id="303">303</th><td>};</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><a class="macro" href="../../../../../../../../../include/sys/queue.h.html#372" title="struct mbox_list { struct mbox_entry *tqh_first; struct mbox_entry * *tqh_last; }" data-ref="_M/TAILQ_HEAD">TAILQ_HEAD</a>(<dfn class="type def" id="mbox_list" title='mbox_list' data-ref="mbox_list">mbox_list</dfn>, <a class="type" href="#mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><b>struct</b> <dfn class="type def" id="adapter" title='adapter' data-ref="adapter">adapter</dfn> {</td></tr>
<tr><th id="308">308</th><td>	<b>struct</b> <a class="type" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device">rte_pci_device</a> *<dfn class="decl field" id="adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</dfn>;       <i>/* associated rte pci device */</i></td></tr>
<tr><th id="309">309</th><td>	<b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="decl field" id="adapter::eth_dev" title='adapter::eth_dev' data-ref="adapter::eth_dev">eth_dev</dfn>;       <i>/* first port's rte eth device */</i></td></tr>
<tr><th id="310">310</th><td>	<b>struct</b> <a class="type" href="common.h.html#adapter_params" title='adapter_params' data-ref="adapter_params">adapter_params</a> <dfn class="decl field" id="adapter::params" title='adapter::params' data-ref="adapter::params">params</dfn>;      <i>/* adapter parameters */</i></td></tr>
<tr><th id="311">311</th><td>	<b>struct</b> <a class="type" href="#port_info" title='port_info' data-ref="port_info">port_info</a> <dfn class="decl field" id="adapter::port" title='adapter::port' data-ref="adapter::port">port</dfn>[<a class="enum" href="common.h.html#MAX_NPORTS" title='MAX_NPORTS' data-ref="MAX_NPORTS">MAX_NPORTS</a>]; <i>/* ports belonging to this adapter */</i></td></tr>
<tr><th id="312">312</th><td>	<b>struct</b> <a class="type" href="#sge" title='sge' data-ref="sge">sge</a> <dfn class="decl field" id="adapter::sge" title='adapter::sge' data-ref="adapter::sge">sge</dfn>;                    <i>/* associated SGE */</i></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>	<i>/* support for single-threading access to adapter mailbox registers */</i></td></tr>
<tr><th id="315">315</th><td>	<b>struct</b> <a class="type" href="#305" title='mbox_list' data-ref="mbox_list">mbox_list</a> <dfn class="decl field" id="adapter::mbox_list" title='adapter::mbox_list' data-ref="adapter::mbox_list">mbox_list</dfn>;</td></tr>
<tr><th id="316">316</th><td>	<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="decl field" id="adapter::mbox_lock" title='adapter::mbox_lock' data-ref="adapter::mbox_lock">mbox_lock</dfn>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="adapter::regs" title='adapter::regs' data-ref="adapter::regs">regs</dfn>;              <i>/* pointer to registers region */</i></td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="adapter::bar2" title='adapter::bar2' data-ref="adapter::bar2">bar2</dfn>;              <i>/* pointer to bar2 region */</i></td></tr>
<tr><th id="320">320</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="adapter::flags" title='adapter::flags' data-ref="adapter::flags">flags</dfn>;   <i>/* adapter flags */</i></td></tr>
<tr><th id="321">321</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="adapter::mbox" title='adapter::mbox' data-ref="adapter::mbox">mbox</dfn>;     <i>/* associated mailbox */</i></td></tr>
<tr><th id="322">322</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="adapter::pf" title='adapter::pf' data-ref="adapter::pf">pf</dfn>;       <i>/* associated physical function id */</i></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="adapter::vpd_busy" title='adapter::vpd_busy' data-ref="adapter::vpd_busy">vpd_busy</dfn>;</td></tr>
<tr><th id="325">325</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="adapter::vpd_flag" title='adapter::vpd_flag' data-ref="adapter::vpd_flag">vpd_flag</dfn>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>	<em>int</em> <dfn class="decl field" id="adapter::use_unpacked_mode" title='adapter::use_unpacked_mode' data-ref="adapter::use_unpacked_mode">use_unpacked_mode</dfn>; <i>/* unpacked rx mode state */</i></td></tr>
<tr><th id="328">328</th><td>};</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/CXGBE_PCI_REG" data-ref="_M/CXGBE_PCI_REG">CXGBE_PCI_REG</dfn>(reg) <a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_io.h.html#rte_read32" title='rte_read32' data-ref="rte_read32">rte_read32</a>(reg)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl def fn" id="cxgbe_read_addr64" title='cxgbe_read_addr64' data-ref="cxgbe_read_addr64">cxgbe_read_addr64</dfn>(<em>volatile</em> <em>void</em> *<dfn class="local col9 decl" id="19addr" title='addr' data-type='volatile void *' data-ref="19addr">addr</dfn>)</td></tr>
<tr><th id="333">333</th><td>{</td></tr>
<tr><th id="334">334</th><td>	<a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20val" title='val' data-type='uint64_t' data-ref="20val">val</dfn> = <a class="macro" href="#330" title="rte_read32(addr)" data-ref="_M/CXGBE_PCI_REG">CXGBE_PCI_REG</a>(<a class="local col9 ref" href="#19addr" title='addr' data-ref="19addr">addr</a>);</td></tr>
<tr><th id="335">335</th><td>	<a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="21val2" title='val2' data-type='uint64_t' data-ref="21val2">val2</dfn> = <a class="macro" href="#330" title="rte_read32(((volatile uint8_t *)(addr) + 4))" data-ref="_M/CXGBE_PCI_REG">CXGBE_PCI_REG</a>(((<em>volatile</em> <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *)(<a class="local col9 ref" href="#19addr" title='addr' data-ref="19addr">addr</a>) + <var>4</var>));</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>	<a class="local col1 ref" href="#21val2" title='val2' data-ref="21val2">val2</a> = (<a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)(<a class="local col1 ref" href="#21val2" title='val2' data-ref="21val2">val2</a> &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="338">338</th><td>	<a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a> += <a class="local col1 ref" href="#21val2" title='val2' data-ref="21val2">val2</a>;</td></tr>
<tr><th id="339">339</th><td>	<b>return</b> <a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl def fn" id="cxgbe_read_addr" title='cxgbe_read_addr' data-ref="cxgbe_read_addr">cxgbe_read_addr</dfn>(<em>volatile</em> <em>void</em> *<dfn class="local col2 decl" id="22addr" title='addr' data-type='volatile void *' data-ref="22addr">addr</dfn>)</td></tr>
<tr><th id="343">343</th><td>{</td></tr>
<tr><th id="344">344</th><td>	<b>return</b> <a class="macro" href="#330" title="rte_read32(addr)" data-ref="_M/CXGBE_PCI_REG">CXGBE_PCI_REG</a>(<a class="local col2 ref" href="#22addr" title='addr' data-ref="22addr">addr</a>);</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/CXGBE_PCI_REG_ADDR" data-ref="_M/CXGBE_PCI_REG_ADDR">CXGBE_PCI_REG_ADDR</dfn>(adap, reg) \</u></td></tr>
<tr><th id="348">348</th><td><u>	(<span class='warning' title="cast from &apos;char *&apos; to &apos;volatile uint32_t *&apos; (aka &apos;volatile unsigned int *&apos;) increases required alignment from 1 to 4">(</span>volatile <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)((char *)(adap)-&gt;<a class="ref field" href="#adapter::regs" title='adapter::regs' data-ref="adapter::regs">regs</a> + (reg)))</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/CXGBE_READ_REG" data-ref="_M/CXGBE_READ_REG">CXGBE_READ_REG</dfn>(adap, reg) \</u></td></tr>
<tr><th id="351">351</th><td><u>	<a class="ref fn" href="#cxgbe_read_addr" title='cxgbe_read_addr' data-ref="cxgbe_read_addr">cxgbe_read_addr</a>(CXGBE_PCI_REG_ADDR((adap), (reg)))</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/CXGBE_READ_REG64" data-ref="_M/CXGBE_READ_REG64">CXGBE_READ_REG64</dfn>(adap, reg) \</u></td></tr>
<tr><th id="354">354</th><td><u>	<a class="ref fn" href="#cxgbe_read_addr64" title='cxgbe_read_addr64' data-ref="cxgbe_read_addr64">cxgbe_read_addr64</a>(CXGBE_PCI_REG_ADDR((adap), (reg)))</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/CXGBE_PCI_REG_WRITE" data-ref="_M/CXGBE_PCI_REG_WRITE">CXGBE_PCI_REG_WRITE</dfn>(reg, value) <a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_io.h.html#rte_write32" title='rte_write32' data-ref="rte_write32">rte_write32</a>((value), (reg))</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/CXGBE_PCI_REG_WRITE_RELAXED" data-ref="_M/CXGBE_PCI_REG_WRITE_RELAXED">CXGBE_PCI_REG_WRITE_RELAXED</dfn>(reg, value) \</u></td></tr>
<tr><th id="359">359</th><td><u>	<a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_io.h.html#rte_write32_relaxed" title='rte_write32_relaxed' data-ref="rte_write32_relaxed">rte_write32_relaxed</a>((value), (reg))</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/CXGBE_WRITE_REG" data-ref="_M/CXGBE_WRITE_REG">CXGBE_WRITE_REG</dfn>(adap, reg, value) \</u></td></tr>
<tr><th id="362">362</th><td><u>	CXGBE_PCI_REG_WRITE(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/CXGBE_WRITE_REG_RELAXED" data-ref="_M/CXGBE_WRITE_REG_RELAXED">CXGBE_WRITE_REG_RELAXED</dfn>(adap, reg, value) \</u></td></tr>
<tr><th id="365">365</th><td><u>	CXGBE_PCI_REG_WRITE_RELAXED(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl def fn" id="cxgbe_write_addr64" title='cxgbe_write_addr64' data-ref="cxgbe_write_addr64">cxgbe_write_addr64</dfn>(<em>volatile</em> <em>void</em> *<dfn class="local col3 decl" id="23addr" title='addr' data-type='volatile void *' data-ref="23addr">addr</dfn>, <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="24val" title='val' data-type='uint64_t' data-ref="24val">val</dfn>)</td></tr>
<tr><th id="368">368</th><td>{</td></tr>
<tr><th id="369">369</th><td>	<a class="macro" href="#356" title="rte_write32((val), (addr))" data-ref="_M/CXGBE_PCI_REG_WRITE">CXGBE_PCI_REG_WRITE</a>(<a class="local col3 ref" href="#23addr" title='addr' data-ref="23addr">addr</a>, <a class="local col4 ref" href="#24val" title='val' data-ref="24val">val</a>);</td></tr>
<tr><th id="370">370</th><td>	<a class="macro" href="#356" title="rte_write32(((val &gt;&gt; 32)), (((volatile uint8_t *)(addr) + 4)))" data-ref="_M/CXGBE_PCI_REG_WRITE">CXGBE_PCI_REG_WRITE</a>(((<em>volatile</em> <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *)(<a class="local col3 ref" href="#23addr" title='addr' data-ref="23addr">addr</a>) + <var>4</var>), (<a class="local col4 ref" href="#24val" title='val' data-ref="24val">val</a> &gt;&gt; <var>32</var>));</td></tr>
<tr><th id="371">371</th><td>	<b>return</b> <a class="local col4 ref" href="#24val" title='val' data-ref="24val">val</a>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/CXGBE_WRITE_REG64" data-ref="_M/CXGBE_WRITE_REG64">CXGBE_WRITE_REG64</dfn>(adap, reg, value) \</u></td></tr>
<tr><th id="375">375</th><td><u>	<a class="ref fn" href="#cxgbe_write_addr64" title='cxgbe_write_addr64' data-ref="cxgbe_write_addr64">cxgbe_write_addr64</a>(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i class="doc">/**</i></td></tr>
<tr><th id="378">378</th><td><i class="doc"> * t4_read_reg - read a HW register</i></td></tr>
<tr><th id="379">379</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="380">380</th><td><i class="doc"> * <span class="command">@reg</span>_<span class="verb">addr: the register address</span></i></td></tr>
<tr><th id="381">381</th><td><i class="doc"> *</i></td></tr>
<tr><th id="382">382</th><td><i class="doc"> * Returns the 32-bit value of the given HW register.</i></td></tr>
<tr><th id="383">383</th><td><i class="doc"> */</i></td></tr>
<tr><th id="384">384</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl def fn" id="t4_read_reg" title='t4_read_reg' data-ref="t4_read_reg">t4_read_reg</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col5 decl" id="25adapter" title='adapter' data-type='struct adapter *' data-ref="25adapter">adapter</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col6 decl" id="26reg_addr" title='reg_addr' data-type='u32' data-ref="26reg_addr">reg_addr</dfn>)</td></tr>
<tr><th id="385">385</th><td>{</td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col7 decl" id="27val" title='val' data-type='u32' data-ref="27val">val</dfn> = <a class="macro" href="#350" title="cxgbe_read_addr(((volatile uint32_t *)((char *)((adapter))-&gt;regs + ((reg_addr)))))" data-ref="_M/CXGBE_READ_REG">CXGBE_READ_REG</a>(<a class="local col5 ref" href="#25adapter" title='adapter' data-ref="25adapter">adapter</a>, <a class="local col6 ref" href="#26reg_addr" title='reg_addr' data-ref="26reg_addr">reg_addr</a>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>	<a class="macro" href="../cxgbe_compat.h.html#66" title="do { } while (0)" data-ref="_M/CXGBE_DEBUG_REG">CXGBE_DEBUG_REG</a>(adapter, <q>"read register 0x%x value 0x%x\n"</q>, reg_addr,</td></tr>
<tr><th id="389">389</th><td>			val);</td></tr>
<tr><th id="390">390</th><td>	<b>return</b> <a class="local col7 ref" href="#27val" title='val' data-ref="27val">val</a>;</td></tr>
<tr><th id="391">391</th><td>}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i class="doc">/**</i></td></tr>
<tr><th id="394">394</th><td><i class="doc"> * t4_write_reg - write a HW register with barrier</i></td></tr>
<tr><th id="395">395</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="396">396</th><td><i class="doc"> * <span class="command">@reg</span>_<span class="verb">addr: the register address</span></i></td></tr>
<tr><th id="397">397</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> the value to write</span></i></td></tr>
<tr><th id="398">398</th><td><i class="doc"> *</i></td></tr>
<tr><th id="399">399</th><td><i class="doc"> * Write a 32-bit value into the given HW register.</i></td></tr>
<tr><th id="400">400</th><td><i class="doc"> */</i></td></tr>
<tr><th id="401">401</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_write_reg" title='t4_write_reg' data-ref="t4_write_reg">t4_write_reg</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col8 decl" id="28adapter" title='adapter' data-type='struct adapter *' data-ref="28adapter">adapter</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col9 decl" id="29reg_addr" title='reg_addr' data-type='u32' data-ref="29reg_addr">reg_addr</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col0 decl" id="30val" title='val' data-type='u32' data-ref="30val">val</dfn>)</td></tr>
<tr><th id="402">402</th><td>{</td></tr>
<tr><th id="403">403</th><td>	<a class="macro" href="../cxgbe_compat.h.html#66" title="do { } while (0)" data-ref="_M/CXGBE_DEBUG_REG">CXGBE_DEBUG_REG</a>(adapter, <q>"setting register 0x%x to 0x%x\n"</q>, reg_addr,</td></tr>
<tr><th id="404">404</th><td>			val);</td></tr>
<tr><th id="405">405</th><td>	<a class="macro" href="#361" title="rte_write32(((val)), (((volatile uint32_t *)((char *)((adapter))-&gt;regs + ((reg_addr))))))" data-ref="_M/CXGBE_WRITE_REG">CXGBE_WRITE_REG</a>(<a class="local col8 ref" href="#28adapter" title='adapter' data-ref="28adapter">adapter</a>, <a class="local col9 ref" href="#29reg_addr" title='reg_addr' data-ref="29reg_addr">reg_addr</a>, <a class="local col0 ref" href="#30val" title='val' data-ref="30val">val</a>);</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i class="doc">/**</i></td></tr>
<tr><th id="409">409</th><td><i class="doc"> * t4_write_reg_relaxed - write a HW register with no barrier</i></td></tr>
<tr><th id="410">410</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="411">411</th><td><i class="doc"> * <span class="command">@reg</span>_<span class="verb">addr: the register address</span></i></td></tr>
<tr><th id="412">412</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> the value to write</span></i></td></tr>
<tr><th id="413">413</th><td><i class="doc"> *</i></td></tr>
<tr><th id="414">414</th><td><i class="doc"> * Write a 32-bit value into the given HW register.</i></td></tr>
<tr><th id="415">415</th><td><i class="doc"> */</i></td></tr>
<tr><th id="416">416</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_write_reg_relaxed" title='t4_write_reg_relaxed' data-ref="t4_write_reg_relaxed">t4_write_reg_relaxed</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col1 decl" id="31adapter" title='adapter' data-type='struct adapter *' data-ref="31adapter">adapter</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col2 decl" id="32reg_addr" title='reg_addr' data-type='u32' data-ref="32reg_addr">reg_addr</dfn>,</td></tr>
<tr><th id="417">417</th><td>					<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col3 decl" id="33val" title='val' data-type='u32' data-ref="33val">val</dfn>)</td></tr>
<tr><th id="418">418</th><td>{</td></tr>
<tr><th id="419">419</th><td>	<a class="macro" href="../cxgbe_compat.h.html#66" title="do { } while (0)" data-ref="_M/CXGBE_DEBUG_REG">CXGBE_DEBUG_REG</a>(adapter, <q>"setting register 0x%x to 0x%x\n"</q>, reg_addr,</td></tr>
<tr><th id="420">420</th><td>			val);</td></tr>
<tr><th id="421">421</th><td>	<a class="macro" href="#364" title="rte_write32_relaxed(((val)), (((volatile uint32_t *)((char *)((adapter))-&gt;regs + ((reg_addr))))))" data-ref="_M/CXGBE_WRITE_REG_RELAXED">CXGBE_WRITE_REG_RELAXED</a>(<a class="local col1 ref" href="#31adapter" title='adapter' data-ref="31adapter">adapter</a>, <a class="local col2 ref" href="#32reg_addr" title='reg_addr' data-ref="32reg_addr">reg_addr</a>, <a class="local col3 ref" href="#33val" title='val' data-ref="33val">val</a>);</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i class="doc">/**</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"> * t4_read_reg64 - read a 64-bit HW register</i></td></tr>
<tr><th id="426">426</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="427">427</th><td><i class="doc"> * <span class="command">@reg</span>_<span class="verb">addr: the register address</span></i></td></tr>
<tr><th id="428">428</th><td><i class="doc"> *</i></td></tr>
<tr><th id="429">429</th><td><i class="doc"> * Returns the 64-bit value of the given HW register.</i></td></tr>
<tr><th id="430">430</th><td><i class="doc"> */</i></td></tr>
<tr><th id="431">431</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl def fn" id="t4_read_reg64" title='t4_read_reg64' data-ref="t4_read_reg64">t4_read_reg64</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col4 decl" id="34adapter" title='adapter' data-type='struct adapter *' data-ref="34adapter">adapter</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col5 decl" id="35reg_addr" title='reg_addr' data-type='u32' data-ref="35reg_addr">reg_addr</dfn>)</td></tr>
<tr><th id="432">432</th><td>{</td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col6 decl" id="36val" title='val' data-type='u64' data-ref="36val">val</dfn> = <a class="macro" href="#353" title="cxgbe_read_addr64(((volatile uint32_t *)((char *)((adapter))-&gt;regs + ((reg_addr)))))" data-ref="_M/CXGBE_READ_REG64">CXGBE_READ_REG64</a>(<a class="local col4 ref" href="#34adapter" title='adapter' data-ref="34adapter">adapter</a>, <a class="local col5 ref" href="#35reg_addr" title='reg_addr' data-ref="35reg_addr">reg_addr</a>);</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>	<a class="macro" href="../cxgbe_compat.h.html#66" title="do { } while (0)" data-ref="_M/CXGBE_DEBUG_REG">CXGBE_DEBUG_REG</a>(adapter, <q>"64-bit read register %#x value %#llx\n"</q>,</td></tr>
<tr><th id="436">436</th><td>			reg_addr, (<em>unsigned</em> <em>long</em> <em>long</em>)val);</td></tr>
<tr><th id="437">437</th><td>	<b>return</b> <a class="local col6 ref" href="#36val" title='val' data-ref="36val">val</a>;</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i class="doc">/**</i></td></tr>
<tr><th id="441">441</th><td><i class="doc"> * t4_write_reg64 - write a 64-bit HW register</i></td></tr>
<tr><th id="442">442</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="443">443</th><td><i class="doc"> * <span class="command">@reg</span>_<span class="verb">addr: the register address</span></i></td></tr>
<tr><th id="444">444</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> the value to write</span></i></td></tr>
<tr><th id="445">445</th><td><i class="doc"> *</i></td></tr>
<tr><th id="446">446</th><td><i class="doc"> * Write a 64-bit value into the given HW register.</i></td></tr>
<tr><th id="447">447</th><td><i class="doc"> */</i></td></tr>
<tr><th id="448">448</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_write_reg64" title='t4_write_reg64' data-ref="t4_write_reg64">t4_write_reg64</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col7 decl" id="37adapter" title='adapter' data-type='struct adapter *' data-ref="37adapter">adapter</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col8 decl" id="38reg_addr" title='reg_addr' data-type='u32' data-ref="38reg_addr">reg_addr</dfn>,</td></tr>
<tr><th id="449">449</th><td>				  <a class="typedef" href="../cxgbe_compat.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col9 decl" id="39val" title='val' data-type='u64' data-ref="39val">val</dfn>)</td></tr>
<tr><th id="450">450</th><td>{</td></tr>
<tr><th id="451">451</th><td>	<a class="macro" href="../cxgbe_compat.h.html#66" title="do { } while (0)" data-ref="_M/CXGBE_DEBUG_REG">CXGBE_DEBUG_REG</a>(adapter, <q>"setting register %#x to %#llx\n"</q>, reg_addr,</td></tr>
<tr><th id="452">452</th><td>			(<em>unsigned</em> <em>long</em> <em>long</em>)val);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	<a class="macro" href="#374" title="cxgbe_write_addr64(((volatile uint32_t *)((char *)((adapter))-&gt;regs + ((reg_addr)))), (val))" data-ref="_M/CXGBE_WRITE_REG64">CXGBE_WRITE_REG64</a>(<a class="local col7 ref" href="#37adapter" title='adapter' data-ref="37adapter">adapter</a>, <a class="local col8 ref" href="#38reg_addr" title='reg_addr' data-ref="38reg_addr">reg_addr</a>, <a class="local col9 ref" href="#39val" title='val' data-ref="39val">val</a>);</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS" data-ref="_M/PCI_STATUS">PCI_STATUS</dfn>              0x06    /* 16 bits */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_CAP_LIST" data-ref="_M/PCI_STATUS_CAP_LIST">PCI_STATUS_CAP_LIST</dfn>     0x10    /* Support Capability List */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/PCI_CAPABILITY_LIST" data-ref="_M/PCI_CAPABILITY_LIST">PCI_CAPABILITY_LIST</dfn>     0x34</u></td></tr>
<tr><th id="460">460</th><td><i>/* Offset of first capability list entry */</i></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_ID_EXP" data-ref="_M/PCI_CAP_ID_EXP">PCI_CAP_ID_EXP</dfn>          0x10    /* PCI Express */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_LIST_ID" data-ref="_M/PCI_CAP_LIST_ID">PCI_CAP_LIST_ID</dfn>         0       /* Capability ID */</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_LIST_NEXT" data-ref="_M/PCI_CAP_LIST_NEXT">PCI_CAP_LIST_NEXT</dfn>       1       /* Next capability in the list */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL" data-ref="_M/PCI_EXP_DEVCTL">PCI_EXP_DEVCTL</dfn>          0x0008  /* Device control */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL2" data-ref="_M/PCI_EXP_DEVCTL2">PCI_EXP_DEVCTL2</dfn>         40      /* Device Control 2 */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL_EXT_TAG" data-ref="_M/PCI_EXP_DEVCTL_EXT_TAG">PCI_EXP_DEVCTL_EXT_TAG</dfn>  0x0100  /* Extended Tag Field Enable */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL_PAYLOAD" data-ref="_M/PCI_EXP_DEVCTL_PAYLOAD">PCI_EXP_DEVCTL_PAYLOAD</dfn>  0x00E0  /* Max payload */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_ID_VPD" data-ref="_M/PCI_CAP_ID_VPD">PCI_CAP_ID_VPD</dfn>          0x03    /* Vital Product Data */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_ADDR" data-ref="_M/PCI_VPD_ADDR">PCI_VPD_ADDR</dfn>            2       /* Address to access (15 bits!) */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_ADDR_F" data-ref="_M/PCI_VPD_ADDR_F">PCI_VPD_ADDR_F</dfn>          0x8000  /* Write 0, 1 indicates completion */</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_DATA" data-ref="_M/PCI_VPD_DATA">PCI_VPD_DATA</dfn>            4       /* 32-bits of data returned here */</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i class="doc">/**</i></td></tr>
<tr><th id="474">474</th><td><i class="doc"> * t4_os_pci_write_cfg4 - 32-bit write to PCI config space</i></td></tr>
<tr><th id="475">475</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="476">476</th><td><i class="doc"> *<span class="command"> @addr</span>: the register address</i></td></tr>
<tr><th id="477">477</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> the value to write</span></i></td></tr>
<tr><th id="478">478</th><td><i class="doc"> *</i></td></tr>
<tr><th id="479">479</th><td><i class="doc"> * Write a 32-bit value into the given register in PCI config space.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc"> */</i></td></tr>
<tr><th id="481">481</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_pci_write_cfg4" title='t4_os_pci_write_cfg4' data-ref="t4_os_pci_write_cfg4">t4_os_pci_write_cfg4</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col0 decl" id="40adapter" title='adapter' data-type='struct adapter *' data-ref="40adapter">adapter</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col1 decl" id="41addr" title='addr' data-type='size_t' data-ref="41addr">addr</dfn>,</td></tr>
<tr><th id="482">482</th><td>					<a class="typedef" href="../../../../../../../../../include/sys/types.h.html#off_t" title='off_t' data-type='__off_t' data-ref="off_t">off_t</a> <dfn class="local col2 decl" id="42val" title='val' data-type='off_t' data-ref="42val">val</dfn>)</td></tr>
<tr><th id="483">483</th><td>{</td></tr>
<tr><th id="484">484</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col3 decl" id="43val32" title='val32' data-type='u32' data-ref="43val32">val32</dfn> = <a class="local col2 ref" href="#42val" title='val' data-ref="42val">val</a>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>	<b>if</b> (<a class="ref fn" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_write_config" title='rte_pci_write_config' data-ref="rte_pci_write_config">rte_pci_write_config</a>(<a class="local col0 ref" href="#40adapter" title='adapter' data-ref="40adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</a>, &amp;<a class="local col3 ref" href="#43val32" title='val32' data-ref="43val32">val32</a>, <b>sizeof</b>(<a class="local col3 ref" href="#43val32" title='val32' data-ref="43val32">val32</a>),</td></tr>
<tr><th id="487">487</th><td>				     <a class="local col1 ref" href="#41addr" title='addr' data-ref="41addr">addr</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="488">488</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;Can&apos;t write to PCI config space\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"Can't write to PCI config space\n"</q>);</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i class="doc">/**</i></td></tr>
<tr><th id="492">492</th><td><i class="doc"> * t4_os_pci_read_cfg4 - read a 32-bit value from PCI config space</i></td></tr>
<tr><th id="493">493</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="494">494</th><td><i class="doc"> *<span class="command"> @addr</span>: the register address</i></td></tr>
<tr><th id="495">495</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> where to store the value read</span></i></td></tr>
<tr><th id="496">496</th><td><i class="doc"> *</i></td></tr>
<tr><th id="497">497</th><td><i class="doc"> * Read a 32-bit value from the given register in PCI config space.</i></td></tr>
<tr><th id="498">498</th><td><i class="doc"> */</i></td></tr>
<tr><th id="499">499</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_pci_read_cfg4" title='t4_os_pci_read_cfg4' data-ref="t4_os_pci_read_cfg4">t4_os_pci_read_cfg4</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col4 decl" id="44adapter" title='adapter' data-type='struct adapter *' data-ref="44adapter">adapter</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col5 decl" id="45addr" title='addr' data-type='size_t' data-ref="45addr">addr</dfn>,</td></tr>
<tr><th id="500">500</th><td>				       <a class="typedef" href="../cxgbe_compat.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> *<dfn class="local col6 decl" id="46val" title='val' data-type='u32 *' data-ref="46val">val</dfn>)</td></tr>
<tr><th id="501">501</th><td>{</td></tr>
<tr><th id="502">502</th><td>	<b>if</b> (<a class="ref fn" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_read_config" title='rte_pci_read_config' data-ref="rte_pci_read_config">rte_pci_read_config</a>(<a class="local col4 ref" href="#44adapter" title='adapter' data-ref="44adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</a>, <a class="local col6 ref" href="#46val" title='val' data-ref="46val">val</a>, <b>sizeof</b>(*<a class="local col6 ref" href="#46val" title='val' data-ref="46val">val</a>),</td></tr>
<tr><th id="503">503</th><td>				    <a class="local col5 ref" href="#45addr" title='addr' data-ref="45addr">addr</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="504">504</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;Can&apos;t read from PCI config space\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"Can't read from PCI config space\n"</q>);</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i class="doc">/**</i></td></tr>
<tr><th id="508">508</th><td><i class="doc"> * t4_os_pci_write_cfg2 - 16-bit write to PCI config space</i></td></tr>
<tr><th id="509">509</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="510">510</th><td><i class="doc"> *<span class="command"> @addr</span>: the register address</i></td></tr>
<tr><th id="511">511</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> the value to write</span></i></td></tr>
<tr><th id="512">512</th><td><i class="doc"> *</i></td></tr>
<tr><th id="513">513</th><td><i class="doc"> * Write a 16-bit value into the given register in PCI config space.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc"> */</i></td></tr>
<tr><th id="515">515</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_pci_write_cfg2" title='t4_os_pci_write_cfg2' data-ref="t4_os_pci_write_cfg2">t4_os_pci_write_cfg2</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col7 decl" id="47adapter" title='adapter' data-type='struct adapter *' data-ref="47adapter">adapter</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col8 decl" id="48addr" title='addr' data-type='size_t' data-ref="48addr">addr</dfn>,</td></tr>
<tr><th id="516">516</th><td>					<a class="typedef" href="../../../../../../../../../include/sys/types.h.html#off_t" title='off_t' data-type='__off_t' data-ref="off_t">off_t</a> <dfn class="local col9 decl" id="49val" title='val' data-type='off_t' data-ref="49val">val</dfn>)</td></tr>
<tr><th id="517">517</th><td>{</td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col0 decl" id="50val16" title='val16' data-type='u16' data-ref="50val16">val16</dfn> = <a class="local col9 ref" href="#49val" title='val' data-ref="49val">val</a>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>	<b>if</b> (<a class="ref fn" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_write_config" title='rte_pci_write_config' data-ref="rte_pci_write_config">rte_pci_write_config</a>(<a class="local col7 ref" href="#47adapter" title='adapter' data-ref="47adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</a>, &amp;<a class="local col0 ref" href="#50val16" title='val16' data-ref="50val16">val16</a>, <b>sizeof</b>(<a class="local col0 ref" href="#50val16" title='val16' data-ref="50val16">val16</a>),</td></tr>
<tr><th id="521">521</th><td>				     <a class="local col8 ref" href="#48addr" title='addr' data-ref="48addr">addr</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="522">522</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;Can&apos;t write to PCI config space\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"Can't write to PCI config space\n"</q>);</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i class="doc">/**</i></td></tr>
<tr><th id="526">526</th><td><i class="doc"> * t4_os_pci_read_cfg2 - read a 16-bit value from PCI config space</i></td></tr>
<tr><th id="527">527</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="528">528</th><td><i class="doc"> *<span class="command"> @addr</span>: the register address</i></td></tr>
<tr><th id="529">529</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> where to store the value read</span></i></td></tr>
<tr><th id="530">530</th><td><i class="doc"> *</i></td></tr>
<tr><th id="531">531</th><td><i class="doc"> * Read a 16-bit value from the given register in PCI config space.</i></td></tr>
<tr><th id="532">532</th><td><i class="doc"> */</i></td></tr>
<tr><th id="533">533</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_pci_read_cfg2" title='t4_os_pci_read_cfg2' data-ref="t4_os_pci_read_cfg2">t4_os_pci_read_cfg2</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col1 decl" id="51adapter" title='adapter' data-type='struct adapter *' data-ref="51adapter">adapter</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col2 decl" id="52addr" title='addr' data-type='size_t' data-ref="52addr">addr</dfn>,</td></tr>
<tr><th id="534">534</th><td>				       <a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col3 decl" id="53val" title='val' data-type='u16 *' data-ref="53val">val</dfn>)</td></tr>
<tr><th id="535">535</th><td>{</td></tr>
<tr><th id="536">536</th><td>	<b>if</b> (<a class="ref fn" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_read_config" title='rte_pci_read_config' data-ref="rte_pci_read_config">rte_pci_read_config</a>(<a class="local col1 ref" href="#51adapter" title='adapter' data-ref="51adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</a>, <a class="local col3 ref" href="#53val" title='val' data-ref="53val">val</a>, <b>sizeof</b>(*<a class="local col3 ref" href="#53val" title='val' data-ref="53val">val</a>),</td></tr>
<tr><th id="537">537</th><td>				    <a class="local col2 ref" href="#52addr" title='addr' data-ref="52addr">addr</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="538">538</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;Can&apos;t read from PCI config space\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"Can't read from PCI config space\n"</q>);</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i class="doc">/**</i></td></tr>
<tr><th id="542">542</th><td><i class="doc"> * t4_os_pci_read_cfg - read a 8-bit value from PCI config space</i></td></tr>
<tr><th id="543">543</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="544">544</th><td><i class="doc"> *<span class="command"> @addr</span>: the register address</i></td></tr>
<tr><th id="545">545</th><td><i class="doc"> * <span class="command">@val</span>:<span class="verb"> where to store the value read</span></i></td></tr>
<tr><th id="546">546</th><td><i class="doc"> *</i></td></tr>
<tr><th id="547">547</th><td><i class="doc"> * Read a 8-bit value from the given register in PCI config space.</i></td></tr>
<tr><th id="548">548</th><td><i class="doc"> */</i></td></tr>
<tr><th id="549">549</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_pci_read_cfg" title='t4_os_pci_read_cfg' data-ref="t4_os_pci_read_cfg">t4_os_pci_read_cfg</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col4 decl" id="54adapter" title='adapter' data-type='struct adapter *' data-ref="54adapter">adapter</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col5 decl" id="55addr" title='addr' data-type='size_t' data-ref="55addr">addr</dfn>,</td></tr>
<tr><th id="550">550</th><td>				      <a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="56val" title='val' data-type='u8 *' data-ref="56val">val</dfn>)</td></tr>
<tr><th id="551">551</th><td>{</td></tr>
<tr><th id="552">552</th><td>	<b>if</b> (<a class="ref fn" href="../../../bus/pci/rte_bus_pci.h.html#rte_pci_read_config" title='rte_pci_read_config' data-ref="rte_pci_read_config">rte_pci_read_config</a>(<a class="local col4 ref" href="#54adapter" title='adapter' data-ref="54adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::pdev" title='adapter::pdev' data-ref="adapter::pdev">pdev</a>, <a class="local col6 ref" href="#56val" title='val' data-ref="56val">val</a>, <b>sizeof</b>(*<a class="local col6 ref" href="#56val" title='val' data-ref="56val">val</a>),</td></tr>
<tr><th id="553">553</th><td>				    <a class="local col5 ref" href="#55addr" title='addr' data-ref="55addr">addr</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="554">554</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;Can&apos;t read from PCI config space\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"Can't read from PCI config space\n"</q>);</td></tr>
<tr><th id="555">555</th><td>}</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i class="doc">/**</i></td></tr>
<tr><th id="558">558</th><td><i class="doc"> * t4_os_find_pci_capability - lookup a capability in the PCI capability list</i></td></tr>
<tr><th id="559">559</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="560">560</th><td><i class="doc"> *<span class="command"> @cap</span>: the capability</i></td></tr>
<tr><th id="561">561</th><td><i class="doc"> *</i></td></tr>
<tr><th id="562">562</th><td><i class="doc"> * Return the address of the given capability within the PCI capability list.</i></td></tr>
<tr><th id="563">563</th><td><i class="doc"> */</i></td></tr>
<tr><th id="564">564</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="decl def fn" id="t4_os_find_pci_capability" title='t4_os_find_pci_capability' data-ref="t4_os_find_pci_capability">t4_os_find_pci_capability</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col7 decl" id="57adapter" title='adapter' data-type='struct adapter *' data-ref="57adapter">adapter</dfn>, <em>int</em> <dfn class="local col8 decl" id="58cap" title='cap' data-type='int' data-ref="58cap">cap</dfn>)</td></tr>
<tr><th id="565">565</th><td>{</td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col9 decl" id="59status" title='status' data-type='u16' data-ref="59status">status</dfn>;</td></tr>
<tr><th id="567">567</th><td>	<em>int</em> <dfn class="local col0 decl" id="60ttl" title='ttl' data-type='int' data-ref="60ttl">ttl</dfn> = <var>48</var>;</td></tr>
<tr><th id="568">568</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col1 decl" id="61pos" title='pos' data-type='u8' data-ref="61pos">pos</dfn> = <var>0</var>;</td></tr>
<tr><th id="569">569</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col2 decl" id="62id" title='id' data-type='u8' data-ref="62id">id</dfn> = <var>0</var>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>	<a class="ref fn" href="#t4_os_pci_read_cfg2" title='t4_os_pci_read_cfg2' data-ref="t4_os_pci_read_cfg2">t4_os_pci_read_cfg2</a>(<a class="local col7 ref" href="#57adapter" title='adapter' data-ref="57adapter">adapter</a>, <a class="macro" href="#457" title="0x06" data-ref="_M/PCI_STATUS">PCI_STATUS</a>, &amp;<a class="local col9 ref" href="#59status" title='status' data-ref="59status">status</a>);</td></tr>
<tr><th id="572">572</th><td>	<b>if</b> (!(<a class="local col9 ref" href="#59status" title='status' data-ref="59status">status</a> &amp; <a class="macro" href="#458" title="0x10" data-ref="_M/PCI_STATUS_CAP_LIST">PCI_STATUS_CAP_LIST</a>)) {</td></tr>
<tr><th id="573">573</th><td>		<a class="macro" href="../cxgbe_compat.h.html#53" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;rte_cxgbe_pmd: &quot; &quot;PCIe capability reading failed\n&quot;)" data-ref="_M/dev_err">dev_err</a>(adapter, <q>"PCIe capability reading failed\n"</q>);</td></tr>
<tr><th id="574">574</th><td>		<b>return</b> -<var>1</var>;</td></tr>
<tr><th id="575">575</th><td>	}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<a class="ref fn" href="#t4_os_pci_read_cfg" title='t4_os_pci_read_cfg' data-ref="t4_os_pci_read_cfg">t4_os_pci_read_cfg</a>(<a class="local col7 ref" href="#57adapter" title='adapter' data-ref="57adapter">adapter</a>, <a class="macro" href="#459" title="0x34" data-ref="_M/PCI_CAPABILITY_LIST">PCI_CAPABILITY_LIST</a>, &amp;<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a>);</td></tr>
<tr><th id="578">578</th><td>	<b>while</b> (<a class="local col0 ref" href="#60ttl" title='ttl' data-ref="60ttl">ttl</a>-- &amp;&amp; <a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a> &gt;= <var>0x40</var>) {</td></tr>
<tr><th id="579">579</th><td>		<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a> &amp;= ~<var>3</var>;</td></tr>
<tr><th id="580">580</th><td>		<a class="ref fn" href="#t4_os_pci_read_cfg" title='t4_os_pci_read_cfg' data-ref="t4_os_pci_read_cfg">t4_os_pci_read_cfg</a>(<a class="local col7 ref" href="#57adapter" title='adapter' data-ref="57adapter">adapter</a>, (<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a> + <a class="macro" href="#462" title="0" data-ref="_M/PCI_CAP_LIST_ID">PCI_CAP_LIST_ID</a>), &amp;<a class="local col2 ref" href="#62id" title='id' data-ref="62id">id</a>);</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>		<b>if</b> (<a class="local col2 ref" href="#62id" title='id' data-ref="62id">id</a> == <var>0xff</var>)</td></tr>
<tr><th id="583">583</th><td>			<b>break</b>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>		<b>if</b> (<a class="local col2 ref" href="#62id" title='id' data-ref="62id">id</a> == <a class="local col8 ref" href="#58cap" title='cap' data-ref="58cap">cap</a>)</td></tr>
<tr><th id="586">586</th><td>			<b>return</b> (<em>int</em>)<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a>;</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>		<a class="ref fn" href="#t4_os_pci_read_cfg" title='t4_os_pci_read_cfg' data-ref="t4_os_pci_read_cfg">t4_os_pci_read_cfg</a>(<a class="local col7 ref" href="#57adapter" title='adapter' data-ref="57adapter">adapter</a>, (<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a> + <a class="macro" href="#463" title="1" data-ref="_M/PCI_CAP_LIST_NEXT">PCI_CAP_LIST_NEXT</a>), &amp;<a class="local col1 ref" href="#61pos" title='pos' data-ref="61pos">pos</a>);</td></tr>
<tr><th id="589">589</th><td>	}</td></tr>
<tr><th id="590">590</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="591">591</th><td>}</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i class="doc">/**</i></td></tr>
<tr><th id="594">594</th><td><i class="doc"> * t4_os_set_hw_addr - store a port's MAC address in SW</i></td></tr>
<tr><th id="595">595</th><td><i class="doc"> *<span class="command"> @adapter</span>: the adapter</i></td></tr>
<tr><th id="596">596</th><td><i class="doc"> * <span class="command">@port</span>_idx: the port index</i></td></tr>
<tr><th id="597">597</th><td><i class="doc"> *<span class="command"> @hw</span>_addr: the Ethernet address</i></td></tr>
<tr><th id="598">598</th><td><i class="doc"> *</i></td></tr>
<tr><th id="599">599</th><td><i class="doc"> * Store the Ethernet address of the given port in SW.  Called by the</i></td></tr>
<tr><th id="600">600</th><td><i class="doc"> * common code when it retrieves a port's Ethernet address from EEPROM.</i></td></tr>
<tr><th id="601">601</th><td><i class="doc"> */</i></td></tr>
<tr><th id="602">602</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_set_hw_addr" title='t4_os_set_hw_addr' data-ref="t4_os_set_hw_addr">t4_os_set_hw_addr</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col3 decl" id="63adapter" title='adapter' data-type='struct adapter *' data-ref="63adapter">adapter</dfn>, <em>int</em> <dfn class="local col4 decl" id="64port_idx" title='port_idx' data-type='int' data-ref="64port_idx">port_idx</dfn>,</td></tr>
<tr><th id="603">603</th><td>				     <a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col5 decl" id="65hw_addr" title='hw_addr' data-type='u8 *' data-ref="65hw_addr">hw_addr</dfn>[])</td></tr>
<tr><th id="604">604</th><td>{</td></tr>
<tr><th id="605">605</th><td>	<b>struct</b> <a class="type" href="#port_info" title='port_info' data-ref="port_info">port_info</a> *<dfn class="local col6 decl" id="66pi" title='pi' data-type='struct port_info *' data-ref="66pi">pi</dfn> = &amp;<a class="local col3 ref" href="#63adapter" title='adapter' data-ref="63adapter">adapter</a>-&gt;<a class="ref field" href="#adapter::port" title='adapter::port' data-ref="adapter::port">port</a>[<a class="local col4 ref" href="#64port_idx" title='port_idx' data-ref="64port_idx">port_idx</a>];</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>	<a class="ref fn" href="../../../../lib/librte_net/rte_ether.h.html#ether_addr_copy" title='ether_addr_copy' data-ref="ether_addr_copy">ether_addr_copy</a>((<b>struct</b> <a class="type" href="../../../../lib/librte_net/rte_ether.h.html#ether_addr" title='ether_addr' data-ref="ether_addr">ether_addr</a> *)<a class="local col5 ref" href="#65hw_addr" title='hw_addr' data-ref="65hw_addr">hw_addr</a>,</td></tr>
<tr><th id="608">608</th><td>			&amp;<a class="local col6 ref" href="#66pi" title='pi' data-ref="66pi">pi</a>-&gt;<a class="ref field" href="#port_info::eth_dev" title='port_info::eth_dev' data-ref="port_info::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev_data::mac_addrs" title='rte_eth_dev_data::mac_addrs' data-ref="rte_eth_dev_data::mac_addrs">mac_addrs</a>[<var>0</var>]);</td></tr>
<tr><th id="609">609</th><td>}</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><i class="doc">/**</i></td></tr>
<tr><th id="612">612</th><td><i class="doc"> * t4_os_lock_init - initialize spinlock</i></td></tr>
<tr><th id="613">613</th><td><i class="doc"> *<span class="command"> @lock</span>: the spinlock</i></td></tr>
<tr><th id="614">614</th><td><i class="doc"> */</i></td></tr>
<tr><th id="615">615</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_lock_init" title='t4_os_lock_init' data-ref="t4_os_lock_init">t4_os_lock_init</dfn>(<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col7 decl" id="67lock" title='lock' data-type='rte_spinlock_t *' data-ref="67lock">lock</dfn>)</td></tr>
<tr><th id="616">616</th><td>{</td></tr>
<tr><th id="617">617</th><td>	<a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_init" title='rte_spinlock_init' data-ref="rte_spinlock_init">rte_spinlock_init</a>(<a class="local col7 ref" href="#67lock" title='lock' data-ref="67lock">lock</a>);</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i class="doc">/**</i></td></tr>
<tr><th id="621">621</th><td><i class="doc"> * t4_os_lock - spin until lock is acquired</i></td></tr>
<tr><th id="622">622</th><td><i class="doc"> *<span class="command"> @lock</span>: the spinlock</i></td></tr>
<tr><th id="623">623</th><td><i class="doc"> */</i></td></tr>
<tr><th id="624">624</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_lock" title='t4_os_lock' data-ref="t4_os_lock">t4_os_lock</dfn>(<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col8 decl" id="68lock" title='lock' data-type='rte_spinlock_t *' data-ref="68lock">lock</dfn>)</td></tr>
<tr><th id="625">625</th><td>{</td></tr>
<tr><th id="626">626</th><td>	<a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_lock" title='rte_spinlock_lock' data-ref="rte_spinlock_lock">rte_spinlock_lock</a>(<a class="local col8 ref" href="#68lock" title='lock' data-ref="68lock">lock</a>);</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><i class="doc">/**</i></td></tr>
<tr><th id="630">630</th><td><i class="doc"> * t4_os_unlock - unlock a spinlock</i></td></tr>
<tr><th id="631">631</th><td><i class="doc"> *<span class="command"> @lock</span>: the spinlock</i></td></tr>
<tr><th id="632">632</th><td><i class="doc"> */</i></td></tr>
<tr><th id="633">633</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_unlock" title='t4_os_unlock' data-ref="t4_os_unlock">t4_os_unlock</dfn>(<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col9 decl" id="69lock" title='lock' data-type='rte_spinlock_t *' data-ref="69lock">lock</dfn>)</td></tr>
<tr><th id="634">634</th><td>{</td></tr>
<tr><th id="635">635</th><td>	<a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_unlock" title='rte_spinlock_unlock' data-ref="rte_spinlock_unlock">rte_spinlock_unlock</a>(<a class="local col9 ref" href="#69lock" title='lock' data-ref="69lock">lock</a>);</td></tr>
<tr><th id="636">636</th><td>}</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i class="doc">/**</i></td></tr>
<tr><th id="639">639</th><td><i class="doc"> * t4_os_trylock - try to get a lock</i></td></tr>
<tr><th id="640">640</th><td><i class="doc"> *<span class="command"> @lock</span>: the spinlock</i></td></tr>
<tr><th id="641">641</th><td><i class="doc"> */</i></td></tr>
<tr><th id="642">642</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="decl def fn" id="t4_os_trylock" title='t4_os_trylock' data-ref="t4_os_trylock">t4_os_trylock</dfn>(<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col0 decl" id="70lock" title='lock' data-type='rte_spinlock_t *' data-ref="70lock">lock</dfn>)</td></tr>
<tr><th id="643">643</th><td>{</td></tr>
<tr><th id="644">644</th><td>	<b>return</b> <a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_trylock" title='rte_spinlock_trylock' data-ref="rte_spinlock_trylock">rte_spinlock_trylock</a>(<a class="local col0 ref" href="#70lock" title='lock' data-ref="70lock">lock</a>);</td></tr>
<tr><th id="645">645</th><td>}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i class="doc">/**</i></td></tr>
<tr><th id="648">648</th><td><i class="doc"> * t4_os_init_list_head - initialize</i></td></tr>
<tr><th id="649">649</th><td><i class="doc"> *<span class="command"> @head</span>: head of list to initialize [to empty]</i></td></tr>
<tr><th id="650">650</th><td><i class="doc"> */</i></td></tr>
<tr><th id="651">651</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_init_list_head" title='t4_os_init_list_head' data-ref="t4_os_init_list_head">t4_os_init_list_head</dfn>(<b>struct</b> <a class="type" href="#305" title='mbox_list' data-ref="mbox_list">mbox_list</a> *<dfn class="local col1 decl" id="71head" title='head' data-type='struct mbox_list *' data-ref="71head">head</dfn>)</td></tr>
<tr><th id="652">652</th><td>{</td></tr>
<tr><th id="653">653</th><td>	<a class="macro" href="../../../../../../../../../include/sys/queue.h.html#387" title="do { (head)-&gt;tqh_first = ((void*)0); (head)-&gt;tqh_last = &amp;(head)-&gt;tqh_first; } while ( 0)" data-ref="_M/TAILQ_INIT">TAILQ_INIT</a>(<a class="local col1 ref" href="#71head" title='head' data-ref="71head">head</a>);</td></tr>
<tr><th id="654">654</th><td>}</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><em>static</em> <b>inline</b> <b>struct</b> <a class="type" href="#mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</a> *<dfn class="decl def fn" id="t4_os_list_first_entry" title='t4_os_list_first_entry' data-ref="t4_os_list_first_entry">t4_os_list_first_entry</dfn>(<b>struct</b> <a class="type" href="#305" title='mbox_list' data-ref="mbox_list">mbox_list</a> *<dfn class="local col2 decl" id="72head" title='head' data-type='struct mbox_list *' data-ref="72head">head</dfn>)</td></tr>
<tr><th id="657">657</th><td>{</td></tr>
<tr><th id="658">658</th><td>	<b>return</b> <a class="macro" href="../../../../../../../../../include/sys/queue.h.html#458" title="((head)-&gt;tqh_first)" data-ref="_M/TAILQ_FIRST">TAILQ_FIRST</a>(<a class="local col2 ref" href="#72head" title='head' data-ref="72head">head</a>);</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><i class="doc">/**</i></td></tr>
<tr><th id="662">662</th><td><i class="doc"> * t4_os_atomic_add_tail - Enqueue list element atomically onto list</i></td></tr>
<tr><th id="663">663</th><td><i class="doc"> *<span class="command"> @new</span>: the entry to be addded to the queue</i></td></tr>
<tr><th id="664">664</th><td><i class="doc"> *<span class="command"> @head</span>: current head of the linked list</i></td></tr>
<tr><th id="665">665</th><td><i class="doc"> *<span class="command"> @lock</span>: lock to use to guarantee atomicity</i></td></tr>
<tr><th id="666">666</th><td><i class="doc"> */</i></td></tr>
<tr><th id="667">667</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_atomic_add_tail" title='t4_os_atomic_add_tail' data-ref="t4_os_atomic_add_tail">t4_os_atomic_add_tail</dfn>(<b>struct</b> <a class="type" href="#mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</a> *<dfn class="local col3 decl" id="73entry" title='entry' data-type='struct mbox_entry *' data-ref="73entry">entry</dfn>,</td></tr>
<tr><th id="668">668</th><td>					 <b>struct</b> <a class="type" href="#305" title='mbox_list' data-ref="mbox_list">mbox_list</a> *<dfn class="local col4 decl" id="74head" title='head' data-type='struct mbox_list *' data-ref="74head">head</dfn>,</td></tr>
<tr><th id="669">669</th><td>					 <a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col5 decl" id="75lock" title='lock' data-type='rte_spinlock_t *' data-ref="75lock">lock</dfn>)</td></tr>
<tr><th id="670">670</th><td>{</td></tr>
<tr><th id="671">671</th><td>	<a class="ref fn" href="#t4_os_lock" title='t4_os_lock' data-ref="t4_os_lock">t4_os_lock</a>(<a class="local col5 ref" href="#75lock" title='lock' data-ref="75lock">lock</a>);</td></tr>
<tr><th id="672">672</th><td>	<a class="macro" href="../../../../../../../../../include/sys/queue.h.html#402" title="do { (entry)-&gt;next.tqe_next = ((void*)0); (entry)-&gt;next.tqe_prev = (head)-&gt;tqh_last; *(head)-&gt;tqh_last = (entry); (head)-&gt;tqh_last = &amp;(entry)-&gt;next.tqe_next; } while ( 0)" data-ref="_M/TAILQ_INSERT_TAIL">TAILQ_INSERT_TAIL</a>(<a class="local col4 ref" href="#74head" title='head' data-ref="74head">head</a>, <a class="local col3 ref" href="#73entry" title='entry' data-ref="73entry">entry</a>, <a class="ref field" href="#mbox_entry::next" title='mbox_entry::next' data-ref="mbox_entry::next">next</a>);</td></tr>
<tr><th id="673">673</th><td>	<a class="ref fn" href="#t4_os_unlock" title='t4_os_unlock' data-ref="t4_os_unlock">t4_os_unlock</a>(<a class="local col5 ref" href="#75lock" title='lock' data-ref="75lock">lock</a>);</td></tr>
<tr><th id="674">674</th><td>}</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i class="doc">/**</i></td></tr>
<tr><th id="677">677</th><td><i class="doc"> * t4_os_atomic_list_del - Dequeue list element atomically from list</i></td></tr>
<tr><th id="678">678</th><td><i class="doc"> *<span class="command"> @entry</span>: the entry to be remove/dequeued from the list.</i></td></tr>
<tr><th id="679">679</th><td><i class="doc"> *<span class="command"> @lock</span>: the spinlock</i></td></tr>
<tr><th id="680">680</th><td><i class="doc"> */</i></td></tr>
<tr><th id="681">681</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="t4_os_atomic_list_del" title='t4_os_atomic_list_del' data-ref="t4_os_atomic_list_del">t4_os_atomic_list_del</dfn>(<b>struct</b> <a class="type" href="#mbox_entry" title='mbox_entry' data-ref="mbox_entry">mbox_entry</a> *<dfn class="local col6 decl" id="76entry" title='entry' data-type='struct mbox_entry *' data-ref="76entry">entry</dfn>,</td></tr>
<tr><th id="682">682</th><td>					 <b>struct</b> <a class="type" href="#305" title='mbox_list' data-ref="mbox_list">mbox_list</a> *<dfn class="local col7 decl" id="77head" title='head' data-type='struct mbox_list *' data-ref="77head">head</dfn>,</td></tr>
<tr><th id="683">683</th><td>					 <a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> *<dfn class="local col8 decl" id="78lock" title='lock' data-type='rte_spinlock_t *' data-ref="78lock">lock</dfn>)</td></tr>
<tr><th id="684">684</th><td>{</td></tr>
<tr><th id="685">685</th><td>	<a class="ref fn" href="#t4_os_lock" title='t4_os_lock' data-ref="t4_os_lock">t4_os_lock</a>(<a class="local col8 ref" href="#78lock" title='lock' data-ref="78lock">lock</a>);</td></tr>
<tr><th id="686">686</th><td>	<a class="macro" href="../../../../../../../../../include/sys/queue.h.html#426" title="do { if (((entry)-&gt;next.tqe_next) != ((void*)0)) (entry)-&gt;next.tqe_next-&gt;next.tqe_prev = (entry)-&gt;next.tqe_prev; else (head)-&gt;tqh_last = (entry)-&gt;next.tqe_prev; *(entry)-&gt;next.tqe_prev = (entry)-&gt;next.tqe_next; } while ( 0)" data-ref="_M/TAILQ_REMOVE">TAILQ_REMOVE</a>(<a class="local col7 ref" href="#77head" title='head' data-ref="77head">head</a>, <a class="local col6 ref" href="#76entry" title='entry' data-ref="76entry">entry</a>, <a class="ref field" href="#mbox_entry::next" title='mbox_entry::next' data-ref="mbox_entry::next">next</a>);</td></tr>
<tr><th id="687">687</th><td>	<a class="ref fn" href="#t4_os_unlock" title='t4_os_unlock' data-ref="t4_os_unlock">t4_os_unlock</a>(<a class="local col8 ref" href="#78lock" title='lock' data-ref="78lock">lock</a>);</td></tr>
<tr><th id="688">688</th><td>}</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><i class="doc">/**</i></td></tr>
<tr><th id="691">691</th><td><i class="doc"> * adap2pinfo - return the port_info of a port</i></td></tr>
<tr><th id="692">692</th><td><i class="doc"> *<span class="command"> @adap</span>: the adapter</i></td></tr>
<tr><th id="693">693</th><td><i class="doc"> *<span class="command"> @idx</span>: the port index</i></td></tr>
<tr><th id="694">694</th><td><i class="doc"> *</i></td></tr>
<tr><th id="695">695</th><td><i class="doc"> * Return the port_info structure for the port of the given index.</i></td></tr>
<tr><th id="696">696</th><td><i class="doc"> */</i></td></tr>
<tr><th id="697">697</th><td><em>static</em> <b>inline</b> <b>struct</b> <a class="type" href="#port_info" title='port_info' data-ref="port_info">port_info</a> *<dfn class="decl def fn" id="adap2pinfo" title='adap2pinfo' data-ref="adap2pinfo">adap2pinfo</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col9 decl" id="79adap" title='adap' data-type='struct adapter *' data-ref="79adap">adap</dfn>, <em>int</em> <dfn class="local col0 decl" id="80idx" title='idx' data-type='int' data-ref="80idx">idx</dfn>)</td></tr>
<tr><th id="698">698</th><td>{</td></tr>
<tr><th id="699">699</th><td>	<b>return</b> &amp;<a class="local col9 ref" href="#79adap" title='adap' data-ref="79adap">adap</a>-&gt;<a class="ref field" href="#adapter::port" title='adapter::port' data-ref="adapter::port">port</a>[<a class="local col0 ref" href="#80idx" title='idx' data-ref="80idx">idx</a>];</td></tr>
<tr><th id="700">700</th><td>}</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><em>void</em> *<dfn class="decl fn" id="t4_alloc_mem" title='t4_alloc_mem' data-ref="t4_alloc_mem">t4_alloc_mem</dfn>(<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col1 decl" id="81size" title='size' data-type='size_t' data-ref="81size">size</dfn>);</td></tr>
<tr><th id="703">703</th><td><em>void</em> <dfn class="decl fn" id="t4_free_mem" title='t4_free_mem' data-ref="t4_free_mem">t4_free_mem</dfn>(<em>void</em> *<dfn class="local col2 decl" id="82addr" title='addr' data-type='void *' data-ref="82addr">addr</dfn>);</td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/t4_os_alloc" data-ref="_M/t4_os_alloc">t4_os_alloc</dfn>(_size)     t4_alloc_mem((_size))</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/t4_os_free" data-ref="_M/t4_os_free">t4_os_free</dfn>(_ptr)       t4_free_mem((_ptr))</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><em>void</em> <dfn class="decl fn" id="t4_os_portmod_changed" title='t4_os_portmod_changed' data-ref="t4_os_portmod_changed">t4_os_portmod_changed</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col3 decl" id="83adap" title='adap' data-type='const struct adapter *' data-ref="83adap">adap</dfn>, <em>int</em> <dfn class="local col4 decl" id="84port_id" title='port_id' data-type='int' data-ref="84port_id">port_id</dfn>);</td></tr>
<tr><th id="708">708</th><td><em>void</em> <dfn class="decl fn" id="t4_os_link_changed" title='t4_os_link_changed' data-ref="t4_os_link_changed">t4_os_link_changed</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col5 decl" id="85adap" title='adap' data-type='struct adapter *' data-ref="85adap">adap</dfn>, <em>int</em> <dfn class="local col6 decl" id="86port_id" title='port_id' data-type='int' data-ref="86port_id">port_id</dfn>, <em>int</em> <dfn class="local col7 decl" id="87link_stat" title='link_stat' data-type='int' data-ref="87link_stat">link_stat</dfn>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><em>void</em> <dfn class="decl fn" id="reclaim_completed_tx" title='reclaim_completed_tx' data-ref="reclaim_completed_tx">reclaim_completed_tx</dfn>(<b>struct</b> <a class="type" href="#sge_txq" title='sge_txq' data-ref="sge_txq">sge_txq</a> *<dfn class="local col8 decl" id="88q" title='q' data-type='struct sge_txq *' data-ref="88q">q</dfn>);</td></tr>
<tr><th id="711">711</th><td><em>void</em> <dfn class="decl fn" id="t4_free_sge_resources" title='t4_free_sge_resources' data-ref="t4_free_sge_resources">t4_free_sge_resources</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col9 decl" id="89adap" title='adap' data-type='struct adapter *' data-ref="89adap">adap</dfn>);</td></tr>
<tr><th id="712">712</th><td><em>void</em> <dfn class="decl fn" id="t4_sge_tx_monitor_start" title='t4_sge_tx_monitor_start' data-ref="t4_sge_tx_monitor_start">t4_sge_tx_monitor_start</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col0 decl" id="90adap" title='adap' data-type='struct adapter *' data-ref="90adap">adap</dfn>);</td></tr>
<tr><th id="713">713</th><td><em>void</em> <dfn class="decl fn" id="t4_sge_tx_monitor_stop" title='t4_sge_tx_monitor_stop' data-ref="t4_sge_tx_monitor_stop">t4_sge_tx_monitor_stop</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col1 decl" id="91adap" title='adap' data-type='struct adapter *' data-ref="91adap">adap</dfn>);</td></tr>
<tr><th id="714">714</th><td><em>int</em> <dfn class="decl fn" id="t4_eth_xmit" title='t4_eth_xmit' data-ref="t4_eth_xmit">t4_eth_xmit</dfn>(<b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> *<dfn class="local col2 decl" id="92txq" title='txq' data-type='struct sge_eth_txq *' data-ref="92txq">txq</dfn>, <b>struct</b> <a class="type" href="../../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="local col3 decl" id="93mbuf" title='mbuf' data-type='struct rte_mbuf *' data-ref="93mbuf">mbuf</dfn>,</td></tr>
<tr><th id="715">715</th><td>		<a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="94nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="94nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="716">716</th><td><em>int</em> <dfn class="decl fn" id="t4_ethrx_handler" title='t4_ethrx_handler' data-ref="t4_ethrx_handler">t4_ethrx_handler</dfn>(<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col5 decl" id="95q" title='q' data-type='struct sge_rspq *' data-ref="95q">q</dfn>, <em>const</em> <a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> *<dfn class="local col6 decl" id="96rsp" title='rsp' data-type='const uint64_t *' data-ref="96rsp">rsp</dfn>,</td></tr>
<tr><th id="717">717</th><td>		     <em>const</em> <b>struct</b> <a class="type" href="#pkt_gl" title='pkt_gl' data-ref="pkt_gl">pkt_gl</a> *<dfn class="local col7 decl" id="97gl" title='gl' data-type='const struct pkt_gl *' data-ref="97gl">gl</dfn>);</td></tr>
<tr><th id="718">718</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_init" title='t4_sge_init' data-ref="t4_sge_init">t4_sge_init</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col8 decl" id="98adap" title='adap' data-type='struct adapter *' data-ref="98adap">adap</dfn>);</td></tr>
<tr><th id="719">719</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_alloc_eth_txq" title='t4_sge_alloc_eth_txq' data-ref="t4_sge_alloc_eth_txq">t4_sge_alloc_eth_txq</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col9 decl" id="99adap" title='adap' data-type='struct adapter *' data-ref="99adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> *<dfn class="local col0 decl" id="100txq" title='txq' data-type='struct sge_eth_txq *' data-ref="100txq">txq</dfn>,</td></tr>
<tr><th id="720">720</th><td>			 <b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col1 decl" id="101eth_dev" title='eth_dev' data-type='struct rte_eth_dev *' data-ref="101eth_dev">eth_dev</dfn>, <a class="typedef" href="../../../../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="102queue_id" title='queue_id' data-type='uint16_t' data-ref="102queue_id">queue_id</dfn>,</td></tr>
<tr><th id="721">721</th><td>			 <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="103iqid" title='iqid' data-type='unsigned int' data-ref="103iqid">iqid</dfn>, <em>int</em> <dfn class="local col4 decl" id="104socket_id" title='socket_id' data-type='int' data-ref="104socket_id">socket_id</dfn>);</td></tr>
<tr><th id="722">722</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_alloc_rxq" title='t4_sge_alloc_rxq' data-ref="t4_sge_alloc_rxq">t4_sge_alloc_rxq</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col5 decl" id="105adap" title='adap' data-type='struct adapter *' data-ref="105adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col6 decl" id="106rspq" title='rspq' data-type='struct sge_rspq *' data-ref="106rspq">rspq</dfn>, <a class="typedef" href="../cxgbe_compat.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col7 decl" id="107fwevtq" title='fwevtq' data-type='bool' data-ref="107fwevtq">fwevtq</dfn>,</td></tr>
<tr><th id="723">723</th><td>		     <b>struct</b> <a class="type" href="../../../../lib/librte_ether/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col8 decl" id="108eth_dev" title='eth_dev' data-type='struct rte_eth_dev *' data-ref="108eth_dev">eth_dev</dfn>, <em>int</em> <dfn class="local col9 decl" id="109intr_idx" title='intr_idx' data-type='int' data-ref="109intr_idx">intr_idx</dfn>,</td></tr>
<tr><th id="724">724</th><td>		     <b>struct</b> <a class="type" href="#sge_fl" title='sge_fl' data-ref="sge_fl">sge_fl</a> *<dfn class="local col0 decl" id="110fl" title='fl' data-type='struct sge_fl *' data-ref="110fl">fl</dfn>, <a class="typedef" href="#rspq_handler_t" title='rspq_handler_t' data-type='int (*)(struct sge_rspq *, const uint64_t *, const struct pkt_gl *)' data-ref="rspq_handler_t">rspq_handler_t</a> <dfn class="local col1 decl" id="111handler" title='handler' data-type='rspq_handler_t' data-ref="111handler">handler</dfn>,</td></tr>
<tr><th id="725">725</th><td>		     <em>int</em> <dfn class="local col2 decl" id="112cong" title='cong' data-type='int' data-ref="112cong">cong</dfn>, <b>struct</b> <a class="type" href="../../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a> *<dfn class="local col3 decl" id="113mp" title='mp' data-type='struct rte_mempool *' data-ref="113mp">mp</dfn>, <em>int</em> <dfn class="local col4 decl" id="114queue_id" title='queue_id' data-type='int' data-ref="114queue_id">queue_id</dfn>,</td></tr>
<tr><th id="726">726</th><td>		     <em>int</em> <dfn class="local col5 decl" id="115socket_id" title='socket_id' data-type='int' data-ref="115socket_id">socket_id</dfn>);</td></tr>
<tr><th id="727">727</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_eth_txq_start" title='t4_sge_eth_txq_start' data-ref="t4_sge_eth_txq_start">t4_sge_eth_txq_start</dfn>(<b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> *<dfn class="local col6 decl" id="116txq" title='txq' data-type='struct sge_eth_txq *' data-ref="116txq">txq</dfn>);</td></tr>
<tr><th id="728">728</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_eth_txq_stop" title='t4_sge_eth_txq_stop' data-ref="t4_sge_eth_txq_stop">t4_sge_eth_txq_stop</dfn>(<b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> *<dfn class="local col7 decl" id="117txq" title='txq' data-type='struct sge_eth_txq *' data-ref="117txq">txq</dfn>);</td></tr>
<tr><th id="729">729</th><td><em>void</em> <dfn class="decl fn" id="t4_sge_eth_txq_release" title='t4_sge_eth_txq_release' data-ref="t4_sge_eth_txq_release">t4_sge_eth_txq_release</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col8 decl" id="118adap" title='adap' data-type='struct adapter *' data-ref="118adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_eth_txq" title='sge_eth_txq' data-ref="sge_eth_txq">sge_eth_txq</a> *<dfn class="local col9 decl" id="119txq" title='txq' data-type='struct sge_eth_txq *' data-ref="119txq">txq</dfn>);</td></tr>
<tr><th id="730">730</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_eth_rxq_start" title='t4_sge_eth_rxq_start' data-ref="t4_sge_eth_rxq_start">t4_sge_eth_rxq_start</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col0 decl" id="120adap" title='adap' data-type='struct adapter *' data-ref="120adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col1 decl" id="121rq" title='rq' data-type='struct sge_rspq *' data-ref="121rq">rq</dfn>);</td></tr>
<tr><th id="731">731</th><td><em>int</em> <dfn class="decl fn" id="t4_sge_eth_rxq_stop" title='t4_sge_eth_rxq_stop' data-ref="t4_sge_eth_rxq_stop">t4_sge_eth_rxq_stop</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col2 decl" id="122adap" title='adap' data-type='struct adapter *' data-ref="122adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col3 decl" id="123rq" title='rq' data-type='struct sge_rspq *' data-ref="123rq">rq</dfn>);</td></tr>
<tr><th id="732">732</th><td><em>void</em> <dfn class="decl fn" id="t4_sge_eth_rxq_release" title='t4_sge_eth_rxq_release' data-ref="t4_sge_eth_rxq_release">t4_sge_eth_rxq_release</dfn>(<b>struct</b> <a class="type" href="#adapter" title='adapter' data-ref="adapter">adapter</a> *<dfn class="local col4 decl" id="124adap" title='adap' data-type='struct adapter *' data-ref="124adap">adap</dfn>, <b>struct</b> <a class="type" href="#sge_eth_rxq" title='sge_eth_rxq' data-ref="sge_eth_rxq">sge_eth_rxq</a> *<dfn class="local col5 decl" id="125rxq" title='rxq' data-type='struct sge_eth_rxq *' data-ref="125rxq">rxq</dfn>);</td></tr>
<tr><th id="733">733</th><td><em>void</em> <dfn class="decl fn" id="t4_sge_eth_clear_queues" title='t4_sge_eth_clear_queues' data-ref="t4_sge_eth_clear_queues">t4_sge_eth_clear_queues</dfn>(<b>struct</b> <a class="type" href="#port_info" title='port_info' data-ref="port_info">port_info</a> *<dfn class="local col6 decl" id="126pi" title='pi' data-type='struct port_info *' data-ref="126pi">pi</dfn>);</td></tr>
<tr><th id="734">734</th><td><em>int</em> <dfn class="decl fn" id="cxgb4_set_rspq_intr_params" title='cxgb4_set_rspq_intr_params' data-ref="cxgb4_set_rspq_intr_params">cxgb4_set_rspq_intr_params</dfn>(<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col7 decl" id="127q" title='q' data-type='struct sge_rspq *' data-ref="127q">q</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="128us" title='us' data-type='unsigned int' data-ref="128us">us</dfn>,</td></tr>
<tr><th id="735">735</th><td>			       <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="129cnt" title='cnt' data-type='unsigned int' data-ref="129cnt">cnt</dfn>);</td></tr>
<tr><th id="736">736</th><td><em>int</em> <dfn class="decl fn" id="cxgbe_poll" title='cxgbe_poll' data-ref="cxgbe_poll">cxgbe_poll</dfn>(<b>struct</b> <a class="type" href="#sge_rspq" title='sge_rspq' data-ref="sge_rspq">sge_rspq</a> *<dfn class="local col0 decl" id="130q" title='q' data-type='struct sge_rspq *' data-ref="130q">q</dfn>, <b>struct</b> <a class="type" href="../../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col1 decl" id="131rx_pkts" title='rx_pkts' data-type='struct rte_mbuf **' data-ref="131rx_pkts">rx_pkts</dfn>,</td></tr>
<tr><th id="737">737</th><td>	       <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="132budget" title='budget' data-type='unsigned int' data-ref="132budget">budget</dfn>, <em>unsigned</em> <em>int</em> *<dfn class="local col3 decl" id="133work_done" title='work_done' data-type='unsigned int *' data-ref="133work_done">work_done</dfn>);</td></tr>
<tr><th id="738">738</th><td><em>int</em> <dfn class="decl fn" id="cxgb4_write_rss" title='cxgb4_write_rss' data-ref="cxgb4_write_rss">cxgb4_write_rss</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#port_info" title='port_info' data-ref="port_info">port_info</a> *<dfn class="local col4 decl" id="134pi" title='pi' data-type='const struct port_info *' data-ref="134pi">pi</dfn>, <em>const</em> <a class="typedef" href="../cxgbe_compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col5 decl" id="135queues" title='queues' data-type='const u16 *' data-ref="135queues">queues</dfn>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#<span data-ppcond="36">endif</span> /* __T4_ADAPTER_H__ */</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='t4_hw.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
