#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00100000;


// Interrupt Vector Table Constants

const IVT_FAULT_NMI              = 2;
const IVT_FAULT_HARD             = 3;
const IVT_FAULT_MPU              = 4;
const IVT_FAULT_BUS              = 5;
const IVT_FAULT_USAGE            = 6;
const IVT_MCU_RESERVED7          = 7;
const IVT_MCU_RESERVED8          = 8;
const IVT_MCU_RESERVED9          = 9;
const IVT_MCU_RESERVED10         = 10;
const IVT_FAULT_SVCALL           = 11;
const IVT_FAULT_DEBUG            = 12;
const IVT_MCU_RESERVED13         = 13;
const IVT_FAULT_PENDSV           = 14;
const IVT_FAULT_SYSTICK          = 15;
const IVT_INT_GPIOA              = 16;
const IVT_INT_GPIOB              = 17;
const IVT_INT_GPIOC              = 18;
const IVT_INT_GPIOD              = 19;
const IVT_INT_GPIOE              = 20;
const IVT_INT_UART0              = 21;
const IVT_INT_UART1              = 22;
const IVT_INT_SSI0               = 23;
const IVT_INT_I2C0               = 24;
const IVT_INT_PWM0_FAULT         = 25;
const IVT_INT_PWM0_GEN0          = 26;
const IVT_INT_PWM0_GEN1          = 27;
const IVT_INT_PWM0_GEN2          = 28;
const IVT_INT_QEI0               = 29;
const IVT_INT_ADC0SS0            = 30;
const IVT_INT_ADC0SS1            = 31;
const IVT_INT_ADC0SS2            = 32;
const IVT_INT_ADC0SS3            = 33;
const IVT_INT_WATCHDOG           = 34;
const IVT_INT_TIMER0A_16_32_bit  = 35;
const IVT_INT_TIMER0B_16_32_bit  = 36;
const IVT_INT_TIMER1A_16_32_bit  = 37;
const IVT_INT_TIMER1B_16_32_bit  = 38;
const IVT_INT_TIMER2A_16_32_bit  = 39;
const IVT_INT_TIMER2B_16_32_bit  = 40;
const IVT_INT_COMP0              = 41;
const IVT_INT_COMP1              = 42;
const IVT_INT_COMP2              = 43;
const IVT_INT_SYSCTL             = 44;
const IVT_INT_FLASH              = 45;
const IVT_INT_GPIOF              = 46;
const IVT_INT_GPIOG              = 47;
const IVT_INT_GPIOH              = 48;
const IVT_INT_UART2              = 49;
const IVT_INT_SSI1               = 50;
const IVT_INT_TIMER3A_16_32_bit  = 51;
const IVT_INT_TIMER3B_16_32_bit  = 52;
const IVT_INT_I2C1               = 53;
const IVT_INT_CAN0               = 54;
const IVT_INT_CAN1               = 55;
const IVT_INT_ETHERNET_MAC       = 56;
const IVT_INT_HIBERNATE          = 57;
const IVT_INT_USB                = 58;
const IVT_INT_PWM_GEN3           = 59;
const IVT_INT_UDMA               = 60;
const IVT_INT_UDMAERR            = 61;
const IVT_INT_ADC1SS0            = 62;
const IVT_INT_ADC1SS1            = 63;
const IVT_INT_ADC1SS2            = 64;
const IVT_INT_ADC1SS3            = 65;
const IVT_INT_EPI0               = 66;
const IVT_INT_GPIOJ              = 67;
const IVT_INT_GPIOK              = 68;
const IVT_INT_GPIOL              = 69;
const IVT_INT_SSI2               = 70;
const IVT_INT_SSI3               = 71;
const IVT_INT_UART3              = 72;
const IVT_INT_UART4              = 73;
const IVT_INT_UART5              = 74;
const IVT_INT_UART6              = 75;
const IVT_INT_UART7              = 76;
const IVT_INT_I2C2               = 77;
const IVT_INT_I2C3               = 78;
const IVT_INT_TIMER4A_16_32_bit  = 79;
const IVT_INT_TIMER4B_16_32_bit  = 80;
const IVT_INT_TIMER5A_16_32_bit  = 81;
const IVT_INT_TIMER5B_16_32_bit  = 82;
const IVT_INT_FPE                = 83;
const IVT_INT_RESERVED0          = 84;
const IVT_INT_RESERVED1          = 85;
const IVT_INT_I2C4               = 86;
const IVT_INT_I2C5               = 87;
const IVT_INT_GPIOM              = 88;
const IVT_INT_GPION              = 89;
const IVT_INT_RESERVED2          = 90;
const IVT_INT_TAMPER             = 91;
const IVT_INT_GPIOP0             = 92;
const IVT_INT_GPIOP1             = 93;
const IVT_INT_GPIOP2             = 94;
const IVT_INT_GPIOP3             = 95;
const IVT_INT_GPIOP4             = 96;
const IVT_INT_GPIOP5             = 97;
const IVT_INT_GPIOP6             = 98;
const IVT_INT_GPIOP7             = 99;
const IVT_INT_GPIOQ0             = 100;
const IVT_INT_GPIOQ1             = 101;
const IVT_INT_GPIOQ2             = 102;
const IVT_INT_GPIOQ3             = 103;
const IVT_INT_GPIOQ4             = 104;
const IVT_INT_GPIOQ5             = 105;
const IVT_INT_GPIOQ6             = 106;
const IVT_INT_GPIOQ7             = 107;
const IVT_INT_RESERVED3          = 108;
const IVT_INT_RESERVED4          = 109;
const IVT_INT_RESERVED5          = 110;
const IVT_INT_RESERVED6          = 111;
const IVT_INT_RESERVED7          = 112;
const IVT_INT_RESERVED8          = 113;
const IVT_INT_TIMER6A_16_32_bit  = 114;
const IVT_INT_TIMER6B_16_32_bit  = 115;
const IVT_INT_TIMER7A_16_32_bit  = 116;
const IVT_INT_TIMER7B_16_32_bit  = 117;
const IVT_INT_I2C6               = 118;
const IVT_INT_I2C7               = 119;
const IVT_INT_RESERVED9          = 120;
const IVT_INT_RESERVED10         = 121;
const IVT_INT_RESERVED11         = 122;
const IVT_INT_RESERVED12         = 123;
const IVT_INT_RESERVED13         = 124;
const IVT_INT_I2C8               = 125;
const IVT_INT_I2C9               = 126;
const IVT_INT_RESERVED14         = 127;
const IVT_INT_RESERVED15         = 128;
const IVT_INT_RESERVED16         = 129;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr unsigned long   volatile WATCHDOG0_LOAD       absolute 0x40000000;
    const register unsigned short int WDT_LOAD0 = 0;
    sbit  WDT_LOAD0_bit at WATCHDOG0_LOAD.B0;
    const register unsigned short int WDT_LOAD1 = 1;
    sbit  WDT_LOAD1_bit at WATCHDOG0_LOAD.B1;
    const register unsigned short int WDT_LOAD2 = 2;
    sbit  WDT_LOAD2_bit at WATCHDOG0_LOAD.B2;
    const register unsigned short int WDT_LOAD3 = 3;
    sbit  WDT_LOAD3_bit at WATCHDOG0_LOAD.B3;
    const register unsigned short int WDT_LOAD4 = 4;
    sbit  WDT_LOAD4_bit at WATCHDOG0_LOAD.B4;
    const register unsigned short int WDT_LOAD5 = 5;
    sbit  WDT_LOAD5_bit at WATCHDOG0_LOAD.B5;
    const register unsigned short int WDT_LOAD6 = 6;
    sbit  WDT_LOAD6_bit at WATCHDOG0_LOAD.B6;
    const register unsigned short int WDT_LOAD7 = 7;
    sbit  WDT_LOAD7_bit at WATCHDOG0_LOAD.B7;
    const register unsigned short int WDT_LOAD8 = 8;
    sbit  WDT_LOAD8_bit at WATCHDOG0_LOAD.B8;
    const register unsigned short int WDT_LOAD9 = 9;
    sbit  WDT_LOAD9_bit at WATCHDOG0_LOAD.B9;
    const register unsigned short int WDT_LOAD10 = 10;
    sbit  WDT_LOAD10_bit at WATCHDOG0_LOAD.B10;
    const register unsigned short int WDT_LOAD11 = 11;
    sbit  WDT_LOAD11_bit at WATCHDOG0_LOAD.B11;
    const register unsigned short int WDT_LOAD12 = 12;
    sbit  WDT_LOAD12_bit at WATCHDOG0_LOAD.B12;
    const register unsigned short int WDT_LOAD13 = 13;
    sbit  WDT_LOAD13_bit at WATCHDOG0_LOAD.B13;
    const register unsigned short int WDT_LOAD14 = 14;
    sbit  WDT_LOAD14_bit at WATCHDOG0_LOAD.B14;
    const register unsigned short int WDT_LOAD15 = 15;
    sbit  WDT_LOAD15_bit at WATCHDOG0_LOAD.B15;
    const register unsigned short int WDT_LOAD16 = 16;
    sbit  WDT_LOAD16_bit at WATCHDOG0_LOAD.B16;
    const register unsigned short int WDT_LOAD17 = 17;
    sbit  WDT_LOAD17_bit at WATCHDOG0_LOAD.B17;
    const register unsigned short int WDT_LOAD18 = 18;
    sbit  WDT_LOAD18_bit at WATCHDOG0_LOAD.B18;
    const register unsigned short int WDT_LOAD19 = 19;
    sbit  WDT_LOAD19_bit at WATCHDOG0_LOAD.B19;
    const register unsigned short int WDT_LOAD20 = 20;
    sbit  WDT_LOAD20_bit at WATCHDOG0_LOAD.B20;
    const register unsigned short int WDT_LOAD21 = 21;
    sbit  WDT_LOAD21_bit at WATCHDOG0_LOAD.B21;
    const register unsigned short int WDT_LOAD22 = 22;
    sbit  WDT_LOAD22_bit at WATCHDOG0_LOAD.B22;
    const register unsigned short int WDT_LOAD23 = 23;
    sbit  WDT_LOAD23_bit at WATCHDOG0_LOAD.B23;
    const register unsigned short int WDT_LOAD24 = 24;
    sbit  WDT_LOAD24_bit at WATCHDOG0_LOAD.B24;
    const register unsigned short int WDT_LOAD25 = 25;
    sbit  WDT_LOAD25_bit at WATCHDOG0_LOAD.B25;
    const register unsigned short int WDT_LOAD26 = 26;
    sbit  WDT_LOAD26_bit at WATCHDOG0_LOAD.B26;
    const register unsigned short int WDT_LOAD27 = 27;
    sbit  WDT_LOAD27_bit at WATCHDOG0_LOAD.B27;
    const register unsigned short int WDT_LOAD28 = 28;
    sbit  WDT_LOAD28_bit at WATCHDOG0_LOAD.B28;
    const register unsigned short int WDT_LOAD29 = 29;
    sbit  WDT_LOAD29_bit at WATCHDOG0_LOAD.B29;
    const register unsigned short int WDT_LOAD30 = 30;
    sbit  WDT_LOAD30_bit at WATCHDOG0_LOAD.B30;
    const register unsigned short int WDT_LOAD31 = 31;
    sbit  WDT_LOAD31_bit at WATCHDOG0_LOAD.B31;

sfr unsigned long   volatile WATCHDOG0_VALUE      absolute 0x40000004;
    const register unsigned short int WDT_VALUE0 = 0;
    sbit  WDT_VALUE0_bit at WATCHDOG0_VALUE.B0;
    const register unsigned short int WDT_VALUE1 = 1;
    sbit  WDT_VALUE1_bit at WATCHDOG0_VALUE.B1;
    const register unsigned short int WDT_VALUE2 = 2;
    sbit  WDT_VALUE2_bit at WATCHDOG0_VALUE.B2;
    const register unsigned short int WDT_VALUE3 = 3;
    sbit  WDT_VALUE3_bit at WATCHDOG0_VALUE.B3;
    const register unsigned short int WDT_VALUE4 = 4;
    sbit  WDT_VALUE4_bit at WATCHDOG0_VALUE.B4;
    const register unsigned short int WDT_VALUE5 = 5;
    sbit  WDT_VALUE5_bit at WATCHDOG0_VALUE.B5;
    const register unsigned short int WDT_VALUE6 = 6;
    sbit  WDT_VALUE6_bit at WATCHDOG0_VALUE.B6;
    const register unsigned short int WDT_VALUE7 = 7;
    sbit  WDT_VALUE7_bit at WATCHDOG0_VALUE.B7;
    const register unsigned short int WDT_VALUE8 = 8;
    sbit  WDT_VALUE8_bit at WATCHDOG0_VALUE.B8;
    const register unsigned short int WDT_VALUE9 = 9;
    sbit  WDT_VALUE9_bit at WATCHDOG0_VALUE.B9;
    const register unsigned short int WDT_VALUE10 = 10;
    sbit  WDT_VALUE10_bit at WATCHDOG0_VALUE.B10;
    const register unsigned short int WDT_VALUE11 = 11;
    sbit  WDT_VALUE11_bit at WATCHDOG0_VALUE.B11;
    const register unsigned short int WDT_VALUE12 = 12;
    sbit  WDT_VALUE12_bit at WATCHDOG0_VALUE.B12;
    const register unsigned short int WDT_VALUE13 = 13;
    sbit  WDT_VALUE13_bit at WATCHDOG0_VALUE.B13;
    const register unsigned short int WDT_VALUE14 = 14;
    sbit  WDT_VALUE14_bit at WATCHDOG0_VALUE.B14;
    const register unsigned short int WDT_VALUE15 = 15;
    sbit  WDT_VALUE15_bit at WATCHDOG0_VALUE.B15;
    const register unsigned short int WDT_VALUE16 = 16;
    sbit  WDT_VALUE16_bit at WATCHDOG0_VALUE.B16;
    const register unsigned short int WDT_VALUE17 = 17;
    sbit  WDT_VALUE17_bit at WATCHDOG0_VALUE.B17;
    const register unsigned short int WDT_VALUE18 = 18;
    sbit  WDT_VALUE18_bit at WATCHDOG0_VALUE.B18;
    const register unsigned short int WDT_VALUE19 = 19;
    sbit  WDT_VALUE19_bit at WATCHDOG0_VALUE.B19;
    const register unsigned short int WDT_VALUE20 = 20;
    sbit  WDT_VALUE20_bit at WATCHDOG0_VALUE.B20;
    const register unsigned short int WDT_VALUE21 = 21;
    sbit  WDT_VALUE21_bit at WATCHDOG0_VALUE.B21;
    const register unsigned short int WDT_VALUE22 = 22;
    sbit  WDT_VALUE22_bit at WATCHDOG0_VALUE.B22;
    const register unsigned short int WDT_VALUE23 = 23;
    sbit  WDT_VALUE23_bit at WATCHDOG0_VALUE.B23;
    const register unsigned short int WDT_VALUE24 = 24;
    sbit  WDT_VALUE24_bit at WATCHDOG0_VALUE.B24;
    const register unsigned short int WDT_VALUE25 = 25;
    sbit  WDT_VALUE25_bit at WATCHDOG0_VALUE.B25;
    const register unsigned short int WDT_VALUE26 = 26;
    sbit  WDT_VALUE26_bit at WATCHDOG0_VALUE.B26;
    const register unsigned short int WDT_VALUE27 = 27;
    sbit  WDT_VALUE27_bit at WATCHDOG0_VALUE.B27;
    const register unsigned short int WDT_VALUE28 = 28;
    sbit  WDT_VALUE28_bit at WATCHDOG0_VALUE.B28;
    const register unsigned short int WDT_VALUE29 = 29;
    sbit  WDT_VALUE29_bit at WATCHDOG0_VALUE.B29;
    const register unsigned short int WDT_VALUE30 = 30;
    sbit  WDT_VALUE30_bit at WATCHDOG0_VALUE.B30;
    const register unsigned short int WDT_VALUE31 = 31;
    sbit  WDT_VALUE31_bit at WATCHDOG0_VALUE.B31;

sfr unsigned long   volatile WATCHDOG0_CTL        absolute 0x40000008;
    const register unsigned short int WDT_CTL_INTEN = 0;
    sbit  WDT_CTL_INTEN_bit at WATCHDOG0_CTL.B0;
    const register unsigned short int WDT_CTL_RESEN = 1;
    sbit  WDT_CTL_RESEN_bit at WATCHDOG0_CTL.B1;
    const register unsigned short int WDT_CTL_INTTYPE = 2;
    sbit  WDT_CTL_INTTYPE_bit at WATCHDOG0_CTL.B2;
    const register unsigned short int WDT_CTL_WRC = 31;
    sbit  WDT_CTL_WRC_bit at WATCHDOG0_CTL.B31;

sfr unsigned long   volatile WATCHDOG0_ICR        absolute 0x4000000C;
    const register unsigned short int WDT_ICR0 = 0;
    sbit  WDT_ICR0_bit at WATCHDOG0_ICR.B0;
    const register unsigned short int WDT_ICR1 = 1;
    sbit  WDT_ICR1_bit at WATCHDOG0_ICR.B1;
    const register unsigned short int WDT_ICR2 = 2;
    sbit  WDT_ICR2_bit at WATCHDOG0_ICR.B2;
    const register unsigned short int WDT_ICR3 = 3;
    sbit  WDT_ICR3_bit at WATCHDOG0_ICR.B3;
    const register unsigned short int WDT_ICR4 = 4;
    sbit  WDT_ICR4_bit at WATCHDOG0_ICR.B4;
    const register unsigned short int WDT_ICR5 = 5;
    sbit  WDT_ICR5_bit at WATCHDOG0_ICR.B5;
    const register unsigned short int WDT_ICR6 = 6;
    sbit  WDT_ICR6_bit at WATCHDOG0_ICR.B6;
    const register unsigned short int WDT_ICR7 = 7;
    sbit  WDT_ICR7_bit at WATCHDOG0_ICR.B7;
    const register unsigned short int WDT_ICR8 = 8;
    sbit  WDT_ICR8_bit at WATCHDOG0_ICR.B8;
    const register unsigned short int WDT_ICR9 = 9;
    sbit  WDT_ICR9_bit at WATCHDOG0_ICR.B9;
    const register unsigned short int WDT_ICR10 = 10;
    sbit  WDT_ICR10_bit at WATCHDOG0_ICR.B10;
    const register unsigned short int WDT_ICR11 = 11;
    sbit  WDT_ICR11_bit at WATCHDOG0_ICR.B11;
    const register unsigned short int WDT_ICR12 = 12;
    sbit  WDT_ICR12_bit at WATCHDOG0_ICR.B12;
    const register unsigned short int WDT_ICR13 = 13;
    sbit  WDT_ICR13_bit at WATCHDOG0_ICR.B13;
    const register unsigned short int WDT_ICR14 = 14;
    sbit  WDT_ICR14_bit at WATCHDOG0_ICR.B14;
    const register unsigned short int WDT_ICR15 = 15;
    sbit  WDT_ICR15_bit at WATCHDOG0_ICR.B15;
    const register unsigned short int WDT_ICR16 = 16;
    sbit  WDT_ICR16_bit at WATCHDOG0_ICR.B16;
    const register unsigned short int WDT_ICR17 = 17;
    sbit  WDT_ICR17_bit at WATCHDOG0_ICR.B17;
    const register unsigned short int WDT_ICR18 = 18;
    sbit  WDT_ICR18_bit at WATCHDOG0_ICR.B18;
    const register unsigned short int WDT_ICR19 = 19;
    sbit  WDT_ICR19_bit at WATCHDOG0_ICR.B19;
    const register unsigned short int WDT_ICR20 = 20;
    sbit  WDT_ICR20_bit at WATCHDOG0_ICR.B20;
    const register unsigned short int WDT_ICR21 = 21;
    sbit  WDT_ICR21_bit at WATCHDOG0_ICR.B21;
    const register unsigned short int WDT_ICR22 = 22;
    sbit  WDT_ICR22_bit at WATCHDOG0_ICR.B22;
    const register unsigned short int WDT_ICR23 = 23;
    sbit  WDT_ICR23_bit at WATCHDOG0_ICR.B23;
    const register unsigned short int WDT_ICR24 = 24;
    sbit  WDT_ICR24_bit at WATCHDOG0_ICR.B24;
    const register unsigned short int WDT_ICR25 = 25;
    sbit  WDT_ICR25_bit at WATCHDOG0_ICR.B25;
    const register unsigned short int WDT_ICR26 = 26;
    sbit  WDT_ICR26_bit at WATCHDOG0_ICR.B26;
    const register unsigned short int WDT_ICR27 = 27;
    sbit  WDT_ICR27_bit at WATCHDOG0_ICR.B27;
    const register unsigned short int WDT_ICR28 = 28;
    sbit  WDT_ICR28_bit at WATCHDOG0_ICR.B28;
    const register unsigned short int WDT_ICR29 = 29;
    sbit  WDT_ICR29_bit at WATCHDOG0_ICR.B29;
    const register unsigned short int WDT_ICR30 = 30;
    sbit  WDT_ICR30_bit at WATCHDOG0_ICR.B30;
    const register unsigned short int WDT_ICR31 = 31;
    sbit  WDT_ICR31_bit at WATCHDOG0_ICR.B31;

sfr unsigned long   volatile WATCHDOG0_RIS        absolute 0x40000010;
    const register unsigned short int WDT_RIS_WDTRIS = 0;
    sbit  WDT_RIS_WDTRIS_bit at WATCHDOG0_RIS.B0;

sfr unsigned long   volatile WATCHDOG0_MIS        absolute 0x40000014;
    const register unsigned short int WDT_MIS_WDTMIS = 0;
    sbit  WDT_MIS_WDTMIS_bit at WATCHDOG0_MIS.B0;

sfr unsigned long   volatile WATCHDOG0_TEST       absolute 0x40000418;
    const register unsigned short int WDT_TEST_STALL = 8;
    sbit  WDT_TEST_STALL_bit at WATCHDOG0_TEST.B8;

sfr unsigned long   volatile WATCHDOG0_LOCK       absolute 0x40000C00;
    const register unsigned short int WDT_LOCK0 = 0;
    sbit  WDT_LOCK0_bit at WATCHDOG0_LOCK.B0;
    const register unsigned short int WDT_LOCK1 = 1;
    sbit  WDT_LOCK1_bit at WATCHDOG0_LOCK.B1;
    const register unsigned short int WDT_LOCK2 = 2;
    sbit  WDT_LOCK2_bit at WATCHDOG0_LOCK.B2;
    const register unsigned short int WDT_LOCK3 = 3;
    sbit  WDT_LOCK3_bit at WATCHDOG0_LOCK.B3;
    const register unsigned short int WDT_LOCK4 = 4;
    sbit  WDT_LOCK4_bit at WATCHDOG0_LOCK.B4;
    const register unsigned short int WDT_LOCK5 = 5;
    sbit  WDT_LOCK5_bit at WATCHDOG0_LOCK.B5;
    const register unsigned short int WDT_LOCK6 = 6;
    sbit  WDT_LOCK6_bit at WATCHDOG0_LOCK.B6;
    const register unsigned short int WDT_LOCK7 = 7;
    sbit  WDT_LOCK7_bit at WATCHDOG0_LOCK.B7;
    const register unsigned short int WDT_LOCK8 = 8;
    sbit  WDT_LOCK8_bit at WATCHDOG0_LOCK.B8;
    const register unsigned short int WDT_LOCK9 = 9;
    sbit  WDT_LOCK9_bit at WATCHDOG0_LOCK.B9;
    const register unsigned short int WDT_LOCK10 = 10;
    sbit  WDT_LOCK10_bit at WATCHDOG0_LOCK.B10;
    const register unsigned short int WDT_LOCK11 = 11;
    sbit  WDT_LOCK11_bit at WATCHDOG0_LOCK.B11;
    const register unsigned short int WDT_LOCK12 = 12;
    sbit  WDT_LOCK12_bit at WATCHDOG0_LOCK.B12;
    const register unsigned short int WDT_LOCK13 = 13;
    sbit  WDT_LOCK13_bit at WATCHDOG0_LOCK.B13;
    const register unsigned short int WDT_LOCK14 = 14;
    sbit  WDT_LOCK14_bit at WATCHDOG0_LOCK.B14;
    const register unsigned short int WDT_LOCK15 = 15;
    sbit  WDT_LOCK15_bit at WATCHDOG0_LOCK.B15;
    const register unsigned short int WDT_LOCK16 = 16;
    sbit  WDT_LOCK16_bit at WATCHDOG0_LOCK.B16;
    const register unsigned short int WDT_LOCK17 = 17;
    sbit  WDT_LOCK17_bit at WATCHDOG0_LOCK.B17;
    const register unsigned short int WDT_LOCK18 = 18;
    sbit  WDT_LOCK18_bit at WATCHDOG0_LOCK.B18;
    const register unsigned short int WDT_LOCK19 = 19;
    sbit  WDT_LOCK19_bit at WATCHDOG0_LOCK.B19;
    const register unsigned short int WDT_LOCK20 = 20;
    sbit  WDT_LOCK20_bit at WATCHDOG0_LOCK.B20;
    const register unsigned short int WDT_LOCK21 = 21;
    sbit  WDT_LOCK21_bit at WATCHDOG0_LOCK.B21;
    const register unsigned short int WDT_LOCK22 = 22;
    sbit  WDT_LOCK22_bit at WATCHDOG0_LOCK.B22;
    const register unsigned short int WDT_LOCK23 = 23;
    sbit  WDT_LOCK23_bit at WATCHDOG0_LOCK.B23;
    const register unsigned short int WDT_LOCK24 = 24;
    sbit  WDT_LOCK24_bit at WATCHDOG0_LOCK.B24;
    const register unsigned short int WDT_LOCK25 = 25;
    sbit  WDT_LOCK25_bit at WATCHDOG0_LOCK.B25;
    const register unsigned short int WDT_LOCK26 = 26;
    sbit  WDT_LOCK26_bit at WATCHDOG0_LOCK.B26;
    const register unsigned short int WDT_LOCK27 = 27;
    sbit  WDT_LOCK27_bit at WATCHDOG0_LOCK.B27;
    const register unsigned short int WDT_LOCK28 = 28;
    sbit  WDT_LOCK28_bit at WATCHDOG0_LOCK.B28;
    const register unsigned short int WDT_LOCK29 = 29;
    sbit  WDT_LOCK29_bit at WATCHDOG0_LOCK.B29;
    const register unsigned short int WDT_LOCK30 = 30;
    sbit  WDT_LOCK30_bit at WATCHDOG0_LOCK.B30;
    const register unsigned short int WDT_LOCK31 = 31;
    sbit  WDT_LOCK31_bit at WATCHDOG0_LOCK.B31;

sfr unsigned long   volatile WATCHDOG1_LOAD       absolute 0x40001000;
    sbit  WDT_LOAD0_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B0;
    sbit  WDT_LOAD1_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B1;
    sbit  WDT_LOAD2_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B2;
    sbit  WDT_LOAD3_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B3;
    sbit  WDT_LOAD4_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B4;
    sbit  WDT_LOAD5_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B5;
    sbit  WDT_LOAD6_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B6;
    sbit  WDT_LOAD7_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B7;
    sbit  WDT_LOAD8_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B8;
    sbit  WDT_LOAD9_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B9;
    sbit  WDT_LOAD10_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B10;
    sbit  WDT_LOAD11_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B11;
    sbit  WDT_LOAD12_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B12;
    sbit  WDT_LOAD13_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B13;
    sbit  WDT_LOAD14_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B14;
    sbit  WDT_LOAD15_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B15;
    sbit  WDT_LOAD16_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B16;
    sbit  WDT_LOAD17_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B17;
    sbit  WDT_LOAD18_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B18;
    sbit  WDT_LOAD19_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B19;
    sbit  WDT_LOAD20_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B20;
    sbit  WDT_LOAD21_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B21;
    sbit  WDT_LOAD22_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B22;
    sbit  WDT_LOAD23_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B23;
    sbit  WDT_LOAD24_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B24;
    sbit  WDT_LOAD25_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B25;
    sbit  WDT_LOAD26_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B26;
    sbit  WDT_LOAD27_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B27;
    sbit  WDT_LOAD28_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B28;
    sbit  WDT_LOAD29_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B29;
    sbit  WDT_LOAD30_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B30;
    sbit  WDT_LOAD31_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B31;

sfr unsigned long   volatile WATCHDOG1_VALUE      absolute 0x40001004;
    sbit  WDT_VALUE0_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B0;
    sbit  WDT_VALUE1_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B1;
    sbit  WDT_VALUE2_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B2;
    sbit  WDT_VALUE3_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B3;
    sbit  WDT_VALUE4_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B4;
    sbit  WDT_VALUE5_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B5;
    sbit  WDT_VALUE6_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B6;
    sbit  WDT_VALUE7_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B7;
    sbit  WDT_VALUE8_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B8;
    sbit  WDT_VALUE9_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B9;
    sbit  WDT_VALUE10_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B10;
    sbit  WDT_VALUE11_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B11;
    sbit  WDT_VALUE12_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B12;
    sbit  WDT_VALUE13_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B13;
    sbit  WDT_VALUE14_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B14;
    sbit  WDT_VALUE15_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B15;
    sbit  WDT_VALUE16_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B16;
    sbit  WDT_VALUE17_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B17;
    sbit  WDT_VALUE18_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B18;
    sbit  WDT_VALUE19_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B19;
    sbit  WDT_VALUE20_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B20;
    sbit  WDT_VALUE21_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B21;
    sbit  WDT_VALUE22_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B22;
    sbit  WDT_VALUE23_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B23;
    sbit  WDT_VALUE24_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B24;
    sbit  WDT_VALUE25_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B25;
    sbit  WDT_VALUE26_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B26;
    sbit  WDT_VALUE27_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B27;
    sbit  WDT_VALUE28_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B28;
    sbit  WDT_VALUE29_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B29;
    sbit  WDT_VALUE30_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B30;
    sbit  WDT_VALUE31_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B31;

sfr unsigned long   volatile WATCHDOG1_CTL        absolute 0x40001008;
    sbit  WDT_CTL_INTEN_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B0;
    sbit  WDT_CTL_RESEN_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B1;
    sbit  WDT_CTL_INTTYPE_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B2;
    sbit  WDT_CTL_WRC_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B31;

sfr unsigned long   volatile WATCHDOG1_ICR        absolute 0x4000100C;
    sbit  WDT_ICR0_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B0;
    sbit  WDT_ICR1_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B1;
    sbit  WDT_ICR2_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B2;
    sbit  WDT_ICR3_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B3;
    sbit  WDT_ICR4_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B4;
    sbit  WDT_ICR5_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B5;
    sbit  WDT_ICR6_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B6;
    sbit  WDT_ICR7_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B7;
    sbit  WDT_ICR8_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B8;
    sbit  WDT_ICR9_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B9;
    sbit  WDT_ICR10_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B10;
    sbit  WDT_ICR11_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B11;
    sbit  WDT_ICR12_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B12;
    sbit  WDT_ICR13_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B13;
    sbit  WDT_ICR14_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B14;
    sbit  WDT_ICR15_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B15;
    sbit  WDT_ICR16_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B16;
    sbit  WDT_ICR17_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B17;
    sbit  WDT_ICR18_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B18;
    sbit  WDT_ICR19_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B19;
    sbit  WDT_ICR20_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B20;
    sbit  WDT_ICR21_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B21;
    sbit  WDT_ICR22_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B22;
    sbit  WDT_ICR23_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B23;
    sbit  WDT_ICR24_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B24;
    sbit  WDT_ICR25_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B25;
    sbit  WDT_ICR26_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B26;
    sbit  WDT_ICR27_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B27;
    sbit  WDT_ICR28_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B28;
    sbit  WDT_ICR29_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B29;
    sbit  WDT_ICR30_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B30;
    sbit  WDT_ICR31_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B31;

sfr unsigned long   volatile WATCHDOG1_RIS        absolute 0x40001010;
    sbit  WDT_RIS_WDTRIS_WATCHDOG1_RIS_bit at WATCHDOG1_RIS.B0;

sfr unsigned long   volatile WATCHDOG1_MIS        absolute 0x40001014;
    sbit  WDT_MIS_WDTMIS_WATCHDOG1_MIS_bit at WATCHDOG1_MIS.B0;

sfr unsigned long   volatile WATCHDOG1_TEST       absolute 0x40001418;
    sbit  WDT_TEST_STALL_WATCHDOG1_TEST_bit at WATCHDOG1_TEST.B8;

sfr unsigned long   volatile WATCHDOG1_LOCK       absolute 0x40001C00;
    sbit  WDT_LOCK0_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B0;
    sbit  WDT_LOCK1_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B1;
    sbit  WDT_LOCK2_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B2;
    sbit  WDT_LOCK3_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B3;
    sbit  WDT_LOCK4_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B4;
    sbit  WDT_LOCK5_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B5;
    sbit  WDT_LOCK6_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B6;
    sbit  WDT_LOCK7_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B7;
    sbit  WDT_LOCK8_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B8;
    sbit  WDT_LOCK9_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B9;
    sbit  WDT_LOCK10_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B10;
    sbit  WDT_LOCK11_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B11;
    sbit  WDT_LOCK12_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B12;
    sbit  WDT_LOCK13_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B13;
    sbit  WDT_LOCK14_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B14;
    sbit  WDT_LOCK15_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B15;
    sbit  WDT_LOCK16_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B16;
    sbit  WDT_LOCK17_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B17;
    sbit  WDT_LOCK18_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B18;
    sbit  WDT_LOCK19_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B19;
    sbit  WDT_LOCK20_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B20;
    sbit  WDT_LOCK21_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B21;
    sbit  WDT_LOCK22_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B22;
    sbit  WDT_LOCK23_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B23;
    sbit  WDT_LOCK24_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B24;
    sbit  WDT_LOCK25_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B25;
    sbit  WDT_LOCK26_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B26;
    sbit  WDT_LOCK27_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B27;
    sbit  WDT_LOCK28_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B28;
    sbit  WDT_LOCK29_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B29;
    sbit  WDT_LOCK30_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B30;
    sbit  WDT_LOCK31_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B31;

sfr unsigned long   volatile SSI0_CR0             absolute 0x40008000;
    const register unsigned short int SSI_CR0_DSS0 = 0;
    sbit  SSI_CR0_DSS0_bit at SSI0_CR0.B0;
    const register unsigned short int SSI_CR0_DSS1 = 1;
    sbit  SSI_CR0_DSS1_bit at SSI0_CR0.B1;
    const register unsigned short int SSI_CR0_DSS2 = 2;
    sbit  SSI_CR0_DSS2_bit at SSI0_CR0.B2;
    const register unsigned short int SSI_CR0_DSS3 = 3;
    sbit  SSI_CR0_DSS3_bit at SSI0_CR0.B3;
    const register unsigned short int SSI_CR0_FRF4 = 4;
    sbit  SSI_CR0_FRF4_bit at SSI0_CR0.B4;
    const register unsigned short int SSI_CR0_FRF5 = 5;
    sbit  SSI_CR0_FRF5_bit at SSI0_CR0.B5;
    const register unsigned short int SSI_CR0_SPO = 6;
    sbit  SSI_CR0_SPO_bit at SSI0_CR0.B6;
    const register unsigned short int SSI_CR0_SPH = 7;
    sbit  SSI_CR0_SPH_bit at SSI0_CR0.B7;
    const register unsigned short int SSI_CR0_SCR8 = 8;
    sbit  SSI_CR0_SCR8_bit at SSI0_CR0.B8;
    const register unsigned short int SSI_CR0_SCR9 = 9;
    sbit  SSI_CR0_SCR9_bit at SSI0_CR0.B9;
    const register unsigned short int SSI_CR0_SCR10 = 10;
    sbit  SSI_CR0_SCR10_bit at SSI0_CR0.B10;
    const register unsigned short int SSI_CR0_SCR11 = 11;
    sbit  SSI_CR0_SCR11_bit at SSI0_CR0.B11;
    const register unsigned short int SSI_CR0_SCR12 = 12;
    sbit  SSI_CR0_SCR12_bit at SSI0_CR0.B12;
    const register unsigned short int SSI_CR0_SCR13 = 13;
    sbit  SSI_CR0_SCR13_bit at SSI0_CR0.B13;
    const register unsigned short int SSI_CR0_SCR14 = 14;
    sbit  SSI_CR0_SCR14_bit at SSI0_CR0.B14;
    const register unsigned short int SSI_CR0_SCR15 = 15;
    sbit  SSI_CR0_SCR15_bit at SSI0_CR0.B15;

sfr unsigned long   volatile SSI0_CR1             absolute 0x40008004;
    const register unsigned short int SSI_CR1_LBM = 0;
    sbit  SSI_CR1_LBM_bit at SSI0_CR1.B0;
    const register unsigned short int SSI_CR1_SSE = 1;
    sbit  SSI_CR1_SSE_bit at SSI0_CR1.B1;
    const register unsigned short int SSI_CR1_MS = 2;
    sbit  SSI_CR1_MS_bit at SSI0_CR1.B2;
    const register unsigned short int SSI_CR1_EOT = 4;
    sbit  SSI_CR1_EOT_bit at SSI0_CR1.B4;
    const register unsigned short int SSI_CR1_MODE6 = 6;
    sbit  SSI_CR1_MODE6_bit at SSI0_CR1.B6;
    const register unsigned short int SSI_CR1_MODE7 = 7;
    sbit  SSI_CR1_MODE7_bit at SSI0_CR1.B7;
    const register unsigned short int SSI_CR1_DIR = 8;
    sbit  SSI_CR1_DIR_bit at SSI0_CR1.B8;
    const register unsigned short int SSI_CR1_HSCLKEN = 9;
    sbit  SSI_CR1_HSCLKEN_bit at SSI0_CR1.B9;
    const register unsigned short int SSI_CR1_FSSHLDFRM = 10;
    sbit  SSI_CR1_FSSHLDFRM_bit at SSI0_CR1.B10;
    const register unsigned short int SSI_CR1_EOM = 11;
    sbit  SSI_CR1_EOM_bit at SSI0_CR1.B11;

sfr unsigned long   volatile SSI0_DR              absolute 0x40008008;
    const register unsigned short int SSI_DR_DATA0 = 0;
    sbit  SSI_DR_DATA0_bit at SSI0_DR.B0;
    const register unsigned short int SSI_DR_DATA1 = 1;
    sbit  SSI_DR_DATA1_bit at SSI0_DR.B1;
    const register unsigned short int SSI_DR_DATA2 = 2;
    sbit  SSI_DR_DATA2_bit at SSI0_DR.B2;
    const register unsigned short int SSI_DR_DATA3 = 3;
    sbit  SSI_DR_DATA3_bit at SSI0_DR.B3;
    const register unsigned short int SSI_DR_DATA4 = 4;
    sbit  SSI_DR_DATA4_bit at SSI0_DR.B4;
    const register unsigned short int SSI_DR_DATA5 = 5;
    sbit  SSI_DR_DATA5_bit at SSI0_DR.B5;
    const register unsigned short int SSI_DR_DATA6 = 6;
    sbit  SSI_DR_DATA6_bit at SSI0_DR.B6;
    const register unsigned short int SSI_DR_DATA7 = 7;
    sbit  SSI_DR_DATA7_bit at SSI0_DR.B7;
    const register unsigned short int SSI_DR_DATA8 = 8;
    sbit  SSI_DR_DATA8_bit at SSI0_DR.B8;
    const register unsigned short int SSI_DR_DATA9 = 9;
    sbit  SSI_DR_DATA9_bit at SSI0_DR.B9;
    const register unsigned short int SSI_DR_DATA10 = 10;
    sbit  SSI_DR_DATA10_bit at SSI0_DR.B10;
    const register unsigned short int SSI_DR_DATA11 = 11;
    sbit  SSI_DR_DATA11_bit at SSI0_DR.B11;
    const register unsigned short int SSI_DR_DATA12 = 12;
    sbit  SSI_DR_DATA12_bit at SSI0_DR.B12;
    const register unsigned short int SSI_DR_DATA13 = 13;
    sbit  SSI_DR_DATA13_bit at SSI0_DR.B13;
    const register unsigned short int SSI_DR_DATA14 = 14;
    sbit  SSI_DR_DATA14_bit at SSI0_DR.B14;
    const register unsigned short int SSI_DR_DATA15 = 15;
    sbit  SSI_DR_DATA15_bit at SSI0_DR.B15;

sfr unsigned long   volatile SSI0_SR              absolute 0x4000800C;
    const register unsigned short int SSI_SR_TFE = 0;
    sbit  SSI_SR_TFE_bit at SSI0_SR.B0;
    const register unsigned short int SSI_SR_TNF = 1;
    sbit  SSI_SR_TNF_bit at SSI0_SR.B1;
    const register unsigned short int SSI_SR_RNE = 2;
    sbit  SSI_SR_RNE_bit at SSI0_SR.B2;
    const register unsigned short int SSI_SR_RFF = 3;
    sbit  SSI_SR_RFF_bit at SSI0_SR.B3;
    const register unsigned short int SSI_SR_BSY = 4;
    sbit  SSI_SR_BSY_bit at SSI0_SR.B4;

sfr unsigned long   volatile SSI0_CPSR            absolute 0x40008010;
    const register unsigned short int SSI_CPSR_CPSDVSR0 = 0;
    sbit  SSI_CPSR_CPSDVSR0_bit at SSI0_CPSR.B0;
    const register unsigned short int SSI_CPSR_CPSDVSR1 = 1;
    sbit  SSI_CPSR_CPSDVSR1_bit at SSI0_CPSR.B1;
    const register unsigned short int SSI_CPSR_CPSDVSR2 = 2;
    sbit  SSI_CPSR_CPSDVSR2_bit at SSI0_CPSR.B2;
    const register unsigned short int SSI_CPSR_CPSDVSR3 = 3;
    sbit  SSI_CPSR_CPSDVSR3_bit at SSI0_CPSR.B3;
    const register unsigned short int SSI_CPSR_CPSDVSR4 = 4;
    sbit  SSI_CPSR_CPSDVSR4_bit at SSI0_CPSR.B4;
    const register unsigned short int SSI_CPSR_CPSDVSR5 = 5;
    sbit  SSI_CPSR_CPSDVSR5_bit at SSI0_CPSR.B5;
    const register unsigned short int SSI_CPSR_CPSDVSR6 = 6;
    sbit  SSI_CPSR_CPSDVSR6_bit at SSI0_CPSR.B6;
    const register unsigned short int SSI_CPSR_CPSDVSR7 = 7;
    sbit  SSI_CPSR_CPSDVSR7_bit at SSI0_CPSR.B7;

sfr unsigned long   volatile SSI0_IM              absolute 0x40008014;
    const register unsigned short int SSI_IM_RORIM = 0;
    sbit  SSI_IM_RORIM_bit at SSI0_IM.B0;
    const register unsigned short int SSI_IM_RTIM = 1;
    sbit  SSI_IM_RTIM_bit at SSI0_IM.B1;
    const register unsigned short int SSI_IM_RXIM = 2;
    sbit  SSI_IM_RXIM_bit at SSI0_IM.B2;
    const register unsigned short int SSI_IM_TXIM = 3;
    sbit  SSI_IM_TXIM_bit at SSI0_IM.B3;
    const register unsigned short int SSI_IM_DMARXIM = 4;
    sbit  SSI_IM_DMARXIM_bit at SSI0_IM.B4;
    const register unsigned short int SSI_IM_DMATXIM = 5;
    sbit  SSI_IM_DMATXIM_bit at SSI0_IM.B5;
    const register unsigned short int SSI_IM_EOTIM = 6;
    sbit  SSI_IM_EOTIM_bit at SSI0_IM.B6;

sfr unsigned long   volatile SSI0_RIS             absolute 0x40008018;
    const register unsigned short int SSI_RIS_RORRIS = 0;
    sbit  SSI_RIS_RORRIS_bit at SSI0_RIS.B0;
    const register unsigned short int SSI_RIS_RTRIS = 1;
    sbit  SSI_RIS_RTRIS_bit at SSI0_RIS.B1;
    const register unsigned short int SSI_RIS_RXRIS = 2;
    sbit  SSI_RIS_RXRIS_bit at SSI0_RIS.B2;
    const register unsigned short int SSI_RIS_TXRIS = 3;
    sbit  SSI_RIS_TXRIS_bit at SSI0_RIS.B3;
    const register unsigned short int SSI_RIS_DMARXRIS = 4;
    sbit  SSI_RIS_DMARXRIS_bit at SSI0_RIS.B4;
    const register unsigned short int SSI_RIS_DMATXRIS = 5;
    sbit  SSI_RIS_DMATXRIS_bit at SSI0_RIS.B5;
    const register unsigned short int SSI_RIS_EOTRIS = 6;
    sbit  SSI_RIS_EOTRIS_bit at SSI0_RIS.B6;

sfr unsigned long   volatile SSI0_MIS             absolute 0x4000801C;
    const register unsigned short int SSI_MIS_RORMIS = 0;
    sbit  SSI_MIS_RORMIS_bit at SSI0_MIS.B0;
    const register unsigned short int SSI_MIS_RTMIS = 1;
    sbit  SSI_MIS_RTMIS_bit at SSI0_MIS.B1;
    const register unsigned short int SSI_MIS_RXMIS = 2;
    sbit  SSI_MIS_RXMIS_bit at SSI0_MIS.B2;
    const register unsigned short int SSI_MIS_TXMIS = 3;
    sbit  SSI_MIS_TXMIS_bit at SSI0_MIS.B3;
    const register unsigned short int SSI_MIS_DMARXMIS = 4;
    sbit  SSI_MIS_DMARXMIS_bit at SSI0_MIS.B4;
    const register unsigned short int SSI_MIS_DMATXMIS = 5;
    sbit  SSI_MIS_DMATXMIS_bit at SSI0_MIS.B5;
    const register unsigned short int SSI_MIS_EOTMIS = 6;
    sbit  SSI_MIS_EOTMIS_bit at SSI0_MIS.B6;

sfr unsigned long   volatile SSI0_ICR             absolute 0x40008020;
    const register unsigned short int SSI_ICR_RORIC = 0;
    sbit  SSI_ICR_RORIC_bit at SSI0_ICR.B0;
    const register unsigned short int SSI_ICR_RTIC = 1;
    sbit  SSI_ICR_RTIC_bit at SSI0_ICR.B1;
    const register unsigned short int SSI_ICR_DMARXIC = 4;
    sbit  SSI_ICR_DMARXIC_bit at SSI0_ICR.B4;
    const register unsigned short int SSI_ICR_DMATXIC = 5;
    sbit  SSI_ICR_DMATXIC_bit at SSI0_ICR.B5;
    const register unsigned short int SSI_ICR_EOTIC = 6;
    sbit  SSI_ICR_EOTIC_bit at SSI0_ICR.B6;

sfr unsigned long   volatile SSI0_DMACTL          absolute 0x40008024;
    const register unsigned short int SSI_DMACTL_RXDMAE = 0;
    sbit  SSI_DMACTL_RXDMAE_bit at SSI0_DMACTL.B0;
    const register unsigned short int SSI_DMACTL_TXDMAE = 1;
    sbit  SSI_DMACTL_TXDMAE_bit at SSI0_DMACTL.B1;

sfr unsigned long   volatile SSI0_PP              absolute 0x40008FC0;
    const register unsigned short int SSI_PP_HSCLK = 0;
    sbit  SSI_PP_HSCLK_bit at SSI0_PP.B0;
    const register unsigned short int SSI_PP_MODE1 = 1;
    sbit  SSI_PP_MODE1_bit at SSI0_PP.B1;
    const register unsigned short int SSI_PP_MODE2 = 2;
    sbit  SSI_PP_MODE2_bit at SSI0_PP.B2;
    const register unsigned short int SSI_PP_FSSHLDFRM = 3;
    sbit  SSI_PP_FSSHLDFRM_bit at SSI0_PP.B3;

sfr unsigned long   volatile SSI0_CC              absolute 0x40008FC8;
    const register unsigned short int SSI_CC_CS0 = 0;
    sbit  SSI_CC_CS0_bit at SSI0_CC.B0;
    const register unsigned short int SSI_CC_CS1 = 1;
    sbit  SSI_CC_CS1_bit at SSI0_CC.B1;
    const register unsigned short int SSI_CC_CS2 = 2;
    sbit  SSI_CC_CS2_bit at SSI0_CC.B2;
    const register unsigned short int SSI_CC_CS3 = 3;
    sbit  SSI_CC_CS3_bit at SSI0_CC.B3;

sfr unsigned long   volatile SSI1_CR0             absolute 0x40009000;
    sbit  SSI_CR0_DSS0_SSI1_CR0_bit at SSI1_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI1_CR0_bit at SSI1_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI1_CR0_bit at SSI1_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI1_CR0_bit at SSI1_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI1_CR0_bit at SSI1_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI1_CR0_bit at SSI1_CR0.B5;
    sbit  SSI_CR0_SPO_SSI1_CR0_bit at SSI1_CR0.B6;
    sbit  SSI_CR0_SPH_SSI1_CR0_bit at SSI1_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI1_CR0_bit at SSI1_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI1_CR0_bit at SSI1_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI1_CR0_bit at SSI1_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI1_CR0_bit at SSI1_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI1_CR0_bit at SSI1_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI1_CR0_bit at SSI1_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI1_CR0_bit at SSI1_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI1_CR0_bit at SSI1_CR0.B15;

sfr unsigned long   volatile SSI1_CR1             absolute 0x40009004;
    sbit  SSI_CR1_LBM_SSI1_CR1_bit at SSI1_CR1.B0;
    sbit  SSI_CR1_SSE_SSI1_CR1_bit at SSI1_CR1.B1;
    sbit  SSI_CR1_MS_SSI1_CR1_bit at SSI1_CR1.B2;
    sbit  SSI_CR1_EOT_SSI1_CR1_bit at SSI1_CR1.B4;
    sbit  SSI_CR1_MODE6_SSI1_CR1_bit at SSI1_CR1.B6;
    sbit  SSI_CR1_MODE7_SSI1_CR1_bit at SSI1_CR1.B7;
    sbit  SSI_CR1_DIR_SSI1_CR1_bit at SSI1_CR1.B8;
    sbit  SSI_CR1_HSCLKEN_SSI1_CR1_bit at SSI1_CR1.B9;
    sbit  SSI_CR1_FSSHLDFRM_SSI1_CR1_bit at SSI1_CR1.B10;
    sbit  SSI_CR1_EOM_SSI1_CR1_bit at SSI1_CR1.B11;

sfr unsigned long   volatile SSI1_DR              absolute 0x40009008;
    sbit  SSI_DR_DATA0_SSI1_DR_bit at SSI1_DR.B0;
    sbit  SSI_DR_DATA1_SSI1_DR_bit at SSI1_DR.B1;
    sbit  SSI_DR_DATA2_SSI1_DR_bit at SSI1_DR.B2;
    sbit  SSI_DR_DATA3_SSI1_DR_bit at SSI1_DR.B3;
    sbit  SSI_DR_DATA4_SSI1_DR_bit at SSI1_DR.B4;
    sbit  SSI_DR_DATA5_SSI1_DR_bit at SSI1_DR.B5;
    sbit  SSI_DR_DATA6_SSI1_DR_bit at SSI1_DR.B6;
    sbit  SSI_DR_DATA7_SSI1_DR_bit at SSI1_DR.B7;
    sbit  SSI_DR_DATA8_SSI1_DR_bit at SSI1_DR.B8;
    sbit  SSI_DR_DATA9_SSI1_DR_bit at SSI1_DR.B9;
    sbit  SSI_DR_DATA10_SSI1_DR_bit at SSI1_DR.B10;
    sbit  SSI_DR_DATA11_SSI1_DR_bit at SSI1_DR.B11;
    sbit  SSI_DR_DATA12_SSI1_DR_bit at SSI1_DR.B12;
    sbit  SSI_DR_DATA13_SSI1_DR_bit at SSI1_DR.B13;
    sbit  SSI_DR_DATA14_SSI1_DR_bit at SSI1_DR.B14;
    sbit  SSI_DR_DATA15_SSI1_DR_bit at SSI1_DR.B15;

sfr unsigned long   volatile SSI1_SR              absolute 0x4000900C;
    sbit  SSI_SR_TFE_SSI1_SR_bit at SSI1_SR.B0;
    sbit  SSI_SR_TNF_SSI1_SR_bit at SSI1_SR.B1;
    sbit  SSI_SR_RNE_SSI1_SR_bit at SSI1_SR.B2;
    sbit  SSI_SR_RFF_SSI1_SR_bit at SSI1_SR.B3;
    sbit  SSI_SR_BSY_SSI1_SR_bit at SSI1_SR.B4;

sfr unsigned long   volatile SSI1_CPSR            absolute 0x40009010;
    sbit  SSI_CPSR_CPSDVSR0_SSI1_CPSR_bit at SSI1_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI1_CPSR_bit at SSI1_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI1_CPSR_bit at SSI1_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI1_CPSR_bit at SSI1_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI1_CPSR_bit at SSI1_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI1_CPSR_bit at SSI1_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI1_CPSR_bit at SSI1_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI1_CPSR_bit at SSI1_CPSR.B7;

sfr unsigned long   volatile SSI1_IM              absolute 0x40009014;
    sbit  SSI_IM_RORIM_SSI1_IM_bit at SSI1_IM.B0;
    sbit  SSI_IM_RTIM_SSI1_IM_bit at SSI1_IM.B1;
    sbit  SSI_IM_RXIM_SSI1_IM_bit at SSI1_IM.B2;
    sbit  SSI_IM_TXIM_SSI1_IM_bit at SSI1_IM.B3;
    sbit  SSI_IM_DMARXIM_SSI1_IM_bit at SSI1_IM.B4;
    sbit  SSI_IM_DMATXIM_SSI1_IM_bit at SSI1_IM.B5;
    sbit  SSI_IM_EOTIM_SSI1_IM_bit at SSI1_IM.B6;

sfr unsigned long   volatile SSI1_RIS             absolute 0x40009018;
    sbit  SSI_RIS_RORRIS_SSI1_RIS_bit at SSI1_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI1_RIS_bit at SSI1_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI1_RIS_bit at SSI1_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI1_RIS_bit at SSI1_RIS.B3;
    sbit  SSI_RIS_DMARXRIS_SSI1_RIS_bit at SSI1_RIS.B4;
    sbit  SSI_RIS_DMATXRIS_SSI1_RIS_bit at SSI1_RIS.B5;
    sbit  SSI_RIS_EOTRIS_SSI1_RIS_bit at SSI1_RIS.B6;

sfr unsigned long   volatile SSI1_MIS             absolute 0x4000901C;
    sbit  SSI_MIS_RORMIS_SSI1_MIS_bit at SSI1_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI1_MIS_bit at SSI1_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI1_MIS_bit at SSI1_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI1_MIS_bit at SSI1_MIS.B3;
    sbit  SSI_MIS_DMARXMIS_SSI1_MIS_bit at SSI1_MIS.B4;
    sbit  SSI_MIS_DMATXMIS_SSI1_MIS_bit at SSI1_MIS.B5;
    sbit  SSI_MIS_EOTMIS_SSI1_MIS_bit at SSI1_MIS.B6;

sfr unsigned long   volatile SSI1_ICR             absolute 0x40009020;
    sbit  SSI_ICR_RORIC_SSI1_ICR_bit at SSI1_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI1_ICR_bit at SSI1_ICR.B1;
    sbit  SSI_ICR_DMARXIC_SSI1_ICR_bit at SSI1_ICR.B4;
    sbit  SSI_ICR_DMATXIC_SSI1_ICR_bit at SSI1_ICR.B5;
    sbit  SSI_ICR_EOTIC_SSI1_ICR_bit at SSI1_ICR.B6;

sfr unsigned long   volatile SSI1_DMACTL          absolute 0x40009024;
    sbit  SSI_DMACTL_RXDMAE_SSI1_DMACTL_bit at SSI1_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI1_DMACTL_bit at SSI1_DMACTL.B1;

sfr unsigned long   volatile SSI1_PP              absolute 0x40009FC0;
    sbit  SSI_PP_HSCLK_SSI1_PP_bit at SSI1_PP.B0;
    sbit  SSI_PP_MODE1_SSI1_PP_bit at SSI1_PP.B1;
    sbit  SSI_PP_MODE2_SSI1_PP_bit at SSI1_PP.B2;
    sbit  SSI_PP_FSSHLDFRM_SSI1_PP_bit at SSI1_PP.B3;

sfr unsigned long   volatile SSI1_CC              absolute 0x40009FC8;
    sbit  SSI_CC_CS0_SSI1_CC_bit at SSI1_CC.B0;
    sbit  SSI_CC_CS1_SSI1_CC_bit at SSI1_CC.B1;
    sbit  SSI_CC_CS2_SSI1_CC_bit at SSI1_CC.B2;
    sbit  SSI_CC_CS3_SSI1_CC_bit at SSI1_CC.B3;

sfr unsigned long   volatile SSI2_CR0             absolute 0x4000A000;
    sbit  SSI_CR0_DSS0_SSI2_CR0_bit at SSI2_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI2_CR0_bit at SSI2_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI2_CR0_bit at SSI2_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI2_CR0_bit at SSI2_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI2_CR0_bit at SSI2_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI2_CR0_bit at SSI2_CR0.B5;
    sbit  SSI_CR0_SPO_SSI2_CR0_bit at SSI2_CR0.B6;
    sbit  SSI_CR0_SPH_SSI2_CR0_bit at SSI2_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI2_CR0_bit at SSI2_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI2_CR0_bit at SSI2_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI2_CR0_bit at SSI2_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI2_CR0_bit at SSI2_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI2_CR0_bit at SSI2_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI2_CR0_bit at SSI2_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI2_CR0_bit at SSI2_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI2_CR0_bit at SSI2_CR0.B15;

sfr unsigned long   volatile SSI2_CR1             absolute 0x4000A004;
    sbit  SSI_CR1_LBM_SSI2_CR1_bit at SSI2_CR1.B0;
    sbit  SSI_CR1_SSE_SSI2_CR1_bit at SSI2_CR1.B1;
    sbit  SSI_CR1_MS_SSI2_CR1_bit at SSI2_CR1.B2;
    sbit  SSI_CR1_EOT_SSI2_CR1_bit at SSI2_CR1.B4;
    sbit  SSI_CR1_MODE6_SSI2_CR1_bit at SSI2_CR1.B6;
    sbit  SSI_CR1_MODE7_SSI2_CR1_bit at SSI2_CR1.B7;
    sbit  SSI_CR1_DIR_SSI2_CR1_bit at SSI2_CR1.B8;
    sbit  SSI_CR1_HSCLKEN_SSI2_CR1_bit at SSI2_CR1.B9;
    sbit  SSI_CR1_FSSHLDFRM_SSI2_CR1_bit at SSI2_CR1.B10;
    sbit  SSI_CR1_EOM_SSI2_CR1_bit at SSI2_CR1.B11;

sfr unsigned long   volatile SSI2_DR              absolute 0x4000A008;
    sbit  SSI_DR_DATA0_SSI2_DR_bit at SSI2_DR.B0;
    sbit  SSI_DR_DATA1_SSI2_DR_bit at SSI2_DR.B1;
    sbit  SSI_DR_DATA2_SSI2_DR_bit at SSI2_DR.B2;
    sbit  SSI_DR_DATA3_SSI2_DR_bit at SSI2_DR.B3;
    sbit  SSI_DR_DATA4_SSI2_DR_bit at SSI2_DR.B4;
    sbit  SSI_DR_DATA5_SSI2_DR_bit at SSI2_DR.B5;
    sbit  SSI_DR_DATA6_SSI2_DR_bit at SSI2_DR.B6;
    sbit  SSI_DR_DATA7_SSI2_DR_bit at SSI2_DR.B7;
    sbit  SSI_DR_DATA8_SSI2_DR_bit at SSI2_DR.B8;
    sbit  SSI_DR_DATA9_SSI2_DR_bit at SSI2_DR.B9;
    sbit  SSI_DR_DATA10_SSI2_DR_bit at SSI2_DR.B10;
    sbit  SSI_DR_DATA11_SSI2_DR_bit at SSI2_DR.B11;
    sbit  SSI_DR_DATA12_SSI2_DR_bit at SSI2_DR.B12;
    sbit  SSI_DR_DATA13_SSI2_DR_bit at SSI2_DR.B13;
    sbit  SSI_DR_DATA14_SSI2_DR_bit at SSI2_DR.B14;
    sbit  SSI_DR_DATA15_SSI2_DR_bit at SSI2_DR.B15;

sfr unsigned long   volatile SSI2_SR              absolute 0x4000A00C;
    sbit  SSI_SR_TFE_SSI2_SR_bit at SSI2_SR.B0;
    sbit  SSI_SR_TNF_SSI2_SR_bit at SSI2_SR.B1;
    sbit  SSI_SR_RNE_SSI2_SR_bit at SSI2_SR.B2;
    sbit  SSI_SR_RFF_SSI2_SR_bit at SSI2_SR.B3;
    sbit  SSI_SR_BSY_SSI2_SR_bit at SSI2_SR.B4;

sfr unsigned long   volatile SSI2_CPSR            absolute 0x4000A010;
    sbit  SSI_CPSR_CPSDVSR0_SSI2_CPSR_bit at SSI2_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI2_CPSR_bit at SSI2_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI2_CPSR_bit at SSI2_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI2_CPSR_bit at SSI2_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI2_CPSR_bit at SSI2_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI2_CPSR_bit at SSI2_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI2_CPSR_bit at SSI2_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI2_CPSR_bit at SSI2_CPSR.B7;

sfr unsigned long   volatile SSI2_IM              absolute 0x4000A014;
    sbit  SSI_IM_RORIM_SSI2_IM_bit at SSI2_IM.B0;
    sbit  SSI_IM_RTIM_SSI2_IM_bit at SSI2_IM.B1;
    sbit  SSI_IM_RXIM_SSI2_IM_bit at SSI2_IM.B2;
    sbit  SSI_IM_TXIM_SSI2_IM_bit at SSI2_IM.B3;
    sbit  SSI_IM_DMARXIM_SSI2_IM_bit at SSI2_IM.B4;
    sbit  SSI_IM_DMATXIM_SSI2_IM_bit at SSI2_IM.B5;
    sbit  SSI_IM_EOTIM_SSI2_IM_bit at SSI2_IM.B6;

sfr unsigned long   volatile SSI2_RIS             absolute 0x4000A018;
    sbit  SSI_RIS_RORRIS_SSI2_RIS_bit at SSI2_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI2_RIS_bit at SSI2_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI2_RIS_bit at SSI2_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI2_RIS_bit at SSI2_RIS.B3;
    sbit  SSI_RIS_DMARXRIS_SSI2_RIS_bit at SSI2_RIS.B4;
    sbit  SSI_RIS_DMATXRIS_SSI2_RIS_bit at SSI2_RIS.B5;
    sbit  SSI_RIS_EOTRIS_SSI2_RIS_bit at SSI2_RIS.B6;

sfr unsigned long   volatile SSI2_MIS             absolute 0x4000A01C;
    sbit  SSI_MIS_RORMIS_SSI2_MIS_bit at SSI2_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI2_MIS_bit at SSI2_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI2_MIS_bit at SSI2_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI2_MIS_bit at SSI2_MIS.B3;
    sbit  SSI_MIS_DMARXMIS_SSI2_MIS_bit at SSI2_MIS.B4;
    sbit  SSI_MIS_DMATXMIS_SSI2_MIS_bit at SSI2_MIS.B5;
    sbit  SSI_MIS_EOTMIS_SSI2_MIS_bit at SSI2_MIS.B6;

sfr unsigned long   volatile SSI2_ICR             absolute 0x4000A020;
    sbit  SSI_ICR_RORIC_SSI2_ICR_bit at SSI2_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI2_ICR_bit at SSI2_ICR.B1;
    sbit  SSI_ICR_DMARXIC_SSI2_ICR_bit at SSI2_ICR.B4;
    sbit  SSI_ICR_DMATXIC_SSI2_ICR_bit at SSI2_ICR.B5;
    sbit  SSI_ICR_EOTIC_SSI2_ICR_bit at SSI2_ICR.B6;

sfr unsigned long   volatile SSI2_DMACTL          absolute 0x4000A024;
    sbit  SSI_DMACTL_RXDMAE_SSI2_DMACTL_bit at SSI2_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI2_DMACTL_bit at SSI2_DMACTL.B1;

sfr unsigned long   volatile SSI2_PP              absolute 0x4000AFC0;
    sbit  SSI_PP_HSCLK_SSI2_PP_bit at SSI2_PP.B0;
    sbit  SSI_PP_MODE1_SSI2_PP_bit at SSI2_PP.B1;
    sbit  SSI_PP_MODE2_SSI2_PP_bit at SSI2_PP.B2;
    sbit  SSI_PP_FSSHLDFRM_SSI2_PP_bit at SSI2_PP.B3;

sfr unsigned long   volatile SSI2_CC              absolute 0x4000AFC8;
    sbit  SSI_CC_CS0_SSI2_CC_bit at SSI2_CC.B0;
    sbit  SSI_CC_CS1_SSI2_CC_bit at SSI2_CC.B1;
    sbit  SSI_CC_CS2_SSI2_CC_bit at SSI2_CC.B2;
    sbit  SSI_CC_CS3_SSI2_CC_bit at SSI2_CC.B3;

sfr unsigned long   volatile SSI3_CR0             absolute 0x4000B000;
    sbit  SSI_CR0_DSS0_SSI3_CR0_bit at SSI3_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI3_CR0_bit at SSI3_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI3_CR0_bit at SSI3_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI3_CR0_bit at SSI3_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI3_CR0_bit at SSI3_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI3_CR0_bit at SSI3_CR0.B5;
    sbit  SSI_CR0_SPO_SSI3_CR0_bit at SSI3_CR0.B6;
    sbit  SSI_CR0_SPH_SSI3_CR0_bit at SSI3_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI3_CR0_bit at SSI3_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI3_CR0_bit at SSI3_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI3_CR0_bit at SSI3_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI3_CR0_bit at SSI3_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI3_CR0_bit at SSI3_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI3_CR0_bit at SSI3_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI3_CR0_bit at SSI3_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI3_CR0_bit at SSI3_CR0.B15;

sfr unsigned long   volatile SSI3_CR1             absolute 0x4000B004;
    sbit  SSI_CR1_LBM_SSI3_CR1_bit at SSI3_CR1.B0;
    sbit  SSI_CR1_SSE_SSI3_CR1_bit at SSI3_CR1.B1;
    sbit  SSI_CR1_MS_SSI3_CR1_bit at SSI3_CR1.B2;
    sbit  SSI_CR1_EOT_SSI3_CR1_bit at SSI3_CR1.B4;
    sbit  SSI_CR1_MODE6_SSI3_CR1_bit at SSI3_CR1.B6;
    sbit  SSI_CR1_MODE7_SSI3_CR1_bit at SSI3_CR1.B7;
    sbit  SSI_CR1_DIR_SSI3_CR1_bit at SSI3_CR1.B8;
    sbit  SSI_CR1_HSCLKEN_SSI3_CR1_bit at SSI3_CR1.B9;
    sbit  SSI_CR1_FSSHLDFRM_SSI3_CR1_bit at SSI3_CR1.B10;
    sbit  SSI_CR1_EOM_SSI3_CR1_bit at SSI3_CR1.B11;

sfr unsigned long   volatile SSI3_DR              absolute 0x4000B008;
    sbit  SSI_DR_DATA0_SSI3_DR_bit at SSI3_DR.B0;
    sbit  SSI_DR_DATA1_SSI3_DR_bit at SSI3_DR.B1;
    sbit  SSI_DR_DATA2_SSI3_DR_bit at SSI3_DR.B2;
    sbit  SSI_DR_DATA3_SSI3_DR_bit at SSI3_DR.B3;
    sbit  SSI_DR_DATA4_SSI3_DR_bit at SSI3_DR.B4;
    sbit  SSI_DR_DATA5_SSI3_DR_bit at SSI3_DR.B5;
    sbit  SSI_DR_DATA6_SSI3_DR_bit at SSI3_DR.B6;
    sbit  SSI_DR_DATA7_SSI3_DR_bit at SSI3_DR.B7;
    sbit  SSI_DR_DATA8_SSI3_DR_bit at SSI3_DR.B8;
    sbit  SSI_DR_DATA9_SSI3_DR_bit at SSI3_DR.B9;
    sbit  SSI_DR_DATA10_SSI3_DR_bit at SSI3_DR.B10;
    sbit  SSI_DR_DATA11_SSI3_DR_bit at SSI3_DR.B11;
    sbit  SSI_DR_DATA12_SSI3_DR_bit at SSI3_DR.B12;
    sbit  SSI_DR_DATA13_SSI3_DR_bit at SSI3_DR.B13;
    sbit  SSI_DR_DATA14_SSI3_DR_bit at SSI3_DR.B14;
    sbit  SSI_DR_DATA15_SSI3_DR_bit at SSI3_DR.B15;

sfr unsigned long   volatile SSI3_SR              absolute 0x4000B00C;
    sbit  SSI_SR_TFE_SSI3_SR_bit at SSI3_SR.B0;
    sbit  SSI_SR_TNF_SSI3_SR_bit at SSI3_SR.B1;
    sbit  SSI_SR_RNE_SSI3_SR_bit at SSI3_SR.B2;
    sbit  SSI_SR_RFF_SSI3_SR_bit at SSI3_SR.B3;
    sbit  SSI_SR_BSY_SSI3_SR_bit at SSI3_SR.B4;

sfr unsigned long   volatile SSI3_CPSR            absolute 0x4000B010;
    sbit  SSI_CPSR_CPSDVSR0_SSI3_CPSR_bit at SSI3_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI3_CPSR_bit at SSI3_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI3_CPSR_bit at SSI3_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI3_CPSR_bit at SSI3_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI3_CPSR_bit at SSI3_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI3_CPSR_bit at SSI3_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI3_CPSR_bit at SSI3_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI3_CPSR_bit at SSI3_CPSR.B7;

sfr unsigned long   volatile SSI3_IM              absolute 0x4000B014;
    sbit  SSI_IM_RORIM_SSI3_IM_bit at SSI3_IM.B0;
    sbit  SSI_IM_RTIM_SSI3_IM_bit at SSI3_IM.B1;
    sbit  SSI_IM_RXIM_SSI3_IM_bit at SSI3_IM.B2;
    sbit  SSI_IM_TXIM_SSI3_IM_bit at SSI3_IM.B3;
    sbit  SSI_IM_DMARXIM_SSI3_IM_bit at SSI3_IM.B4;
    sbit  SSI_IM_DMATXIM_SSI3_IM_bit at SSI3_IM.B5;
    sbit  SSI_IM_EOTIM_SSI3_IM_bit at SSI3_IM.B6;

sfr unsigned long   volatile SSI3_RIS             absolute 0x4000B018;
    sbit  SSI_RIS_RORRIS_SSI3_RIS_bit at SSI3_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI3_RIS_bit at SSI3_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI3_RIS_bit at SSI3_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI3_RIS_bit at SSI3_RIS.B3;
    sbit  SSI_RIS_DMARXRIS_SSI3_RIS_bit at SSI3_RIS.B4;
    sbit  SSI_RIS_DMATXRIS_SSI3_RIS_bit at SSI3_RIS.B5;
    sbit  SSI_RIS_EOTRIS_SSI3_RIS_bit at SSI3_RIS.B6;

sfr unsigned long   volatile SSI3_MIS             absolute 0x4000B01C;
    sbit  SSI_MIS_RORMIS_SSI3_MIS_bit at SSI3_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI3_MIS_bit at SSI3_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI3_MIS_bit at SSI3_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI3_MIS_bit at SSI3_MIS.B3;
    sbit  SSI_MIS_DMARXMIS_SSI3_MIS_bit at SSI3_MIS.B4;
    sbit  SSI_MIS_DMATXMIS_SSI3_MIS_bit at SSI3_MIS.B5;
    sbit  SSI_MIS_EOTMIS_SSI3_MIS_bit at SSI3_MIS.B6;

sfr unsigned long   volatile SSI3_ICR             absolute 0x4000B020;
    sbit  SSI_ICR_RORIC_SSI3_ICR_bit at SSI3_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI3_ICR_bit at SSI3_ICR.B1;
    sbit  SSI_ICR_DMARXIC_SSI3_ICR_bit at SSI3_ICR.B4;
    sbit  SSI_ICR_DMATXIC_SSI3_ICR_bit at SSI3_ICR.B5;
    sbit  SSI_ICR_EOTIC_SSI3_ICR_bit at SSI3_ICR.B6;

sfr unsigned long   volatile SSI3_DMACTL          absolute 0x4000B024;
    sbit  SSI_DMACTL_RXDMAE_SSI3_DMACTL_bit at SSI3_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI3_DMACTL_bit at SSI3_DMACTL.B1;

sfr unsigned long   volatile SSI3_PP              absolute 0x4000BFC0;
    sbit  SSI_PP_HSCLK_SSI3_PP_bit at SSI3_PP.B0;
    sbit  SSI_PP_MODE1_SSI3_PP_bit at SSI3_PP.B1;
    sbit  SSI_PP_MODE2_SSI3_PP_bit at SSI3_PP.B2;
    sbit  SSI_PP_FSSHLDFRM_SSI3_PP_bit at SSI3_PP.B3;

sfr unsigned long   volatile SSI3_CC              absolute 0x4000BFC8;
    sbit  SSI_CC_CS0_SSI3_CC_bit at SSI3_CC.B0;
    sbit  SSI_CC_CS1_SSI3_CC_bit at SSI3_CC.B1;
    sbit  SSI_CC_CS2_SSI3_CC_bit at SSI3_CC.B2;
    sbit  SSI_CC_CS3_SSI3_CC_bit at SSI3_CC.B3;

sfr unsigned long   volatile UART0_DR             absolute 0x4000C000;
    const register unsigned short int UART_DR_DATA0 = 0;
    sbit  UART_DR_DATA0_bit at UART0_DR.B0;
    const register unsigned short int UART_DR_DATA1 = 1;
    sbit  UART_DR_DATA1_bit at UART0_DR.B1;
    const register unsigned short int UART_DR_DATA2 = 2;
    sbit  UART_DR_DATA2_bit at UART0_DR.B2;
    const register unsigned short int UART_DR_DATA3 = 3;
    sbit  UART_DR_DATA3_bit at UART0_DR.B3;
    const register unsigned short int UART_DR_DATA4 = 4;
    sbit  UART_DR_DATA4_bit at UART0_DR.B4;
    const register unsigned short int UART_DR_DATA5 = 5;
    sbit  UART_DR_DATA5_bit at UART0_DR.B5;
    const register unsigned short int UART_DR_DATA6 = 6;
    sbit  UART_DR_DATA6_bit at UART0_DR.B6;
    const register unsigned short int UART_DR_DATA7 = 7;
    sbit  UART_DR_DATA7_bit at UART0_DR.B7;
    const register unsigned short int UART_DR_FE = 8;
    sbit  UART_DR_FE_bit at UART0_DR.B8;
    const register unsigned short int UART_DR_PE = 9;
    sbit  UART_DR_PE_bit at UART0_DR.B9;
    const register unsigned short int UART_DR_BE = 10;
    sbit  UART_DR_BE_bit at UART0_DR.B10;
    const register unsigned short int UART_DR_OE = 11;
    sbit  UART_DR_OE_bit at UART0_DR.B11;

sfr unsigned long   volatile UART0_RSR            absolute 0x4000C004;
    const register unsigned short int UART_RSR_FE = 0;
    sbit  UART_RSR_FE_bit at UART0_RSR.B0;
    const register unsigned short int UART_RSR_PE = 1;
    sbit  UART_RSR_PE_bit at UART0_RSR.B1;
    const register unsigned short int UART_RSR_BE = 2;
    sbit  UART_RSR_BE_bit at UART0_RSR.B2;
    const register unsigned short int UART_RSR_OE = 3;
    sbit  UART_RSR_OE_bit at UART0_RSR.B3;

sfr unsigned long   volatile UART0_ECR            absolute 0x4000C004;
    const register unsigned short int UART_ECR_DATA0 = 0;
    sbit  UART_ECR_DATA0_bit at UART0_ECR.B0;
    const register unsigned short int UART_ECR_DATA1 = 1;
    sbit  UART_ECR_DATA1_bit at UART0_ECR.B1;
    const register unsigned short int UART_ECR_DATA2 = 2;
    sbit  UART_ECR_DATA2_bit at UART0_ECR.B2;
    const register unsigned short int UART_ECR_DATA3 = 3;
    sbit  UART_ECR_DATA3_bit at UART0_ECR.B3;
    const register unsigned short int UART_ECR_DATA4 = 4;
    sbit  UART_ECR_DATA4_bit at UART0_ECR.B4;
    const register unsigned short int UART_ECR_DATA5 = 5;
    sbit  UART_ECR_DATA5_bit at UART0_ECR.B5;
    const register unsigned short int UART_ECR_DATA6 = 6;
    sbit  UART_ECR_DATA6_bit at UART0_ECR.B6;
    const register unsigned short int UART_ECR_DATA7 = 7;
    sbit  UART_ECR_DATA7_bit at UART0_ECR.B7;

sfr unsigned long   volatile UART0_FR             absolute 0x4000C018;
    const register unsigned short int UART_FR_CTS = 0;
    sbit  UART_FR_CTS_bit at UART0_FR.B0;
    const register unsigned short int UART_FR_DSR = 1;
    sbit  UART_FR_DSR_bit at UART0_FR.B1;
    const register unsigned short int UART_FR_DCD = 2;
    sbit  UART_FR_DCD_bit at UART0_FR.B2;
    const register unsigned short int UART_FR_BUSY = 3;
    sbit  UART_FR_BUSY_bit at UART0_FR.B3;
    const register unsigned short int UART_FR_RXFE = 4;
    sbit  UART_FR_RXFE_bit at UART0_FR.B4;
    const register unsigned short int UART_FR_TXFF = 5;
    sbit  UART_FR_TXFF_bit at UART0_FR.B5;
    const register unsigned short int UART_FR_RXFF = 6;
    sbit  UART_FR_RXFF_bit at UART0_FR.B6;
    const register unsigned short int UART_FR_TXFE = 7;
    sbit  UART_FR_TXFE_bit at UART0_FR.B7;
    const register unsigned short int UART_FR_RI = 8;
    sbit  UART_FR_RI_bit at UART0_FR.B8;

sfr unsigned long   volatile UART0_ILPR           absolute 0x4000C020;
    const register unsigned short int UART_ILPR_ILPDVSR0 = 0;
    sbit  UART_ILPR_ILPDVSR0_bit at UART0_ILPR.B0;
    const register unsigned short int UART_ILPR_ILPDVSR1 = 1;
    sbit  UART_ILPR_ILPDVSR1_bit at UART0_ILPR.B1;
    const register unsigned short int UART_ILPR_ILPDVSR2 = 2;
    sbit  UART_ILPR_ILPDVSR2_bit at UART0_ILPR.B2;
    const register unsigned short int UART_ILPR_ILPDVSR3 = 3;
    sbit  UART_ILPR_ILPDVSR3_bit at UART0_ILPR.B3;
    const register unsigned short int UART_ILPR_ILPDVSR4 = 4;
    sbit  UART_ILPR_ILPDVSR4_bit at UART0_ILPR.B4;
    const register unsigned short int UART_ILPR_ILPDVSR5 = 5;
    sbit  UART_ILPR_ILPDVSR5_bit at UART0_ILPR.B5;
    const register unsigned short int UART_ILPR_ILPDVSR6 = 6;
    sbit  UART_ILPR_ILPDVSR6_bit at UART0_ILPR.B6;
    const register unsigned short int UART_ILPR_ILPDVSR7 = 7;
    sbit  UART_ILPR_ILPDVSR7_bit at UART0_ILPR.B7;

sfr unsigned long   volatile UART0_IBRD           absolute 0x4000C024;
    const register unsigned short int UART_IBRD_DIVINT0 = 0;
    sbit  UART_IBRD_DIVINT0_bit at UART0_IBRD.B0;
    const register unsigned short int UART_IBRD_DIVINT1 = 1;
    sbit  UART_IBRD_DIVINT1_bit at UART0_IBRD.B1;
    const register unsigned short int UART_IBRD_DIVINT2 = 2;
    sbit  UART_IBRD_DIVINT2_bit at UART0_IBRD.B2;
    const register unsigned short int UART_IBRD_DIVINT3 = 3;
    sbit  UART_IBRD_DIVINT3_bit at UART0_IBRD.B3;
    const register unsigned short int UART_IBRD_DIVINT4 = 4;
    sbit  UART_IBRD_DIVINT4_bit at UART0_IBRD.B4;
    const register unsigned short int UART_IBRD_DIVINT5 = 5;
    sbit  UART_IBRD_DIVINT5_bit at UART0_IBRD.B5;
    const register unsigned short int UART_IBRD_DIVINT6 = 6;
    sbit  UART_IBRD_DIVINT6_bit at UART0_IBRD.B6;
    const register unsigned short int UART_IBRD_DIVINT7 = 7;
    sbit  UART_IBRD_DIVINT7_bit at UART0_IBRD.B7;
    const register unsigned short int UART_IBRD_DIVINT8 = 8;
    sbit  UART_IBRD_DIVINT8_bit at UART0_IBRD.B8;
    const register unsigned short int UART_IBRD_DIVINT9 = 9;
    sbit  UART_IBRD_DIVINT9_bit at UART0_IBRD.B9;
    const register unsigned short int UART_IBRD_DIVINT10 = 10;
    sbit  UART_IBRD_DIVINT10_bit at UART0_IBRD.B10;
    const register unsigned short int UART_IBRD_DIVINT11 = 11;
    sbit  UART_IBRD_DIVINT11_bit at UART0_IBRD.B11;
    const register unsigned short int UART_IBRD_DIVINT12 = 12;
    sbit  UART_IBRD_DIVINT12_bit at UART0_IBRD.B12;
    const register unsigned short int UART_IBRD_DIVINT13 = 13;
    sbit  UART_IBRD_DIVINT13_bit at UART0_IBRD.B13;
    const register unsigned short int UART_IBRD_DIVINT14 = 14;
    sbit  UART_IBRD_DIVINT14_bit at UART0_IBRD.B14;
    const register unsigned short int UART_IBRD_DIVINT15 = 15;
    sbit  UART_IBRD_DIVINT15_bit at UART0_IBRD.B15;

sfr unsigned long   volatile UART0_FBRD           absolute 0x4000C028;
    const register unsigned short int UART_FBRD_DIVFRAC0 = 0;
    sbit  UART_FBRD_DIVFRAC0_bit at UART0_FBRD.B0;
    const register unsigned short int UART_FBRD_DIVFRAC1 = 1;
    sbit  UART_FBRD_DIVFRAC1_bit at UART0_FBRD.B1;
    const register unsigned short int UART_FBRD_DIVFRAC2 = 2;
    sbit  UART_FBRD_DIVFRAC2_bit at UART0_FBRD.B2;
    const register unsigned short int UART_FBRD_DIVFRAC3 = 3;
    sbit  UART_FBRD_DIVFRAC3_bit at UART0_FBRD.B3;
    const register unsigned short int UART_FBRD_DIVFRAC4 = 4;
    sbit  UART_FBRD_DIVFRAC4_bit at UART0_FBRD.B4;
    const register unsigned short int UART_FBRD_DIVFRAC5 = 5;
    sbit  UART_FBRD_DIVFRAC5_bit at UART0_FBRD.B5;

sfr unsigned long   volatile UART0_LCRH           absolute 0x4000C02C;
    const register unsigned short int UART_LCRH_BRK = 0;
    sbit  UART_LCRH_BRK_bit at UART0_LCRH.B0;
    const register unsigned short int UART_LCRH_PEN = 1;
    sbit  UART_LCRH_PEN_bit at UART0_LCRH.B1;
    const register unsigned short int UART_LCRH_EPS = 2;
    sbit  UART_LCRH_EPS_bit at UART0_LCRH.B2;
    const register unsigned short int UART_LCRH_STP2 = 3;
    sbit  UART_LCRH_STP2_bit at UART0_LCRH.B3;
    const register unsigned short int UART_LCRH_FEN = 4;
    sbit  UART_LCRH_FEN_bit at UART0_LCRH.B4;
    const register unsigned short int UART_LCRH_WLEN5 = 5;
    sbit  UART_LCRH_WLEN5_bit at UART0_LCRH.B5;
    const register unsigned short int UART_LCRH_WLEN6 = 6;
    sbit  UART_LCRH_WLEN6_bit at UART0_LCRH.B6;
    const register unsigned short int UART_LCRH_SPS = 7;
    sbit  UART_LCRH_SPS_bit at UART0_LCRH.B7;

sfr unsigned long   volatile UART0_CTL            absolute 0x4000C030;
    const register unsigned short int UART_CTL_UARTEN = 0;
    sbit  UART_CTL_UARTEN_bit at UART0_CTL.B0;
    const register unsigned short int UART_CTL_SIREN = 1;
    sbit  UART_CTL_SIREN_bit at UART0_CTL.B1;
    const register unsigned short int UART_CTL_SIRLP = 2;
    sbit  UART_CTL_SIRLP_bit at UART0_CTL.B2;
    const register unsigned short int UART_CTL_SMART = 3;
    sbit  UART_CTL_SMART_bit at UART0_CTL.B3;
    const register unsigned short int UART_CTL_EOT = 4;
    sbit  UART_CTL_EOT_bit at UART0_CTL.B4;
    const register unsigned short int UART_CTL_HSE = 5;
    sbit  UART_CTL_HSE_bit at UART0_CTL.B5;
    const register unsigned short int UART_CTL_LBE = 7;
    sbit  UART_CTL_LBE_bit at UART0_CTL.B7;
    const register unsigned short int UART_CTL_TXE = 8;
    sbit  UART_CTL_TXE_bit at UART0_CTL.B8;
    const register unsigned short int UART_CTL_RXE = 9;
    sbit  UART_CTL_RXE_bit at UART0_CTL.B9;
    const register unsigned short int UART_CTL_DTR = 10;
    sbit  UART_CTL_DTR_bit at UART0_CTL.B10;
    const register unsigned short int UART_CTL_RTS = 11;
    sbit  UART_CTL_RTS_bit at UART0_CTL.B11;
    const register unsigned short int UART_CTL_RTSEN = 14;
    sbit  UART_CTL_RTSEN_bit at UART0_CTL.B14;
    const register unsigned short int UART_CTL_CTSEN = 15;
    sbit  UART_CTL_CTSEN_bit at UART0_CTL.B15;

sfr unsigned long   volatile UART0_IFLS           absolute 0x4000C034;
    const register unsigned short int UART_IFLS_TX0 = 0;
    sbit  UART_IFLS_TX0_bit at UART0_IFLS.B0;
    const register unsigned short int UART_IFLS_TX1 = 1;
    sbit  UART_IFLS_TX1_bit at UART0_IFLS.B1;
    const register unsigned short int UART_IFLS_TX2 = 2;
    sbit  UART_IFLS_TX2_bit at UART0_IFLS.B2;
    const register unsigned short int UART_IFLS_RX3 = 3;
    sbit  UART_IFLS_RX3_bit at UART0_IFLS.B3;
    const register unsigned short int UART_IFLS_RX4 = 4;
    sbit  UART_IFLS_RX4_bit at UART0_IFLS.B4;
    const register unsigned short int UART_IFLS_RX5 = 5;
    sbit  UART_IFLS_RX5_bit at UART0_IFLS.B5;

sfr unsigned long   volatile UART0_IM             absolute 0x4000C038;
    const register unsigned short int UART_IM_RIMIM = 0;
    sbit  UART_IM_RIMIM_bit at UART0_IM.B0;
    const register unsigned short int UART_IM_CTSMIM = 1;
    sbit  UART_IM_CTSMIM_bit at UART0_IM.B1;
    const register unsigned short int UART_IM_DCDMIM = 2;
    sbit  UART_IM_DCDMIM_bit at UART0_IM.B2;
    const register unsigned short int UART_IM_DSRMIM = 3;
    sbit  UART_IM_DSRMIM_bit at UART0_IM.B3;
    const register unsigned short int UART_IM_RXIM = 4;
    sbit  UART_IM_RXIM_bit at UART0_IM.B4;
    const register unsigned short int UART_IM_TXIM = 5;
    sbit  UART_IM_TXIM_bit at UART0_IM.B5;
    const register unsigned short int UART_IM_RTIM = 6;
    sbit  UART_IM_RTIM_bit at UART0_IM.B6;
    const register unsigned short int UART_IM_FEIM = 7;
    sbit  UART_IM_FEIM_bit at UART0_IM.B7;
    const register unsigned short int UART_IM_PEIM = 8;
    sbit  UART_IM_PEIM_bit at UART0_IM.B8;
    const register unsigned short int UART_IM_BEIM = 9;
    sbit  UART_IM_BEIM_bit at UART0_IM.B9;
    const register unsigned short int UART_IM_OEIM = 10;
    sbit  UART_IM_OEIM_bit at UART0_IM.B10;
    const register unsigned short int UART_IM_EOTIM = 11;
    sbit  UART_IM_EOTIM_bit at UART0_IM.B11;
    const register unsigned short int UART_IM_9BITIM = 12;
    sbit  UART_IM_9BITIM_bit at UART0_IM.B12;
    const register unsigned short int UART_IM_DMARXIM = 16;
    sbit  UART_IM_DMARXIM_bit at UART0_IM.B16;
    const register unsigned short int UART_IM_DMATXIM = 17;
    sbit  UART_IM_DMATXIM_bit at UART0_IM.B17;

sfr unsigned long   volatile UART0_RIS            absolute 0x4000C03C;
    const register unsigned short int UART_RIS_RIRIS = 0;
    sbit  UART_RIS_RIRIS_bit at UART0_RIS.B0;
    const register unsigned short int UART_RIS_CTSRIS = 1;
    sbit  UART_RIS_CTSRIS_bit at UART0_RIS.B1;
    const register unsigned short int UART_RIS_DCDRIS = 2;
    sbit  UART_RIS_DCDRIS_bit at UART0_RIS.B2;
    const register unsigned short int UART_RIS_DSRRIS = 3;
    sbit  UART_RIS_DSRRIS_bit at UART0_RIS.B3;
    const register unsigned short int UART_RIS_RXRIS = 4;
    sbit  UART_RIS_RXRIS_bit at UART0_RIS.B4;
    const register unsigned short int UART_RIS_TXRIS = 5;
    sbit  UART_RIS_TXRIS_bit at UART0_RIS.B5;
    const register unsigned short int UART_RIS_RTRIS = 6;
    sbit  UART_RIS_RTRIS_bit at UART0_RIS.B6;
    const register unsigned short int UART_RIS_FERIS = 7;
    sbit  UART_RIS_FERIS_bit at UART0_RIS.B7;
    const register unsigned short int UART_RIS_PERIS = 8;
    sbit  UART_RIS_PERIS_bit at UART0_RIS.B8;
    const register unsigned short int UART_RIS_BERIS = 9;
    sbit  UART_RIS_BERIS_bit at UART0_RIS.B9;
    const register unsigned short int UART_RIS_OERIS = 10;
    sbit  UART_RIS_OERIS_bit at UART0_RIS.B10;
    const register unsigned short int UART_RIS_EOTRIS = 11;
    sbit  UART_RIS_EOTRIS_bit at UART0_RIS.B11;
    const register unsigned short int UART_RIS_9BITRIS = 12;
    sbit  UART_RIS_9BITRIS_bit at UART0_RIS.B12;
    const register unsigned short int UART_RIS_DMARXRIS = 16;
    sbit  UART_RIS_DMARXRIS_bit at UART0_RIS.B16;
    const register unsigned short int UART_RIS_DMATXRIS = 17;
    sbit  UART_RIS_DMATXRIS_bit at UART0_RIS.B17;

sfr unsigned long   volatile UART0_MIS            absolute 0x4000C040;
    const register unsigned short int UART_MIS_RIMIS = 0;
    sbit  UART_MIS_RIMIS_bit at UART0_MIS.B0;
    const register unsigned short int UART_MIS_CTSMIS = 1;
    sbit  UART_MIS_CTSMIS_bit at UART0_MIS.B1;
    const register unsigned short int UART_MIS_DCDMIS = 2;
    sbit  UART_MIS_DCDMIS_bit at UART0_MIS.B2;
    const register unsigned short int UART_MIS_DSRMIS = 3;
    sbit  UART_MIS_DSRMIS_bit at UART0_MIS.B3;
    const register unsigned short int UART_MIS_RXMIS = 4;
    sbit  UART_MIS_RXMIS_bit at UART0_MIS.B4;
    const register unsigned short int UART_MIS_TXMIS = 5;
    sbit  UART_MIS_TXMIS_bit at UART0_MIS.B5;
    const register unsigned short int UART_MIS_RTMIS = 6;
    sbit  UART_MIS_RTMIS_bit at UART0_MIS.B6;
    const register unsigned short int UART_MIS_FEMIS = 7;
    sbit  UART_MIS_FEMIS_bit at UART0_MIS.B7;
    const register unsigned short int UART_MIS_PEMIS = 8;
    sbit  UART_MIS_PEMIS_bit at UART0_MIS.B8;
    const register unsigned short int UART_MIS_BEMIS = 9;
    sbit  UART_MIS_BEMIS_bit at UART0_MIS.B9;
    const register unsigned short int UART_MIS_OEMIS = 10;
    sbit  UART_MIS_OEMIS_bit at UART0_MIS.B10;
    const register unsigned short int UART_MIS_EOTMIS = 11;
    sbit  UART_MIS_EOTMIS_bit at UART0_MIS.B11;
    const register unsigned short int UART_MIS_9BITMIS = 12;
    sbit  UART_MIS_9BITMIS_bit at UART0_MIS.B12;
    const register unsigned short int UART_MIS_DMARXMIS = 16;
    sbit  UART_MIS_DMARXMIS_bit at UART0_MIS.B16;
    const register unsigned short int UART_MIS_DMATXMIS = 17;
    sbit  UART_MIS_DMATXMIS_bit at UART0_MIS.B17;

sfr unsigned long   volatile UART0_ICR            absolute 0x4000C044;
    const register unsigned short int UART_ICR_RIMIC = 0;
    sbit  UART_ICR_RIMIC_bit at UART0_ICR.B0;
    const register unsigned short int UART_ICR_CTSMIC = 1;
    sbit  UART_ICR_CTSMIC_bit at UART0_ICR.B1;
    const register unsigned short int UART_ICR_DCDMIC = 2;
    sbit  UART_ICR_DCDMIC_bit at UART0_ICR.B2;
    const register unsigned short int UART_ICR_DSRMIC = 3;
    sbit  UART_ICR_DSRMIC_bit at UART0_ICR.B3;
    const register unsigned short int UART_ICR_RXIC = 4;
    sbit  UART_ICR_RXIC_bit at UART0_ICR.B4;
    const register unsigned short int UART_ICR_TXIC = 5;
    sbit  UART_ICR_TXIC_bit at UART0_ICR.B5;
    const register unsigned short int UART_ICR_RTIC = 6;
    sbit  UART_ICR_RTIC_bit at UART0_ICR.B6;
    const register unsigned short int UART_ICR_FEIC = 7;
    sbit  UART_ICR_FEIC_bit at UART0_ICR.B7;
    const register unsigned short int UART_ICR_PEIC = 8;
    sbit  UART_ICR_PEIC_bit at UART0_ICR.B8;
    const register unsigned short int UART_ICR_BEIC = 9;
    sbit  UART_ICR_BEIC_bit at UART0_ICR.B9;
    const register unsigned short int UART_ICR_OEIC = 10;
    sbit  UART_ICR_OEIC_bit at UART0_ICR.B10;
    const register unsigned short int UART_ICR_EOTIC = 11;
    sbit  UART_ICR_EOTIC_bit at UART0_ICR.B11;
    const register unsigned short int UART_ICR_9BITIC = 12;
    sbit  UART_ICR_9BITIC_bit at UART0_ICR.B12;
    const register unsigned short int UART_ICR_DMARXIC = 16;
    sbit  UART_ICR_DMARXIC_bit at UART0_ICR.B16;
    const register unsigned short int UART_ICR_DMATXIC = 17;
    sbit  UART_ICR_DMATXIC_bit at UART0_ICR.B17;

sfr unsigned long   volatile UART0_DMACTL         absolute 0x4000C048;
    const register unsigned short int UART_DMACTL_RXDMAE = 0;
    sbit  UART_DMACTL_RXDMAE_bit at UART0_DMACTL.B0;
    const register unsigned short int UART_DMACTL_TXDMAE = 1;
    sbit  UART_DMACTL_TXDMAE_bit at UART0_DMACTL.B1;
    const register unsigned short int UART_DMACTL_DMAERR = 2;
    sbit  UART_DMACTL_DMAERR_bit at UART0_DMACTL.B2;

sfr unsigned long   volatile UART0__9BITADDR      absolute 0x4000C0A4;
    const register unsigned short int UART_9BITADDR_ADDR0 = 0;
    sbit  UART_9BITADDR_ADDR0_bit at UART0__9BITADDR.B0;
    const register unsigned short int UART_9BITADDR_ADDR1 = 1;
    sbit  UART_9BITADDR_ADDR1_bit at UART0__9BITADDR.B1;
    const register unsigned short int UART_9BITADDR_ADDR2 = 2;
    sbit  UART_9BITADDR_ADDR2_bit at UART0__9BITADDR.B2;
    const register unsigned short int UART_9BITADDR_ADDR3 = 3;
    sbit  UART_9BITADDR_ADDR3_bit at UART0__9BITADDR.B3;
    const register unsigned short int UART_9BITADDR_ADDR4 = 4;
    sbit  UART_9BITADDR_ADDR4_bit at UART0__9BITADDR.B4;
    const register unsigned short int UART_9BITADDR_ADDR5 = 5;
    sbit  UART_9BITADDR_ADDR5_bit at UART0__9BITADDR.B5;
    const register unsigned short int UART_9BITADDR_ADDR6 = 6;
    sbit  UART_9BITADDR_ADDR6_bit at UART0__9BITADDR.B6;
    const register unsigned short int UART_9BITADDR_ADDR7 = 7;
    sbit  UART_9BITADDR_ADDR7_bit at UART0__9BITADDR.B7;
    const register unsigned short int UART_9BITADDR_9BITEN = 15;
    sbit  UART_9BITADDR_9BITEN_bit at UART0__9BITADDR.B15;

sfr unsigned long   volatile UART0__9BITAMASK     absolute 0x4000C0A8;
    const register unsigned short int UART_9BITAMASK_MASK0 = 0;
    sbit  UART_9BITAMASK_MASK0_bit at UART0__9BITAMASK.B0;
    const register unsigned short int UART_9BITAMASK_MASK1 = 1;
    sbit  UART_9BITAMASK_MASK1_bit at UART0__9BITAMASK.B1;
    const register unsigned short int UART_9BITAMASK_MASK2 = 2;
    sbit  UART_9BITAMASK_MASK2_bit at UART0__9BITAMASK.B2;
    const register unsigned short int UART_9BITAMASK_MASK3 = 3;
    sbit  UART_9BITAMASK_MASK3_bit at UART0__9BITAMASK.B3;
    const register unsigned short int UART_9BITAMASK_MASK4 = 4;
    sbit  UART_9BITAMASK_MASK4_bit at UART0__9BITAMASK.B4;
    const register unsigned short int UART_9BITAMASK_MASK5 = 5;
    sbit  UART_9BITAMASK_MASK5_bit at UART0__9BITAMASK.B5;
    const register unsigned short int UART_9BITAMASK_MASK6 = 6;
    sbit  UART_9BITAMASK_MASK6_bit at UART0__9BITAMASK.B6;
    const register unsigned short int UART_9BITAMASK_MASK7 = 7;
    sbit  UART_9BITAMASK_MASK7_bit at UART0__9BITAMASK.B7;

sfr unsigned long   volatile UART0_PP             absolute 0x4000CFC0;
    const register unsigned short int UART_PP_SC = 0;
    sbit  UART_PP_SC_bit at UART0_PP.B0;
    const register unsigned short int UART_PP_NB = 1;
    sbit  UART_PP_NB_bit at UART0_PP.B1;
    const register unsigned short int UART_PP_MS = 2;
    sbit  UART_PP_MS_bit at UART0_PP.B2;
    const register unsigned short int UART_PP_MSE = 3;
    sbit  UART_PP_MSE_bit at UART0_PP.B3;

sfr unsigned long   volatile UART0_CC             absolute 0x4000CFC8;
    const register unsigned short int UART_CC_CS0 = 0;
    sbit  UART_CC_CS0_bit at UART0_CC.B0;
    const register unsigned short int UART_CC_CS1 = 1;
    sbit  UART_CC_CS1_bit at UART0_CC.B1;
    const register unsigned short int UART_CC_CS2 = 2;
    sbit  UART_CC_CS2_bit at UART0_CC.B2;
    const register unsigned short int UART_CC_CS3 = 3;
    sbit  UART_CC_CS3_bit at UART0_CC.B3;

sfr unsigned long   volatile UART1_DR             absolute 0x4000D000;
    sbit  UART_DR_DATA0_UART1_DR_bit at UART1_DR.B0;
    sbit  UART_DR_DATA1_UART1_DR_bit at UART1_DR.B1;
    sbit  UART_DR_DATA2_UART1_DR_bit at UART1_DR.B2;
    sbit  UART_DR_DATA3_UART1_DR_bit at UART1_DR.B3;
    sbit  UART_DR_DATA4_UART1_DR_bit at UART1_DR.B4;
    sbit  UART_DR_DATA5_UART1_DR_bit at UART1_DR.B5;
    sbit  UART_DR_DATA6_UART1_DR_bit at UART1_DR.B6;
    sbit  UART_DR_DATA7_UART1_DR_bit at UART1_DR.B7;
    sbit  UART_DR_FE_UART1_DR_bit at UART1_DR.B8;
    sbit  UART_DR_PE_UART1_DR_bit at UART1_DR.B9;
    sbit  UART_DR_BE_UART1_DR_bit at UART1_DR.B10;
    sbit  UART_DR_OE_UART1_DR_bit at UART1_DR.B11;

sfr unsigned long   volatile UART1_RSR            absolute 0x4000D004;
    sbit  UART_RSR_FE_UART1_RSR_bit at UART1_RSR.B0;
    sbit  UART_RSR_PE_UART1_RSR_bit at UART1_RSR.B1;
    sbit  UART_RSR_BE_UART1_RSR_bit at UART1_RSR.B2;
    sbit  UART_RSR_OE_UART1_RSR_bit at UART1_RSR.B3;

sfr unsigned long   volatile UART1_ECR            absolute 0x4000D004;
    sbit  UART_ECR_DATA0_UART1_ECR_bit at UART1_ECR.B0;
    sbit  UART_ECR_DATA1_UART1_ECR_bit at UART1_ECR.B1;
    sbit  UART_ECR_DATA2_UART1_ECR_bit at UART1_ECR.B2;
    sbit  UART_ECR_DATA3_UART1_ECR_bit at UART1_ECR.B3;
    sbit  UART_ECR_DATA4_UART1_ECR_bit at UART1_ECR.B4;
    sbit  UART_ECR_DATA5_UART1_ECR_bit at UART1_ECR.B5;
    sbit  UART_ECR_DATA6_UART1_ECR_bit at UART1_ECR.B6;
    sbit  UART_ECR_DATA7_UART1_ECR_bit at UART1_ECR.B7;

sfr unsigned long   volatile UART1_FR             absolute 0x4000D018;
    sbit  UART_FR_CTS_UART1_FR_bit at UART1_FR.B0;
    sbit  UART_FR_DSR_UART1_FR_bit at UART1_FR.B1;
    sbit  UART_FR_DCD_UART1_FR_bit at UART1_FR.B2;
    sbit  UART_FR_BUSY_UART1_FR_bit at UART1_FR.B3;
    sbit  UART_FR_RXFE_UART1_FR_bit at UART1_FR.B4;
    sbit  UART_FR_TXFF_UART1_FR_bit at UART1_FR.B5;
    sbit  UART_FR_RXFF_UART1_FR_bit at UART1_FR.B6;
    sbit  UART_FR_TXFE_UART1_FR_bit at UART1_FR.B7;
    sbit  UART_FR_RI_UART1_FR_bit at UART1_FR.B8;

sfr unsigned long   volatile UART1_ILPR           absolute 0x4000D020;
    sbit  UART_ILPR_ILPDVSR0_UART1_ILPR_bit at UART1_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART1_ILPR_bit at UART1_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART1_ILPR_bit at UART1_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART1_ILPR_bit at UART1_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART1_ILPR_bit at UART1_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART1_ILPR_bit at UART1_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART1_ILPR_bit at UART1_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART1_ILPR_bit at UART1_ILPR.B7;

sfr unsigned long   volatile UART1_IBRD           absolute 0x4000D024;
    sbit  UART_IBRD_DIVINT0_UART1_IBRD_bit at UART1_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART1_IBRD_bit at UART1_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART1_IBRD_bit at UART1_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART1_IBRD_bit at UART1_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART1_IBRD_bit at UART1_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART1_IBRD_bit at UART1_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART1_IBRD_bit at UART1_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART1_IBRD_bit at UART1_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART1_IBRD_bit at UART1_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART1_IBRD_bit at UART1_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART1_IBRD_bit at UART1_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART1_IBRD_bit at UART1_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART1_IBRD_bit at UART1_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART1_IBRD_bit at UART1_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART1_IBRD_bit at UART1_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART1_IBRD_bit at UART1_IBRD.B15;

sfr unsigned long   volatile UART1_FBRD           absolute 0x4000D028;
    sbit  UART_FBRD_DIVFRAC0_UART1_FBRD_bit at UART1_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART1_FBRD_bit at UART1_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART1_FBRD_bit at UART1_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART1_FBRD_bit at UART1_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART1_FBRD_bit at UART1_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART1_FBRD_bit at UART1_FBRD.B5;

sfr unsigned long   volatile UART1_LCRH           absolute 0x4000D02C;
    sbit  UART_LCRH_BRK_UART1_LCRH_bit at UART1_LCRH.B0;
    sbit  UART_LCRH_PEN_UART1_LCRH_bit at UART1_LCRH.B1;
    sbit  UART_LCRH_EPS_UART1_LCRH_bit at UART1_LCRH.B2;
    sbit  UART_LCRH_STP2_UART1_LCRH_bit at UART1_LCRH.B3;
    sbit  UART_LCRH_FEN_UART1_LCRH_bit at UART1_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART1_LCRH_bit at UART1_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART1_LCRH_bit at UART1_LCRH.B6;
    sbit  UART_LCRH_SPS_UART1_LCRH_bit at UART1_LCRH.B7;

sfr unsigned long   volatile UART1_CTL            absolute 0x4000D030;
    sbit  UART_CTL_UARTEN_UART1_CTL_bit at UART1_CTL.B0;
    sbit  UART_CTL_SIREN_UART1_CTL_bit at UART1_CTL.B1;
    sbit  UART_CTL_SIRLP_UART1_CTL_bit at UART1_CTL.B2;
    sbit  UART_CTL_SMART_UART1_CTL_bit at UART1_CTL.B3;
    sbit  UART_CTL_EOT_UART1_CTL_bit at UART1_CTL.B4;
    sbit  UART_CTL_HSE_UART1_CTL_bit at UART1_CTL.B5;
    sbit  UART_CTL_LBE_UART1_CTL_bit at UART1_CTL.B7;
    sbit  UART_CTL_TXE_UART1_CTL_bit at UART1_CTL.B8;
    sbit  UART_CTL_RXE_UART1_CTL_bit at UART1_CTL.B9;
    sbit  UART_CTL_DTR_UART1_CTL_bit at UART1_CTL.B10;
    sbit  UART_CTL_RTS_UART1_CTL_bit at UART1_CTL.B11;
    sbit  UART_CTL_RTSEN_UART1_CTL_bit at UART1_CTL.B14;
    sbit  UART_CTL_CTSEN_UART1_CTL_bit at UART1_CTL.B15;

sfr unsigned long   volatile UART1_IFLS           absolute 0x4000D034;
    sbit  UART_IFLS_TX0_UART1_IFLS_bit at UART1_IFLS.B0;
    sbit  UART_IFLS_TX1_UART1_IFLS_bit at UART1_IFLS.B1;
    sbit  UART_IFLS_TX2_UART1_IFLS_bit at UART1_IFLS.B2;
    sbit  UART_IFLS_RX3_UART1_IFLS_bit at UART1_IFLS.B3;
    sbit  UART_IFLS_RX4_UART1_IFLS_bit at UART1_IFLS.B4;
    sbit  UART_IFLS_RX5_UART1_IFLS_bit at UART1_IFLS.B5;

sfr unsigned long   volatile UART1_IM             absolute 0x4000D038;
    sbit  UART_IM_RIMIM_UART1_IM_bit at UART1_IM.B0;
    sbit  UART_IM_CTSMIM_UART1_IM_bit at UART1_IM.B1;
    sbit  UART_IM_DCDMIM_UART1_IM_bit at UART1_IM.B2;
    sbit  UART_IM_DSRMIM_UART1_IM_bit at UART1_IM.B3;
    sbit  UART_IM_RXIM_UART1_IM_bit at UART1_IM.B4;
    sbit  UART_IM_TXIM_UART1_IM_bit at UART1_IM.B5;
    sbit  UART_IM_RTIM_UART1_IM_bit at UART1_IM.B6;
    sbit  UART_IM_FEIM_UART1_IM_bit at UART1_IM.B7;
    sbit  UART_IM_PEIM_UART1_IM_bit at UART1_IM.B8;
    sbit  UART_IM_BEIM_UART1_IM_bit at UART1_IM.B9;
    sbit  UART_IM_OEIM_UART1_IM_bit at UART1_IM.B10;
    sbit  UART_IM_EOTIM_UART1_IM_bit at UART1_IM.B11;
    sbit  UART_IM_9BITIM_UART1_IM_bit at UART1_IM.B12;
    sbit  UART_IM_DMARXIM_UART1_IM_bit at UART1_IM.B16;
    sbit  UART_IM_DMATXIM_UART1_IM_bit at UART1_IM.B17;

sfr unsigned long   volatile UART1_RIS            absolute 0x4000D03C;
    sbit  UART_RIS_RIRIS_UART1_RIS_bit at UART1_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART1_RIS_bit at UART1_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART1_RIS_bit at UART1_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART1_RIS_bit at UART1_RIS.B3;
    sbit  UART_RIS_RXRIS_UART1_RIS_bit at UART1_RIS.B4;
    sbit  UART_RIS_TXRIS_UART1_RIS_bit at UART1_RIS.B5;
    sbit  UART_RIS_RTRIS_UART1_RIS_bit at UART1_RIS.B6;
    sbit  UART_RIS_FERIS_UART1_RIS_bit at UART1_RIS.B7;
    sbit  UART_RIS_PERIS_UART1_RIS_bit at UART1_RIS.B8;
    sbit  UART_RIS_BERIS_UART1_RIS_bit at UART1_RIS.B9;
    sbit  UART_RIS_OERIS_UART1_RIS_bit at UART1_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART1_RIS_bit at UART1_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART1_RIS_bit at UART1_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART1_RIS_bit at UART1_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART1_RIS_bit at UART1_RIS.B17;

sfr unsigned long   volatile UART1_MIS            absolute 0x4000D040;
    sbit  UART_MIS_RIMIS_UART1_MIS_bit at UART1_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART1_MIS_bit at UART1_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART1_MIS_bit at UART1_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART1_MIS_bit at UART1_MIS.B3;
    sbit  UART_MIS_RXMIS_UART1_MIS_bit at UART1_MIS.B4;
    sbit  UART_MIS_TXMIS_UART1_MIS_bit at UART1_MIS.B5;
    sbit  UART_MIS_RTMIS_UART1_MIS_bit at UART1_MIS.B6;
    sbit  UART_MIS_FEMIS_UART1_MIS_bit at UART1_MIS.B7;
    sbit  UART_MIS_PEMIS_UART1_MIS_bit at UART1_MIS.B8;
    sbit  UART_MIS_BEMIS_UART1_MIS_bit at UART1_MIS.B9;
    sbit  UART_MIS_OEMIS_UART1_MIS_bit at UART1_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART1_MIS_bit at UART1_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART1_MIS_bit at UART1_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART1_MIS_bit at UART1_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART1_MIS_bit at UART1_MIS.B17;

sfr unsigned long   volatile UART1_ICR            absolute 0x4000D044;
    sbit  UART_ICR_RIMIC_UART1_ICR_bit at UART1_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART1_ICR_bit at UART1_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART1_ICR_bit at UART1_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART1_ICR_bit at UART1_ICR.B3;
    sbit  UART_ICR_RXIC_UART1_ICR_bit at UART1_ICR.B4;
    sbit  UART_ICR_TXIC_UART1_ICR_bit at UART1_ICR.B5;
    sbit  UART_ICR_RTIC_UART1_ICR_bit at UART1_ICR.B6;
    sbit  UART_ICR_FEIC_UART1_ICR_bit at UART1_ICR.B7;
    sbit  UART_ICR_PEIC_UART1_ICR_bit at UART1_ICR.B8;
    sbit  UART_ICR_BEIC_UART1_ICR_bit at UART1_ICR.B9;
    sbit  UART_ICR_OEIC_UART1_ICR_bit at UART1_ICR.B10;
    sbit  UART_ICR_EOTIC_UART1_ICR_bit at UART1_ICR.B11;
    sbit  UART_ICR_9BITIC_UART1_ICR_bit at UART1_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART1_ICR_bit at UART1_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART1_ICR_bit at UART1_ICR.B17;

sfr unsigned long   volatile UART1_DMACTL         absolute 0x4000D048;
    sbit  UART_DMACTL_RXDMAE_UART1_DMACTL_bit at UART1_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART1_DMACTL_bit at UART1_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART1_DMACTL_bit at UART1_DMACTL.B2;

sfr unsigned long   volatile UART1__9BITADDR      absolute 0x4000D0A4;
    sbit  UART_9BITADDR_ADDR0_UART1__9BITADDR_bit at UART1__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART1__9BITADDR_bit at UART1__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART1__9BITADDR_bit at UART1__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART1__9BITADDR_bit at UART1__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART1__9BITADDR_bit at UART1__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART1__9BITADDR_bit at UART1__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART1__9BITADDR_bit at UART1__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART1__9BITADDR_bit at UART1__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART1__9BITADDR_bit at UART1__9BITADDR.B15;

sfr unsigned long   volatile UART1__9BITAMASK     absolute 0x4000D0A8;
    sbit  UART_9BITAMASK_MASK0_UART1__9BITAMASK_bit at UART1__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART1__9BITAMASK_bit at UART1__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART1__9BITAMASK_bit at UART1__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART1__9BITAMASK_bit at UART1__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART1__9BITAMASK_bit at UART1__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART1__9BITAMASK_bit at UART1__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART1__9BITAMASK_bit at UART1__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART1__9BITAMASK_bit at UART1__9BITAMASK.B7;

sfr unsigned long   volatile UART1_PP             absolute 0x4000DFC0;
    sbit  UART_PP_SC_UART1_PP_bit at UART1_PP.B0;
    sbit  UART_PP_NB_UART1_PP_bit at UART1_PP.B1;
    sbit  UART_PP_MS_UART1_PP_bit at UART1_PP.B2;
    sbit  UART_PP_MSE_UART1_PP_bit at UART1_PP.B3;

sfr unsigned long   volatile UART1_CC             absolute 0x4000DFC8;
    sbit  UART_CC_CS0_UART1_CC_bit at UART1_CC.B0;
    sbit  UART_CC_CS1_UART1_CC_bit at UART1_CC.B1;
    sbit  UART_CC_CS2_UART1_CC_bit at UART1_CC.B2;
    sbit  UART_CC_CS3_UART1_CC_bit at UART1_CC.B3;

sfr unsigned long   volatile UART2_DR             absolute 0x4000E000;
    sbit  UART_DR_DATA0_UART2_DR_bit at UART2_DR.B0;
    sbit  UART_DR_DATA1_UART2_DR_bit at UART2_DR.B1;
    sbit  UART_DR_DATA2_UART2_DR_bit at UART2_DR.B2;
    sbit  UART_DR_DATA3_UART2_DR_bit at UART2_DR.B3;
    sbit  UART_DR_DATA4_UART2_DR_bit at UART2_DR.B4;
    sbit  UART_DR_DATA5_UART2_DR_bit at UART2_DR.B5;
    sbit  UART_DR_DATA6_UART2_DR_bit at UART2_DR.B6;
    sbit  UART_DR_DATA7_UART2_DR_bit at UART2_DR.B7;
    sbit  UART_DR_FE_UART2_DR_bit at UART2_DR.B8;
    sbit  UART_DR_PE_UART2_DR_bit at UART2_DR.B9;
    sbit  UART_DR_BE_UART2_DR_bit at UART2_DR.B10;
    sbit  UART_DR_OE_UART2_DR_bit at UART2_DR.B11;

sfr unsigned long   volatile UART2_RSR            absolute 0x4000E004;
    sbit  UART_RSR_FE_UART2_RSR_bit at UART2_RSR.B0;
    sbit  UART_RSR_PE_UART2_RSR_bit at UART2_RSR.B1;
    sbit  UART_RSR_BE_UART2_RSR_bit at UART2_RSR.B2;
    sbit  UART_RSR_OE_UART2_RSR_bit at UART2_RSR.B3;

sfr unsigned long   volatile UART2_ECR            absolute 0x4000E004;
    sbit  UART_ECR_DATA0_UART2_ECR_bit at UART2_ECR.B0;
    sbit  UART_ECR_DATA1_UART2_ECR_bit at UART2_ECR.B1;
    sbit  UART_ECR_DATA2_UART2_ECR_bit at UART2_ECR.B2;
    sbit  UART_ECR_DATA3_UART2_ECR_bit at UART2_ECR.B3;
    sbit  UART_ECR_DATA4_UART2_ECR_bit at UART2_ECR.B4;
    sbit  UART_ECR_DATA5_UART2_ECR_bit at UART2_ECR.B5;
    sbit  UART_ECR_DATA6_UART2_ECR_bit at UART2_ECR.B6;
    sbit  UART_ECR_DATA7_UART2_ECR_bit at UART2_ECR.B7;

sfr unsigned long   volatile UART2_FR             absolute 0x4000E018;
    sbit  UART_FR_CTS_UART2_FR_bit at UART2_FR.B0;
    sbit  UART_FR_DSR_UART2_FR_bit at UART2_FR.B1;
    sbit  UART_FR_DCD_UART2_FR_bit at UART2_FR.B2;
    sbit  UART_FR_BUSY_UART2_FR_bit at UART2_FR.B3;
    sbit  UART_FR_RXFE_UART2_FR_bit at UART2_FR.B4;
    sbit  UART_FR_TXFF_UART2_FR_bit at UART2_FR.B5;
    sbit  UART_FR_RXFF_UART2_FR_bit at UART2_FR.B6;
    sbit  UART_FR_TXFE_UART2_FR_bit at UART2_FR.B7;
    sbit  UART_FR_RI_UART2_FR_bit at UART2_FR.B8;

sfr unsigned long   volatile UART2_ILPR           absolute 0x4000E020;
    sbit  UART_ILPR_ILPDVSR0_UART2_ILPR_bit at UART2_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART2_ILPR_bit at UART2_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART2_ILPR_bit at UART2_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART2_ILPR_bit at UART2_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART2_ILPR_bit at UART2_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART2_ILPR_bit at UART2_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART2_ILPR_bit at UART2_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART2_ILPR_bit at UART2_ILPR.B7;

sfr unsigned long   volatile UART2_IBRD           absolute 0x4000E024;
    sbit  UART_IBRD_DIVINT0_UART2_IBRD_bit at UART2_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART2_IBRD_bit at UART2_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART2_IBRD_bit at UART2_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART2_IBRD_bit at UART2_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART2_IBRD_bit at UART2_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART2_IBRD_bit at UART2_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART2_IBRD_bit at UART2_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART2_IBRD_bit at UART2_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART2_IBRD_bit at UART2_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART2_IBRD_bit at UART2_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART2_IBRD_bit at UART2_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART2_IBRD_bit at UART2_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART2_IBRD_bit at UART2_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART2_IBRD_bit at UART2_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART2_IBRD_bit at UART2_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART2_IBRD_bit at UART2_IBRD.B15;

sfr unsigned long   volatile UART2_FBRD           absolute 0x4000E028;
    sbit  UART_FBRD_DIVFRAC0_UART2_FBRD_bit at UART2_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART2_FBRD_bit at UART2_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART2_FBRD_bit at UART2_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART2_FBRD_bit at UART2_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART2_FBRD_bit at UART2_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART2_FBRD_bit at UART2_FBRD.B5;

sfr unsigned long   volatile UART2_LCRH           absolute 0x4000E02C;
    sbit  UART_LCRH_BRK_UART2_LCRH_bit at UART2_LCRH.B0;
    sbit  UART_LCRH_PEN_UART2_LCRH_bit at UART2_LCRH.B1;
    sbit  UART_LCRH_EPS_UART2_LCRH_bit at UART2_LCRH.B2;
    sbit  UART_LCRH_STP2_UART2_LCRH_bit at UART2_LCRH.B3;
    sbit  UART_LCRH_FEN_UART2_LCRH_bit at UART2_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART2_LCRH_bit at UART2_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART2_LCRH_bit at UART2_LCRH.B6;
    sbit  UART_LCRH_SPS_UART2_LCRH_bit at UART2_LCRH.B7;

sfr unsigned long   volatile UART2_CTL            absolute 0x4000E030;
    sbit  UART_CTL_UARTEN_UART2_CTL_bit at UART2_CTL.B0;
    sbit  UART_CTL_SIREN_UART2_CTL_bit at UART2_CTL.B1;
    sbit  UART_CTL_SIRLP_UART2_CTL_bit at UART2_CTL.B2;
    sbit  UART_CTL_SMART_UART2_CTL_bit at UART2_CTL.B3;
    sbit  UART_CTL_EOT_UART2_CTL_bit at UART2_CTL.B4;
    sbit  UART_CTL_HSE_UART2_CTL_bit at UART2_CTL.B5;
    sbit  UART_CTL_LBE_UART2_CTL_bit at UART2_CTL.B7;
    sbit  UART_CTL_TXE_UART2_CTL_bit at UART2_CTL.B8;
    sbit  UART_CTL_RXE_UART2_CTL_bit at UART2_CTL.B9;
    sbit  UART_CTL_DTR_UART2_CTL_bit at UART2_CTL.B10;
    sbit  UART_CTL_RTS_UART2_CTL_bit at UART2_CTL.B11;
    sbit  UART_CTL_RTSEN_UART2_CTL_bit at UART2_CTL.B14;
    sbit  UART_CTL_CTSEN_UART2_CTL_bit at UART2_CTL.B15;

sfr unsigned long   volatile UART2_IFLS           absolute 0x4000E034;
    sbit  UART_IFLS_TX0_UART2_IFLS_bit at UART2_IFLS.B0;
    sbit  UART_IFLS_TX1_UART2_IFLS_bit at UART2_IFLS.B1;
    sbit  UART_IFLS_TX2_UART2_IFLS_bit at UART2_IFLS.B2;
    sbit  UART_IFLS_RX3_UART2_IFLS_bit at UART2_IFLS.B3;
    sbit  UART_IFLS_RX4_UART2_IFLS_bit at UART2_IFLS.B4;
    sbit  UART_IFLS_RX5_UART2_IFLS_bit at UART2_IFLS.B5;

sfr unsigned long   volatile UART2_IM             absolute 0x4000E038;
    sbit  UART_IM_RIMIM_UART2_IM_bit at UART2_IM.B0;
    sbit  UART_IM_CTSMIM_UART2_IM_bit at UART2_IM.B1;
    sbit  UART_IM_DCDMIM_UART2_IM_bit at UART2_IM.B2;
    sbit  UART_IM_DSRMIM_UART2_IM_bit at UART2_IM.B3;
    sbit  UART_IM_RXIM_UART2_IM_bit at UART2_IM.B4;
    sbit  UART_IM_TXIM_UART2_IM_bit at UART2_IM.B5;
    sbit  UART_IM_RTIM_UART2_IM_bit at UART2_IM.B6;
    sbit  UART_IM_FEIM_UART2_IM_bit at UART2_IM.B7;
    sbit  UART_IM_PEIM_UART2_IM_bit at UART2_IM.B8;
    sbit  UART_IM_BEIM_UART2_IM_bit at UART2_IM.B9;
    sbit  UART_IM_OEIM_UART2_IM_bit at UART2_IM.B10;
    sbit  UART_IM_EOTIM_UART2_IM_bit at UART2_IM.B11;
    sbit  UART_IM_9BITIM_UART2_IM_bit at UART2_IM.B12;
    sbit  UART_IM_DMARXIM_UART2_IM_bit at UART2_IM.B16;
    sbit  UART_IM_DMATXIM_UART2_IM_bit at UART2_IM.B17;

sfr unsigned long   volatile UART2_RIS            absolute 0x4000E03C;
    sbit  UART_RIS_RIRIS_UART2_RIS_bit at UART2_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART2_RIS_bit at UART2_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART2_RIS_bit at UART2_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART2_RIS_bit at UART2_RIS.B3;
    sbit  UART_RIS_RXRIS_UART2_RIS_bit at UART2_RIS.B4;
    sbit  UART_RIS_TXRIS_UART2_RIS_bit at UART2_RIS.B5;
    sbit  UART_RIS_RTRIS_UART2_RIS_bit at UART2_RIS.B6;
    sbit  UART_RIS_FERIS_UART2_RIS_bit at UART2_RIS.B7;
    sbit  UART_RIS_PERIS_UART2_RIS_bit at UART2_RIS.B8;
    sbit  UART_RIS_BERIS_UART2_RIS_bit at UART2_RIS.B9;
    sbit  UART_RIS_OERIS_UART2_RIS_bit at UART2_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART2_RIS_bit at UART2_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART2_RIS_bit at UART2_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART2_RIS_bit at UART2_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART2_RIS_bit at UART2_RIS.B17;

sfr unsigned long   volatile UART2_MIS            absolute 0x4000E040;
    sbit  UART_MIS_RIMIS_UART2_MIS_bit at UART2_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART2_MIS_bit at UART2_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART2_MIS_bit at UART2_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART2_MIS_bit at UART2_MIS.B3;
    sbit  UART_MIS_RXMIS_UART2_MIS_bit at UART2_MIS.B4;
    sbit  UART_MIS_TXMIS_UART2_MIS_bit at UART2_MIS.B5;
    sbit  UART_MIS_RTMIS_UART2_MIS_bit at UART2_MIS.B6;
    sbit  UART_MIS_FEMIS_UART2_MIS_bit at UART2_MIS.B7;
    sbit  UART_MIS_PEMIS_UART2_MIS_bit at UART2_MIS.B8;
    sbit  UART_MIS_BEMIS_UART2_MIS_bit at UART2_MIS.B9;
    sbit  UART_MIS_OEMIS_UART2_MIS_bit at UART2_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART2_MIS_bit at UART2_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART2_MIS_bit at UART2_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART2_MIS_bit at UART2_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART2_MIS_bit at UART2_MIS.B17;

sfr unsigned long   volatile UART2_ICR            absolute 0x4000E044;
    sbit  UART_ICR_RIMIC_UART2_ICR_bit at UART2_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART2_ICR_bit at UART2_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART2_ICR_bit at UART2_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART2_ICR_bit at UART2_ICR.B3;
    sbit  UART_ICR_RXIC_UART2_ICR_bit at UART2_ICR.B4;
    sbit  UART_ICR_TXIC_UART2_ICR_bit at UART2_ICR.B5;
    sbit  UART_ICR_RTIC_UART2_ICR_bit at UART2_ICR.B6;
    sbit  UART_ICR_FEIC_UART2_ICR_bit at UART2_ICR.B7;
    sbit  UART_ICR_PEIC_UART2_ICR_bit at UART2_ICR.B8;
    sbit  UART_ICR_BEIC_UART2_ICR_bit at UART2_ICR.B9;
    sbit  UART_ICR_OEIC_UART2_ICR_bit at UART2_ICR.B10;
    sbit  UART_ICR_EOTIC_UART2_ICR_bit at UART2_ICR.B11;
    sbit  UART_ICR_9BITIC_UART2_ICR_bit at UART2_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART2_ICR_bit at UART2_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART2_ICR_bit at UART2_ICR.B17;

sfr unsigned long   volatile UART2_DMACTL         absolute 0x4000E048;
    sbit  UART_DMACTL_RXDMAE_UART2_DMACTL_bit at UART2_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART2_DMACTL_bit at UART2_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART2_DMACTL_bit at UART2_DMACTL.B2;

sfr unsigned long   volatile UART2__9BITADDR      absolute 0x4000E0A4;
    sbit  UART_9BITADDR_ADDR0_UART2__9BITADDR_bit at UART2__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART2__9BITADDR_bit at UART2__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART2__9BITADDR_bit at UART2__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART2__9BITADDR_bit at UART2__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART2__9BITADDR_bit at UART2__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART2__9BITADDR_bit at UART2__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART2__9BITADDR_bit at UART2__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART2__9BITADDR_bit at UART2__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART2__9BITADDR_bit at UART2__9BITADDR.B15;

sfr unsigned long   volatile UART2__9BITAMASK     absolute 0x4000E0A8;
    sbit  UART_9BITAMASK_MASK0_UART2__9BITAMASK_bit at UART2__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART2__9BITAMASK_bit at UART2__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART2__9BITAMASK_bit at UART2__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART2__9BITAMASK_bit at UART2__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART2__9BITAMASK_bit at UART2__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART2__9BITAMASK_bit at UART2__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART2__9BITAMASK_bit at UART2__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART2__9BITAMASK_bit at UART2__9BITAMASK.B7;

sfr unsigned long   volatile UART2_PP             absolute 0x4000EFC0;
    sbit  UART_PP_SC_UART2_PP_bit at UART2_PP.B0;
    sbit  UART_PP_NB_UART2_PP_bit at UART2_PP.B1;
    sbit  UART_PP_MS_UART2_PP_bit at UART2_PP.B2;
    sbit  UART_PP_MSE_UART2_PP_bit at UART2_PP.B3;

sfr unsigned long   volatile UART2_CC             absolute 0x4000EFC8;
    sbit  UART_CC_CS0_UART2_CC_bit at UART2_CC.B0;
    sbit  UART_CC_CS1_UART2_CC_bit at UART2_CC.B1;
    sbit  UART_CC_CS2_UART2_CC_bit at UART2_CC.B2;
    sbit  UART_CC_CS3_UART2_CC_bit at UART2_CC.B3;

sfr unsigned long   volatile UART3_DR             absolute 0x4000F000;
    sbit  UART_DR_DATA0_UART3_DR_bit at UART3_DR.B0;
    sbit  UART_DR_DATA1_UART3_DR_bit at UART3_DR.B1;
    sbit  UART_DR_DATA2_UART3_DR_bit at UART3_DR.B2;
    sbit  UART_DR_DATA3_UART3_DR_bit at UART3_DR.B3;
    sbit  UART_DR_DATA4_UART3_DR_bit at UART3_DR.B4;
    sbit  UART_DR_DATA5_UART3_DR_bit at UART3_DR.B5;
    sbit  UART_DR_DATA6_UART3_DR_bit at UART3_DR.B6;
    sbit  UART_DR_DATA7_UART3_DR_bit at UART3_DR.B7;
    sbit  UART_DR_FE_UART3_DR_bit at UART3_DR.B8;
    sbit  UART_DR_PE_UART3_DR_bit at UART3_DR.B9;
    sbit  UART_DR_BE_UART3_DR_bit at UART3_DR.B10;
    sbit  UART_DR_OE_UART3_DR_bit at UART3_DR.B11;

sfr unsigned long   volatile UART3_RSR            absolute 0x4000F004;
    sbit  UART_RSR_FE_UART3_RSR_bit at UART3_RSR.B0;
    sbit  UART_RSR_PE_UART3_RSR_bit at UART3_RSR.B1;
    sbit  UART_RSR_BE_UART3_RSR_bit at UART3_RSR.B2;
    sbit  UART_RSR_OE_UART3_RSR_bit at UART3_RSR.B3;

sfr unsigned long   volatile UART3_ECR            absolute 0x4000F004;
    sbit  UART_ECR_DATA0_UART3_ECR_bit at UART3_ECR.B0;
    sbit  UART_ECR_DATA1_UART3_ECR_bit at UART3_ECR.B1;
    sbit  UART_ECR_DATA2_UART3_ECR_bit at UART3_ECR.B2;
    sbit  UART_ECR_DATA3_UART3_ECR_bit at UART3_ECR.B3;
    sbit  UART_ECR_DATA4_UART3_ECR_bit at UART3_ECR.B4;
    sbit  UART_ECR_DATA5_UART3_ECR_bit at UART3_ECR.B5;
    sbit  UART_ECR_DATA6_UART3_ECR_bit at UART3_ECR.B6;
    sbit  UART_ECR_DATA7_UART3_ECR_bit at UART3_ECR.B7;

sfr unsigned long   volatile UART3_FR             absolute 0x4000F018;
    sbit  UART_FR_CTS_UART3_FR_bit at UART3_FR.B0;
    sbit  UART_FR_DSR_UART3_FR_bit at UART3_FR.B1;
    sbit  UART_FR_DCD_UART3_FR_bit at UART3_FR.B2;
    sbit  UART_FR_BUSY_UART3_FR_bit at UART3_FR.B3;
    sbit  UART_FR_RXFE_UART3_FR_bit at UART3_FR.B4;
    sbit  UART_FR_TXFF_UART3_FR_bit at UART3_FR.B5;
    sbit  UART_FR_RXFF_UART3_FR_bit at UART3_FR.B6;
    sbit  UART_FR_TXFE_UART3_FR_bit at UART3_FR.B7;
    sbit  UART_FR_RI_UART3_FR_bit at UART3_FR.B8;

sfr unsigned long   volatile UART3_ILPR           absolute 0x4000F020;
    sbit  UART_ILPR_ILPDVSR0_UART3_ILPR_bit at UART3_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART3_ILPR_bit at UART3_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART3_ILPR_bit at UART3_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART3_ILPR_bit at UART3_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART3_ILPR_bit at UART3_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART3_ILPR_bit at UART3_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART3_ILPR_bit at UART3_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART3_ILPR_bit at UART3_ILPR.B7;

sfr unsigned long   volatile UART3_IBRD           absolute 0x4000F024;
    sbit  UART_IBRD_DIVINT0_UART3_IBRD_bit at UART3_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART3_IBRD_bit at UART3_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART3_IBRD_bit at UART3_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART3_IBRD_bit at UART3_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART3_IBRD_bit at UART3_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART3_IBRD_bit at UART3_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART3_IBRD_bit at UART3_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART3_IBRD_bit at UART3_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART3_IBRD_bit at UART3_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART3_IBRD_bit at UART3_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART3_IBRD_bit at UART3_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART3_IBRD_bit at UART3_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART3_IBRD_bit at UART3_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART3_IBRD_bit at UART3_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART3_IBRD_bit at UART3_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART3_IBRD_bit at UART3_IBRD.B15;

sfr unsigned long   volatile UART3_FBRD           absolute 0x4000F028;
    sbit  UART_FBRD_DIVFRAC0_UART3_FBRD_bit at UART3_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART3_FBRD_bit at UART3_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART3_FBRD_bit at UART3_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART3_FBRD_bit at UART3_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART3_FBRD_bit at UART3_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART3_FBRD_bit at UART3_FBRD.B5;

sfr unsigned long   volatile UART3_LCRH           absolute 0x4000F02C;
    sbit  UART_LCRH_BRK_UART3_LCRH_bit at UART3_LCRH.B0;
    sbit  UART_LCRH_PEN_UART3_LCRH_bit at UART3_LCRH.B1;
    sbit  UART_LCRH_EPS_UART3_LCRH_bit at UART3_LCRH.B2;
    sbit  UART_LCRH_STP2_UART3_LCRH_bit at UART3_LCRH.B3;
    sbit  UART_LCRH_FEN_UART3_LCRH_bit at UART3_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART3_LCRH_bit at UART3_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART3_LCRH_bit at UART3_LCRH.B6;
    sbit  UART_LCRH_SPS_UART3_LCRH_bit at UART3_LCRH.B7;

sfr unsigned long   volatile UART3_CTL            absolute 0x4000F030;
    sbit  UART_CTL_UARTEN_UART3_CTL_bit at UART3_CTL.B0;
    sbit  UART_CTL_SIREN_UART3_CTL_bit at UART3_CTL.B1;
    sbit  UART_CTL_SIRLP_UART3_CTL_bit at UART3_CTL.B2;
    sbit  UART_CTL_SMART_UART3_CTL_bit at UART3_CTL.B3;
    sbit  UART_CTL_EOT_UART3_CTL_bit at UART3_CTL.B4;
    sbit  UART_CTL_HSE_UART3_CTL_bit at UART3_CTL.B5;
    sbit  UART_CTL_LBE_UART3_CTL_bit at UART3_CTL.B7;
    sbit  UART_CTL_TXE_UART3_CTL_bit at UART3_CTL.B8;
    sbit  UART_CTL_RXE_UART3_CTL_bit at UART3_CTL.B9;
    sbit  UART_CTL_DTR_UART3_CTL_bit at UART3_CTL.B10;
    sbit  UART_CTL_RTS_UART3_CTL_bit at UART3_CTL.B11;
    sbit  UART_CTL_RTSEN_UART3_CTL_bit at UART3_CTL.B14;
    sbit  UART_CTL_CTSEN_UART3_CTL_bit at UART3_CTL.B15;

sfr unsigned long   volatile UART3_IFLS           absolute 0x4000F034;
    sbit  UART_IFLS_TX0_UART3_IFLS_bit at UART3_IFLS.B0;
    sbit  UART_IFLS_TX1_UART3_IFLS_bit at UART3_IFLS.B1;
    sbit  UART_IFLS_TX2_UART3_IFLS_bit at UART3_IFLS.B2;
    sbit  UART_IFLS_RX3_UART3_IFLS_bit at UART3_IFLS.B3;
    sbit  UART_IFLS_RX4_UART3_IFLS_bit at UART3_IFLS.B4;
    sbit  UART_IFLS_RX5_UART3_IFLS_bit at UART3_IFLS.B5;

sfr unsigned long   volatile UART3_IM             absolute 0x4000F038;
    sbit  UART_IM_RIMIM_UART3_IM_bit at UART3_IM.B0;
    sbit  UART_IM_CTSMIM_UART3_IM_bit at UART3_IM.B1;
    sbit  UART_IM_DCDMIM_UART3_IM_bit at UART3_IM.B2;
    sbit  UART_IM_DSRMIM_UART3_IM_bit at UART3_IM.B3;
    sbit  UART_IM_RXIM_UART3_IM_bit at UART3_IM.B4;
    sbit  UART_IM_TXIM_UART3_IM_bit at UART3_IM.B5;
    sbit  UART_IM_RTIM_UART3_IM_bit at UART3_IM.B6;
    sbit  UART_IM_FEIM_UART3_IM_bit at UART3_IM.B7;
    sbit  UART_IM_PEIM_UART3_IM_bit at UART3_IM.B8;
    sbit  UART_IM_BEIM_UART3_IM_bit at UART3_IM.B9;
    sbit  UART_IM_OEIM_UART3_IM_bit at UART3_IM.B10;
    sbit  UART_IM_EOTIM_UART3_IM_bit at UART3_IM.B11;
    sbit  UART_IM_9BITIM_UART3_IM_bit at UART3_IM.B12;
    sbit  UART_IM_DMARXIM_UART3_IM_bit at UART3_IM.B16;
    sbit  UART_IM_DMATXIM_UART3_IM_bit at UART3_IM.B17;

sfr unsigned long   volatile UART3_RIS            absolute 0x4000F03C;
    sbit  UART_RIS_RIRIS_UART3_RIS_bit at UART3_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART3_RIS_bit at UART3_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART3_RIS_bit at UART3_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART3_RIS_bit at UART3_RIS.B3;
    sbit  UART_RIS_RXRIS_UART3_RIS_bit at UART3_RIS.B4;
    sbit  UART_RIS_TXRIS_UART3_RIS_bit at UART3_RIS.B5;
    sbit  UART_RIS_RTRIS_UART3_RIS_bit at UART3_RIS.B6;
    sbit  UART_RIS_FERIS_UART3_RIS_bit at UART3_RIS.B7;
    sbit  UART_RIS_PERIS_UART3_RIS_bit at UART3_RIS.B8;
    sbit  UART_RIS_BERIS_UART3_RIS_bit at UART3_RIS.B9;
    sbit  UART_RIS_OERIS_UART3_RIS_bit at UART3_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART3_RIS_bit at UART3_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART3_RIS_bit at UART3_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART3_RIS_bit at UART3_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART3_RIS_bit at UART3_RIS.B17;

sfr unsigned long   volatile UART3_MIS            absolute 0x4000F040;
    sbit  UART_MIS_RIMIS_UART3_MIS_bit at UART3_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART3_MIS_bit at UART3_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART3_MIS_bit at UART3_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART3_MIS_bit at UART3_MIS.B3;
    sbit  UART_MIS_RXMIS_UART3_MIS_bit at UART3_MIS.B4;
    sbit  UART_MIS_TXMIS_UART3_MIS_bit at UART3_MIS.B5;
    sbit  UART_MIS_RTMIS_UART3_MIS_bit at UART3_MIS.B6;
    sbit  UART_MIS_FEMIS_UART3_MIS_bit at UART3_MIS.B7;
    sbit  UART_MIS_PEMIS_UART3_MIS_bit at UART3_MIS.B8;
    sbit  UART_MIS_BEMIS_UART3_MIS_bit at UART3_MIS.B9;
    sbit  UART_MIS_OEMIS_UART3_MIS_bit at UART3_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART3_MIS_bit at UART3_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART3_MIS_bit at UART3_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART3_MIS_bit at UART3_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART3_MIS_bit at UART3_MIS.B17;

sfr unsigned long   volatile UART3_ICR            absolute 0x4000F044;
    sbit  UART_ICR_RIMIC_UART3_ICR_bit at UART3_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART3_ICR_bit at UART3_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART3_ICR_bit at UART3_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART3_ICR_bit at UART3_ICR.B3;
    sbit  UART_ICR_RXIC_UART3_ICR_bit at UART3_ICR.B4;
    sbit  UART_ICR_TXIC_UART3_ICR_bit at UART3_ICR.B5;
    sbit  UART_ICR_RTIC_UART3_ICR_bit at UART3_ICR.B6;
    sbit  UART_ICR_FEIC_UART3_ICR_bit at UART3_ICR.B7;
    sbit  UART_ICR_PEIC_UART3_ICR_bit at UART3_ICR.B8;
    sbit  UART_ICR_BEIC_UART3_ICR_bit at UART3_ICR.B9;
    sbit  UART_ICR_OEIC_UART3_ICR_bit at UART3_ICR.B10;
    sbit  UART_ICR_EOTIC_UART3_ICR_bit at UART3_ICR.B11;
    sbit  UART_ICR_9BITIC_UART3_ICR_bit at UART3_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART3_ICR_bit at UART3_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART3_ICR_bit at UART3_ICR.B17;

sfr unsigned long   volatile UART3_DMACTL         absolute 0x4000F048;
    sbit  UART_DMACTL_RXDMAE_UART3_DMACTL_bit at UART3_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART3_DMACTL_bit at UART3_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART3_DMACTL_bit at UART3_DMACTL.B2;

sfr unsigned long   volatile UART3__9BITADDR      absolute 0x4000F0A4;
    sbit  UART_9BITADDR_ADDR0_UART3__9BITADDR_bit at UART3__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART3__9BITADDR_bit at UART3__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART3__9BITADDR_bit at UART3__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART3__9BITADDR_bit at UART3__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART3__9BITADDR_bit at UART3__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART3__9BITADDR_bit at UART3__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART3__9BITADDR_bit at UART3__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART3__9BITADDR_bit at UART3__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART3__9BITADDR_bit at UART3__9BITADDR.B15;

sfr unsigned long   volatile UART3__9BITAMASK     absolute 0x4000F0A8;
    sbit  UART_9BITAMASK_MASK0_UART3__9BITAMASK_bit at UART3__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART3__9BITAMASK_bit at UART3__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART3__9BITAMASK_bit at UART3__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART3__9BITAMASK_bit at UART3__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART3__9BITAMASK_bit at UART3__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART3__9BITAMASK_bit at UART3__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART3__9BITAMASK_bit at UART3__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART3__9BITAMASK_bit at UART3__9BITAMASK.B7;

sfr unsigned long   volatile UART3_PP             absolute 0x4000FFC0;
    sbit  UART_PP_SC_UART3_PP_bit at UART3_PP.B0;
    sbit  UART_PP_NB_UART3_PP_bit at UART3_PP.B1;
    sbit  UART_PP_MS_UART3_PP_bit at UART3_PP.B2;
    sbit  UART_PP_MSE_UART3_PP_bit at UART3_PP.B3;

sfr unsigned long   volatile UART3_CC             absolute 0x4000FFC8;
    sbit  UART_CC_CS0_UART3_CC_bit at UART3_CC.B0;
    sbit  UART_CC_CS1_UART3_CC_bit at UART3_CC.B1;
    sbit  UART_CC_CS2_UART3_CC_bit at UART3_CC.B2;
    sbit  UART_CC_CS3_UART3_CC_bit at UART3_CC.B3;

sfr unsigned long   volatile UART4_DR             absolute 0x40010000;
    sbit  UART_DR_DATA0_UART4_DR_bit at UART4_DR.B0;
    sbit  UART_DR_DATA1_UART4_DR_bit at UART4_DR.B1;
    sbit  UART_DR_DATA2_UART4_DR_bit at UART4_DR.B2;
    sbit  UART_DR_DATA3_UART4_DR_bit at UART4_DR.B3;
    sbit  UART_DR_DATA4_UART4_DR_bit at UART4_DR.B4;
    sbit  UART_DR_DATA5_UART4_DR_bit at UART4_DR.B5;
    sbit  UART_DR_DATA6_UART4_DR_bit at UART4_DR.B6;
    sbit  UART_DR_DATA7_UART4_DR_bit at UART4_DR.B7;
    sbit  UART_DR_FE_UART4_DR_bit at UART4_DR.B8;
    sbit  UART_DR_PE_UART4_DR_bit at UART4_DR.B9;
    sbit  UART_DR_BE_UART4_DR_bit at UART4_DR.B10;
    sbit  UART_DR_OE_UART4_DR_bit at UART4_DR.B11;

sfr unsigned long   volatile UART4_RSR            absolute 0x40010004;
    sbit  UART_RSR_FE_UART4_RSR_bit at UART4_RSR.B0;
    sbit  UART_RSR_PE_UART4_RSR_bit at UART4_RSR.B1;
    sbit  UART_RSR_BE_UART4_RSR_bit at UART4_RSR.B2;
    sbit  UART_RSR_OE_UART4_RSR_bit at UART4_RSR.B3;

sfr unsigned long   volatile UART4_ECR            absolute 0x40010004;
    sbit  UART_ECR_DATA0_UART4_ECR_bit at UART4_ECR.B0;
    sbit  UART_ECR_DATA1_UART4_ECR_bit at UART4_ECR.B1;
    sbit  UART_ECR_DATA2_UART4_ECR_bit at UART4_ECR.B2;
    sbit  UART_ECR_DATA3_UART4_ECR_bit at UART4_ECR.B3;
    sbit  UART_ECR_DATA4_UART4_ECR_bit at UART4_ECR.B4;
    sbit  UART_ECR_DATA5_UART4_ECR_bit at UART4_ECR.B5;
    sbit  UART_ECR_DATA6_UART4_ECR_bit at UART4_ECR.B6;
    sbit  UART_ECR_DATA7_UART4_ECR_bit at UART4_ECR.B7;

sfr unsigned long   volatile UART4_FR             absolute 0x40010018;
    sbit  UART_FR_CTS_UART4_FR_bit at UART4_FR.B0;
    sbit  UART_FR_DSR_UART4_FR_bit at UART4_FR.B1;
    sbit  UART_FR_DCD_UART4_FR_bit at UART4_FR.B2;
    sbit  UART_FR_BUSY_UART4_FR_bit at UART4_FR.B3;
    sbit  UART_FR_RXFE_UART4_FR_bit at UART4_FR.B4;
    sbit  UART_FR_TXFF_UART4_FR_bit at UART4_FR.B5;
    sbit  UART_FR_RXFF_UART4_FR_bit at UART4_FR.B6;
    sbit  UART_FR_TXFE_UART4_FR_bit at UART4_FR.B7;
    sbit  UART_FR_RI_UART4_FR_bit at UART4_FR.B8;

sfr unsigned long   volatile UART4_ILPR           absolute 0x40010020;
    sbit  UART_ILPR_ILPDVSR0_UART4_ILPR_bit at UART4_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART4_ILPR_bit at UART4_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART4_ILPR_bit at UART4_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART4_ILPR_bit at UART4_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART4_ILPR_bit at UART4_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART4_ILPR_bit at UART4_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART4_ILPR_bit at UART4_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART4_ILPR_bit at UART4_ILPR.B7;

sfr unsigned long   volatile UART4_IBRD           absolute 0x40010024;
    sbit  UART_IBRD_DIVINT0_UART4_IBRD_bit at UART4_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART4_IBRD_bit at UART4_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART4_IBRD_bit at UART4_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART4_IBRD_bit at UART4_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART4_IBRD_bit at UART4_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART4_IBRD_bit at UART4_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART4_IBRD_bit at UART4_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART4_IBRD_bit at UART4_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART4_IBRD_bit at UART4_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART4_IBRD_bit at UART4_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART4_IBRD_bit at UART4_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART4_IBRD_bit at UART4_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART4_IBRD_bit at UART4_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART4_IBRD_bit at UART4_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART4_IBRD_bit at UART4_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART4_IBRD_bit at UART4_IBRD.B15;

sfr unsigned long   volatile UART4_FBRD           absolute 0x40010028;
    sbit  UART_FBRD_DIVFRAC0_UART4_FBRD_bit at UART4_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART4_FBRD_bit at UART4_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART4_FBRD_bit at UART4_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART4_FBRD_bit at UART4_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART4_FBRD_bit at UART4_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART4_FBRD_bit at UART4_FBRD.B5;

sfr unsigned long   volatile UART4_LCRH           absolute 0x4001002C;
    sbit  UART_LCRH_BRK_UART4_LCRH_bit at UART4_LCRH.B0;
    sbit  UART_LCRH_PEN_UART4_LCRH_bit at UART4_LCRH.B1;
    sbit  UART_LCRH_EPS_UART4_LCRH_bit at UART4_LCRH.B2;
    sbit  UART_LCRH_STP2_UART4_LCRH_bit at UART4_LCRH.B3;
    sbit  UART_LCRH_FEN_UART4_LCRH_bit at UART4_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART4_LCRH_bit at UART4_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART4_LCRH_bit at UART4_LCRH.B6;
    sbit  UART_LCRH_SPS_UART4_LCRH_bit at UART4_LCRH.B7;

sfr unsigned long   volatile UART4_CTL            absolute 0x40010030;
    sbit  UART_CTL_UARTEN_UART4_CTL_bit at UART4_CTL.B0;
    sbit  UART_CTL_SIREN_UART4_CTL_bit at UART4_CTL.B1;
    sbit  UART_CTL_SIRLP_UART4_CTL_bit at UART4_CTL.B2;
    sbit  UART_CTL_SMART_UART4_CTL_bit at UART4_CTL.B3;
    sbit  UART_CTL_EOT_UART4_CTL_bit at UART4_CTL.B4;
    sbit  UART_CTL_HSE_UART4_CTL_bit at UART4_CTL.B5;
    sbit  UART_CTL_LBE_UART4_CTL_bit at UART4_CTL.B7;
    sbit  UART_CTL_TXE_UART4_CTL_bit at UART4_CTL.B8;
    sbit  UART_CTL_RXE_UART4_CTL_bit at UART4_CTL.B9;
    sbit  UART_CTL_DTR_UART4_CTL_bit at UART4_CTL.B10;
    sbit  UART_CTL_RTS_UART4_CTL_bit at UART4_CTL.B11;
    sbit  UART_CTL_RTSEN_UART4_CTL_bit at UART4_CTL.B14;
    sbit  UART_CTL_CTSEN_UART4_CTL_bit at UART4_CTL.B15;

sfr unsigned long   volatile UART4_IFLS           absolute 0x40010034;
    sbit  UART_IFLS_TX0_UART4_IFLS_bit at UART4_IFLS.B0;
    sbit  UART_IFLS_TX1_UART4_IFLS_bit at UART4_IFLS.B1;
    sbit  UART_IFLS_TX2_UART4_IFLS_bit at UART4_IFLS.B2;
    sbit  UART_IFLS_RX3_UART4_IFLS_bit at UART4_IFLS.B3;
    sbit  UART_IFLS_RX4_UART4_IFLS_bit at UART4_IFLS.B4;
    sbit  UART_IFLS_RX5_UART4_IFLS_bit at UART4_IFLS.B5;

sfr unsigned long   volatile UART4_IM             absolute 0x40010038;
    sbit  UART_IM_RIMIM_UART4_IM_bit at UART4_IM.B0;
    sbit  UART_IM_CTSMIM_UART4_IM_bit at UART4_IM.B1;
    sbit  UART_IM_DCDMIM_UART4_IM_bit at UART4_IM.B2;
    sbit  UART_IM_DSRMIM_UART4_IM_bit at UART4_IM.B3;
    sbit  UART_IM_RXIM_UART4_IM_bit at UART4_IM.B4;
    sbit  UART_IM_TXIM_UART4_IM_bit at UART4_IM.B5;
    sbit  UART_IM_RTIM_UART4_IM_bit at UART4_IM.B6;
    sbit  UART_IM_FEIM_UART4_IM_bit at UART4_IM.B7;
    sbit  UART_IM_PEIM_UART4_IM_bit at UART4_IM.B8;
    sbit  UART_IM_BEIM_UART4_IM_bit at UART4_IM.B9;
    sbit  UART_IM_OEIM_UART4_IM_bit at UART4_IM.B10;
    sbit  UART_IM_EOTIM_UART4_IM_bit at UART4_IM.B11;
    sbit  UART_IM_9BITIM_UART4_IM_bit at UART4_IM.B12;
    sbit  UART_IM_DMARXIM_UART4_IM_bit at UART4_IM.B16;
    sbit  UART_IM_DMATXIM_UART4_IM_bit at UART4_IM.B17;

sfr unsigned long   volatile UART4_RIS            absolute 0x4001003C;
    sbit  UART_RIS_RIRIS_UART4_RIS_bit at UART4_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART4_RIS_bit at UART4_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART4_RIS_bit at UART4_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART4_RIS_bit at UART4_RIS.B3;
    sbit  UART_RIS_RXRIS_UART4_RIS_bit at UART4_RIS.B4;
    sbit  UART_RIS_TXRIS_UART4_RIS_bit at UART4_RIS.B5;
    sbit  UART_RIS_RTRIS_UART4_RIS_bit at UART4_RIS.B6;
    sbit  UART_RIS_FERIS_UART4_RIS_bit at UART4_RIS.B7;
    sbit  UART_RIS_PERIS_UART4_RIS_bit at UART4_RIS.B8;
    sbit  UART_RIS_BERIS_UART4_RIS_bit at UART4_RIS.B9;
    sbit  UART_RIS_OERIS_UART4_RIS_bit at UART4_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART4_RIS_bit at UART4_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART4_RIS_bit at UART4_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART4_RIS_bit at UART4_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART4_RIS_bit at UART4_RIS.B17;

sfr unsigned long   volatile UART4_MIS            absolute 0x40010040;
    sbit  UART_MIS_RIMIS_UART4_MIS_bit at UART4_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART4_MIS_bit at UART4_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART4_MIS_bit at UART4_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART4_MIS_bit at UART4_MIS.B3;
    sbit  UART_MIS_RXMIS_UART4_MIS_bit at UART4_MIS.B4;
    sbit  UART_MIS_TXMIS_UART4_MIS_bit at UART4_MIS.B5;
    sbit  UART_MIS_RTMIS_UART4_MIS_bit at UART4_MIS.B6;
    sbit  UART_MIS_FEMIS_UART4_MIS_bit at UART4_MIS.B7;
    sbit  UART_MIS_PEMIS_UART4_MIS_bit at UART4_MIS.B8;
    sbit  UART_MIS_BEMIS_UART4_MIS_bit at UART4_MIS.B9;
    sbit  UART_MIS_OEMIS_UART4_MIS_bit at UART4_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART4_MIS_bit at UART4_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART4_MIS_bit at UART4_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART4_MIS_bit at UART4_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART4_MIS_bit at UART4_MIS.B17;

sfr unsigned long   volatile UART4_ICR            absolute 0x40010044;
    sbit  UART_ICR_RIMIC_UART4_ICR_bit at UART4_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART4_ICR_bit at UART4_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART4_ICR_bit at UART4_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART4_ICR_bit at UART4_ICR.B3;
    sbit  UART_ICR_RXIC_UART4_ICR_bit at UART4_ICR.B4;
    sbit  UART_ICR_TXIC_UART4_ICR_bit at UART4_ICR.B5;
    sbit  UART_ICR_RTIC_UART4_ICR_bit at UART4_ICR.B6;
    sbit  UART_ICR_FEIC_UART4_ICR_bit at UART4_ICR.B7;
    sbit  UART_ICR_PEIC_UART4_ICR_bit at UART4_ICR.B8;
    sbit  UART_ICR_BEIC_UART4_ICR_bit at UART4_ICR.B9;
    sbit  UART_ICR_OEIC_UART4_ICR_bit at UART4_ICR.B10;
    sbit  UART_ICR_EOTIC_UART4_ICR_bit at UART4_ICR.B11;
    sbit  UART_ICR_9BITIC_UART4_ICR_bit at UART4_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART4_ICR_bit at UART4_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART4_ICR_bit at UART4_ICR.B17;

sfr unsigned long   volatile UART4_DMACTL         absolute 0x40010048;
    sbit  UART_DMACTL_RXDMAE_UART4_DMACTL_bit at UART4_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART4_DMACTL_bit at UART4_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART4_DMACTL_bit at UART4_DMACTL.B2;

sfr unsigned long   volatile UART4__9BITADDR      absolute 0x400100A4;
    sbit  UART_9BITADDR_ADDR0_UART4__9BITADDR_bit at UART4__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART4__9BITADDR_bit at UART4__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART4__9BITADDR_bit at UART4__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART4__9BITADDR_bit at UART4__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART4__9BITADDR_bit at UART4__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART4__9BITADDR_bit at UART4__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART4__9BITADDR_bit at UART4__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART4__9BITADDR_bit at UART4__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART4__9BITADDR_bit at UART4__9BITADDR.B15;

sfr unsigned long   volatile UART4__9BITAMASK     absolute 0x400100A8;
    sbit  UART_9BITAMASK_MASK0_UART4__9BITAMASK_bit at UART4__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART4__9BITAMASK_bit at UART4__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART4__9BITAMASK_bit at UART4__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART4__9BITAMASK_bit at UART4__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART4__9BITAMASK_bit at UART4__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART4__9BITAMASK_bit at UART4__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART4__9BITAMASK_bit at UART4__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART4__9BITAMASK_bit at UART4__9BITAMASK.B7;

sfr unsigned long   volatile UART4_PP             absolute 0x40010FC0;
    sbit  UART_PP_SC_UART4_PP_bit at UART4_PP.B0;
    sbit  UART_PP_NB_UART4_PP_bit at UART4_PP.B1;
    sbit  UART_PP_MS_UART4_PP_bit at UART4_PP.B2;
    sbit  UART_PP_MSE_UART4_PP_bit at UART4_PP.B3;

sfr unsigned long   volatile UART4_CC             absolute 0x40010FC8;
    sbit  UART_CC_CS0_UART4_CC_bit at UART4_CC.B0;
    sbit  UART_CC_CS1_UART4_CC_bit at UART4_CC.B1;
    sbit  UART_CC_CS2_UART4_CC_bit at UART4_CC.B2;
    sbit  UART_CC_CS3_UART4_CC_bit at UART4_CC.B3;

sfr unsigned long   volatile UART5_DR             absolute 0x40011000;
    sbit  UART_DR_DATA0_UART5_DR_bit at UART5_DR.B0;
    sbit  UART_DR_DATA1_UART5_DR_bit at UART5_DR.B1;
    sbit  UART_DR_DATA2_UART5_DR_bit at UART5_DR.B2;
    sbit  UART_DR_DATA3_UART5_DR_bit at UART5_DR.B3;
    sbit  UART_DR_DATA4_UART5_DR_bit at UART5_DR.B4;
    sbit  UART_DR_DATA5_UART5_DR_bit at UART5_DR.B5;
    sbit  UART_DR_DATA6_UART5_DR_bit at UART5_DR.B6;
    sbit  UART_DR_DATA7_UART5_DR_bit at UART5_DR.B7;
    sbit  UART_DR_FE_UART5_DR_bit at UART5_DR.B8;
    sbit  UART_DR_PE_UART5_DR_bit at UART5_DR.B9;
    sbit  UART_DR_BE_UART5_DR_bit at UART5_DR.B10;
    sbit  UART_DR_OE_UART5_DR_bit at UART5_DR.B11;

sfr unsigned long   volatile UART5_RSR            absolute 0x40011004;
    sbit  UART_RSR_FE_UART5_RSR_bit at UART5_RSR.B0;
    sbit  UART_RSR_PE_UART5_RSR_bit at UART5_RSR.B1;
    sbit  UART_RSR_BE_UART5_RSR_bit at UART5_RSR.B2;
    sbit  UART_RSR_OE_UART5_RSR_bit at UART5_RSR.B3;

sfr unsigned long   volatile UART5_ECR            absolute 0x40011004;
    sbit  UART_ECR_DATA0_UART5_ECR_bit at UART5_ECR.B0;
    sbit  UART_ECR_DATA1_UART5_ECR_bit at UART5_ECR.B1;
    sbit  UART_ECR_DATA2_UART5_ECR_bit at UART5_ECR.B2;
    sbit  UART_ECR_DATA3_UART5_ECR_bit at UART5_ECR.B3;
    sbit  UART_ECR_DATA4_UART5_ECR_bit at UART5_ECR.B4;
    sbit  UART_ECR_DATA5_UART5_ECR_bit at UART5_ECR.B5;
    sbit  UART_ECR_DATA6_UART5_ECR_bit at UART5_ECR.B6;
    sbit  UART_ECR_DATA7_UART5_ECR_bit at UART5_ECR.B7;

sfr unsigned long   volatile UART5_FR             absolute 0x40011018;
    sbit  UART_FR_CTS_UART5_FR_bit at UART5_FR.B0;
    sbit  UART_FR_DSR_UART5_FR_bit at UART5_FR.B1;
    sbit  UART_FR_DCD_UART5_FR_bit at UART5_FR.B2;
    sbit  UART_FR_BUSY_UART5_FR_bit at UART5_FR.B3;
    sbit  UART_FR_RXFE_UART5_FR_bit at UART5_FR.B4;
    sbit  UART_FR_TXFF_UART5_FR_bit at UART5_FR.B5;
    sbit  UART_FR_RXFF_UART5_FR_bit at UART5_FR.B6;
    sbit  UART_FR_TXFE_UART5_FR_bit at UART5_FR.B7;
    sbit  UART_FR_RI_UART5_FR_bit at UART5_FR.B8;

sfr unsigned long   volatile UART5_ILPR           absolute 0x40011020;
    sbit  UART_ILPR_ILPDVSR0_UART5_ILPR_bit at UART5_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART5_ILPR_bit at UART5_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART5_ILPR_bit at UART5_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART5_ILPR_bit at UART5_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART5_ILPR_bit at UART5_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART5_ILPR_bit at UART5_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART5_ILPR_bit at UART5_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART5_ILPR_bit at UART5_ILPR.B7;

sfr unsigned long   volatile UART5_IBRD           absolute 0x40011024;
    sbit  UART_IBRD_DIVINT0_UART5_IBRD_bit at UART5_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART5_IBRD_bit at UART5_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART5_IBRD_bit at UART5_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART5_IBRD_bit at UART5_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART5_IBRD_bit at UART5_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART5_IBRD_bit at UART5_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART5_IBRD_bit at UART5_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART5_IBRD_bit at UART5_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART5_IBRD_bit at UART5_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART5_IBRD_bit at UART5_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART5_IBRD_bit at UART5_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART5_IBRD_bit at UART5_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART5_IBRD_bit at UART5_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART5_IBRD_bit at UART5_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART5_IBRD_bit at UART5_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART5_IBRD_bit at UART5_IBRD.B15;

sfr unsigned long   volatile UART5_FBRD           absolute 0x40011028;
    sbit  UART_FBRD_DIVFRAC0_UART5_FBRD_bit at UART5_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART5_FBRD_bit at UART5_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART5_FBRD_bit at UART5_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART5_FBRD_bit at UART5_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART5_FBRD_bit at UART5_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART5_FBRD_bit at UART5_FBRD.B5;

sfr unsigned long   volatile UART5_LCRH           absolute 0x4001102C;
    sbit  UART_LCRH_BRK_UART5_LCRH_bit at UART5_LCRH.B0;
    sbit  UART_LCRH_PEN_UART5_LCRH_bit at UART5_LCRH.B1;
    sbit  UART_LCRH_EPS_UART5_LCRH_bit at UART5_LCRH.B2;
    sbit  UART_LCRH_STP2_UART5_LCRH_bit at UART5_LCRH.B3;
    sbit  UART_LCRH_FEN_UART5_LCRH_bit at UART5_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART5_LCRH_bit at UART5_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART5_LCRH_bit at UART5_LCRH.B6;
    sbit  UART_LCRH_SPS_UART5_LCRH_bit at UART5_LCRH.B7;

sfr unsigned long   volatile UART5_CTL            absolute 0x40011030;
    sbit  UART_CTL_UARTEN_UART5_CTL_bit at UART5_CTL.B0;
    sbit  UART_CTL_SIREN_UART5_CTL_bit at UART5_CTL.B1;
    sbit  UART_CTL_SIRLP_UART5_CTL_bit at UART5_CTL.B2;
    sbit  UART_CTL_SMART_UART5_CTL_bit at UART5_CTL.B3;
    sbit  UART_CTL_EOT_UART5_CTL_bit at UART5_CTL.B4;
    sbit  UART_CTL_HSE_UART5_CTL_bit at UART5_CTL.B5;
    sbit  UART_CTL_LBE_UART5_CTL_bit at UART5_CTL.B7;
    sbit  UART_CTL_TXE_UART5_CTL_bit at UART5_CTL.B8;
    sbit  UART_CTL_RXE_UART5_CTL_bit at UART5_CTL.B9;
    sbit  UART_CTL_DTR_UART5_CTL_bit at UART5_CTL.B10;
    sbit  UART_CTL_RTS_UART5_CTL_bit at UART5_CTL.B11;
    sbit  UART_CTL_RTSEN_UART5_CTL_bit at UART5_CTL.B14;
    sbit  UART_CTL_CTSEN_UART5_CTL_bit at UART5_CTL.B15;

sfr unsigned long   volatile UART5_IFLS           absolute 0x40011034;
    sbit  UART_IFLS_TX0_UART5_IFLS_bit at UART5_IFLS.B0;
    sbit  UART_IFLS_TX1_UART5_IFLS_bit at UART5_IFLS.B1;
    sbit  UART_IFLS_TX2_UART5_IFLS_bit at UART5_IFLS.B2;
    sbit  UART_IFLS_RX3_UART5_IFLS_bit at UART5_IFLS.B3;
    sbit  UART_IFLS_RX4_UART5_IFLS_bit at UART5_IFLS.B4;
    sbit  UART_IFLS_RX5_UART5_IFLS_bit at UART5_IFLS.B5;

sfr unsigned long   volatile UART5_IM             absolute 0x40011038;
    sbit  UART_IM_RIMIM_UART5_IM_bit at UART5_IM.B0;
    sbit  UART_IM_CTSMIM_UART5_IM_bit at UART5_IM.B1;
    sbit  UART_IM_DCDMIM_UART5_IM_bit at UART5_IM.B2;
    sbit  UART_IM_DSRMIM_UART5_IM_bit at UART5_IM.B3;
    sbit  UART_IM_RXIM_UART5_IM_bit at UART5_IM.B4;
    sbit  UART_IM_TXIM_UART5_IM_bit at UART5_IM.B5;
    sbit  UART_IM_RTIM_UART5_IM_bit at UART5_IM.B6;
    sbit  UART_IM_FEIM_UART5_IM_bit at UART5_IM.B7;
    sbit  UART_IM_PEIM_UART5_IM_bit at UART5_IM.B8;
    sbit  UART_IM_BEIM_UART5_IM_bit at UART5_IM.B9;
    sbit  UART_IM_OEIM_UART5_IM_bit at UART5_IM.B10;
    sbit  UART_IM_EOTIM_UART5_IM_bit at UART5_IM.B11;
    sbit  UART_IM_9BITIM_UART5_IM_bit at UART5_IM.B12;
    sbit  UART_IM_DMARXIM_UART5_IM_bit at UART5_IM.B16;
    sbit  UART_IM_DMATXIM_UART5_IM_bit at UART5_IM.B17;

sfr unsigned long   volatile UART5_RIS            absolute 0x4001103C;
    sbit  UART_RIS_RIRIS_UART5_RIS_bit at UART5_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART5_RIS_bit at UART5_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART5_RIS_bit at UART5_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART5_RIS_bit at UART5_RIS.B3;
    sbit  UART_RIS_RXRIS_UART5_RIS_bit at UART5_RIS.B4;
    sbit  UART_RIS_TXRIS_UART5_RIS_bit at UART5_RIS.B5;
    sbit  UART_RIS_RTRIS_UART5_RIS_bit at UART5_RIS.B6;
    sbit  UART_RIS_FERIS_UART5_RIS_bit at UART5_RIS.B7;
    sbit  UART_RIS_PERIS_UART5_RIS_bit at UART5_RIS.B8;
    sbit  UART_RIS_BERIS_UART5_RIS_bit at UART5_RIS.B9;
    sbit  UART_RIS_OERIS_UART5_RIS_bit at UART5_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART5_RIS_bit at UART5_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART5_RIS_bit at UART5_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART5_RIS_bit at UART5_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART5_RIS_bit at UART5_RIS.B17;

sfr unsigned long   volatile UART5_MIS            absolute 0x40011040;
    sbit  UART_MIS_RIMIS_UART5_MIS_bit at UART5_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART5_MIS_bit at UART5_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART5_MIS_bit at UART5_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART5_MIS_bit at UART5_MIS.B3;
    sbit  UART_MIS_RXMIS_UART5_MIS_bit at UART5_MIS.B4;
    sbit  UART_MIS_TXMIS_UART5_MIS_bit at UART5_MIS.B5;
    sbit  UART_MIS_RTMIS_UART5_MIS_bit at UART5_MIS.B6;
    sbit  UART_MIS_FEMIS_UART5_MIS_bit at UART5_MIS.B7;
    sbit  UART_MIS_PEMIS_UART5_MIS_bit at UART5_MIS.B8;
    sbit  UART_MIS_BEMIS_UART5_MIS_bit at UART5_MIS.B9;
    sbit  UART_MIS_OEMIS_UART5_MIS_bit at UART5_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART5_MIS_bit at UART5_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART5_MIS_bit at UART5_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART5_MIS_bit at UART5_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART5_MIS_bit at UART5_MIS.B17;

sfr unsigned long   volatile UART5_ICR            absolute 0x40011044;
    sbit  UART_ICR_RIMIC_UART5_ICR_bit at UART5_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART5_ICR_bit at UART5_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART5_ICR_bit at UART5_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART5_ICR_bit at UART5_ICR.B3;
    sbit  UART_ICR_RXIC_UART5_ICR_bit at UART5_ICR.B4;
    sbit  UART_ICR_TXIC_UART5_ICR_bit at UART5_ICR.B5;
    sbit  UART_ICR_RTIC_UART5_ICR_bit at UART5_ICR.B6;
    sbit  UART_ICR_FEIC_UART5_ICR_bit at UART5_ICR.B7;
    sbit  UART_ICR_PEIC_UART5_ICR_bit at UART5_ICR.B8;
    sbit  UART_ICR_BEIC_UART5_ICR_bit at UART5_ICR.B9;
    sbit  UART_ICR_OEIC_UART5_ICR_bit at UART5_ICR.B10;
    sbit  UART_ICR_EOTIC_UART5_ICR_bit at UART5_ICR.B11;
    sbit  UART_ICR_9BITIC_UART5_ICR_bit at UART5_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART5_ICR_bit at UART5_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART5_ICR_bit at UART5_ICR.B17;

sfr unsigned long   volatile UART5_DMACTL         absolute 0x40011048;
    sbit  UART_DMACTL_RXDMAE_UART5_DMACTL_bit at UART5_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART5_DMACTL_bit at UART5_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART5_DMACTL_bit at UART5_DMACTL.B2;

sfr unsigned long   volatile UART5__9BITADDR      absolute 0x400110A4;
    sbit  UART_9BITADDR_ADDR0_UART5__9BITADDR_bit at UART5__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART5__9BITADDR_bit at UART5__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART5__9BITADDR_bit at UART5__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART5__9BITADDR_bit at UART5__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART5__9BITADDR_bit at UART5__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART5__9BITADDR_bit at UART5__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART5__9BITADDR_bit at UART5__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART5__9BITADDR_bit at UART5__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART5__9BITADDR_bit at UART5__9BITADDR.B15;

sfr unsigned long   volatile UART5__9BITAMASK     absolute 0x400110A8;
    sbit  UART_9BITAMASK_MASK0_UART5__9BITAMASK_bit at UART5__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART5__9BITAMASK_bit at UART5__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART5__9BITAMASK_bit at UART5__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART5__9BITAMASK_bit at UART5__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART5__9BITAMASK_bit at UART5__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART5__9BITAMASK_bit at UART5__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART5__9BITAMASK_bit at UART5__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART5__9BITAMASK_bit at UART5__9BITAMASK.B7;

sfr unsigned long   volatile UART5_PP             absolute 0x40011FC0;
    sbit  UART_PP_SC_UART5_PP_bit at UART5_PP.B0;
    sbit  UART_PP_NB_UART5_PP_bit at UART5_PP.B1;
    sbit  UART_PP_MS_UART5_PP_bit at UART5_PP.B2;
    sbit  UART_PP_MSE_UART5_PP_bit at UART5_PP.B3;

sfr unsigned long   volatile UART5_CC             absolute 0x40011FC8;
    sbit  UART_CC_CS0_UART5_CC_bit at UART5_CC.B0;
    sbit  UART_CC_CS1_UART5_CC_bit at UART5_CC.B1;
    sbit  UART_CC_CS2_UART5_CC_bit at UART5_CC.B2;
    sbit  UART_CC_CS3_UART5_CC_bit at UART5_CC.B3;

sfr unsigned long   volatile UART6_DR             absolute 0x40012000;
    sbit  UART_DR_DATA0_UART6_DR_bit at UART6_DR.B0;
    sbit  UART_DR_DATA1_UART6_DR_bit at UART6_DR.B1;
    sbit  UART_DR_DATA2_UART6_DR_bit at UART6_DR.B2;
    sbit  UART_DR_DATA3_UART6_DR_bit at UART6_DR.B3;
    sbit  UART_DR_DATA4_UART6_DR_bit at UART6_DR.B4;
    sbit  UART_DR_DATA5_UART6_DR_bit at UART6_DR.B5;
    sbit  UART_DR_DATA6_UART6_DR_bit at UART6_DR.B6;
    sbit  UART_DR_DATA7_UART6_DR_bit at UART6_DR.B7;
    sbit  UART_DR_FE_UART6_DR_bit at UART6_DR.B8;
    sbit  UART_DR_PE_UART6_DR_bit at UART6_DR.B9;
    sbit  UART_DR_BE_UART6_DR_bit at UART6_DR.B10;
    sbit  UART_DR_OE_UART6_DR_bit at UART6_DR.B11;

sfr unsigned long   volatile UART6_RSR            absolute 0x40012004;
    sbit  UART_RSR_FE_UART6_RSR_bit at UART6_RSR.B0;
    sbit  UART_RSR_PE_UART6_RSR_bit at UART6_RSR.B1;
    sbit  UART_RSR_BE_UART6_RSR_bit at UART6_RSR.B2;
    sbit  UART_RSR_OE_UART6_RSR_bit at UART6_RSR.B3;

sfr unsigned long   volatile UART6_ECR            absolute 0x40012004;
    sbit  UART_ECR_DATA0_UART6_ECR_bit at UART6_ECR.B0;
    sbit  UART_ECR_DATA1_UART6_ECR_bit at UART6_ECR.B1;
    sbit  UART_ECR_DATA2_UART6_ECR_bit at UART6_ECR.B2;
    sbit  UART_ECR_DATA3_UART6_ECR_bit at UART6_ECR.B3;
    sbit  UART_ECR_DATA4_UART6_ECR_bit at UART6_ECR.B4;
    sbit  UART_ECR_DATA5_UART6_ECR_bit at UART6_ECR.B5;
    sbit  UART_ECR_DATA6_UART6_ECR_bit at UART6_ECR.B6;
    sbit  UART_ECR_DATA7_UART6_ECR_bit at UART6_ECR.B7;

sfr unsigned long   volatile UART6_FR             absolute 0x40012018;
    sbit  UART_FR_CTS_UART6_FR_bit at UART6_FR.B0;
    sbit  UART_FR_DSR_UART6_FR_bit at UART6_FR.B1;
    sbit  UART_FR_DCD_UART6_FR_bit at UART6_FR.B2;
    sbit  UART_FR_BUSY_UART6_FR_bit at UART6_FR.B3;
    sbit  UART_FR_RXFE_UART6_FR_bit at UART6_FR.B4;
    sbit  UART_FR_TXFF_UART6_FR_bit at UART6_FR.B5;
    sbit  UART_FR_RXFF_UART6_FR_bit at UART6_FR.B6;
    sbit  UART_FR_TXFE_UART6_FR_bit at UART6_FR.B7;
    sbit  UART_FR_RI_UART6_FR_bit at UART6_FR.B8;

sfr unsigned long   volatile UART6_ILPR           absolute 0x40012020;
    sbit  UART_ILPR_ILPDVSR0_UART6_ILPR_bit at UART6_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART6_ILPR_bit at UART6_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART6_ILPR_bit at UART6_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART6_ILPR_bit at UART6_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART6_ILPR_bit at UART6_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART6_ILPR_bit at UART6_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART6_ILPR_bit at UART6_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART6_ILPR_bit at UART6_ILPR.B7;

sfr unsigned long   volatile UART6_IBRD           absolute 0x40012024;
    sbit  UART_IBRD_DIVINT0_UART6_IBRD_bit at UART6_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART6_IBRD_bit at UART6_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART6_IBRD_bit at UART6_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART6_IBRD_bit at UART6_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART6_IBRD_bit at UART6_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART6_IBRD_bit at UART6_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART6_IBRD_bit at UART6_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART6_IBRD_bit at UART6_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART6_IBRD_bit at UART6_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART6_IBRD_bit at UART6_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART6_IBRD_bit at UART6_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART6_IBRD_bit at UART6_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART6_IBRD_bit at UART6_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART6_IBRD_bit at UART6_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART6_IBRD_bit at UART6_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART6_IBRD_bit at UART6_IBRD.B15;

sfr unsigned long   volatile UART6_FBRD           absolute 0x40012028;
    sbit  UART_FBRD_DIVFRAC0_UART6_FBRD_bit at UART6_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART6_FBRD_bit at UART6_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART6_FBRD_bit at UART6_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART6_FBRD_bit at UART6_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART6_FBRD_bit at UART6_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART6_FBRD_bit at UART6_FBRD.B5;

sfr unsigned long   volatile UART6_LCRH           absolute 0x4001202C;
    sbit  UART_LCRH_BRK_UART6_LCRH_bit at UART6_LCRH.B0;
    sbit  UART_LCRH_PEN_UART6_LCRH_bit at UART6_LCRH.B1;
    sbit  UART_LCRH_EPS_UART6_LCRH_bit at UART6_LCRH.B2;
    sbit  UART_LCRH_STP2_UART6_LCRH_bit at UART6_LCRH.B3;
    sbit  UART_LCRH_FEN_UART6_LCRH_bit at UART6_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART6_LCRH_bit at UART6_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART6_LCRH_bit at UART6_LCRH.B6;
    sbit  UART_LCRH_SPS_UART6_LCRH_bit at UART6_LCRH.B7;

sfr unsigned long   volatile UART6_CTL            absolute 0x40012030;
    sbit  UART_CTL_UARTEN_UART6_CTL_bit at UART6_CTL.B0;
    sbit  UART_CTL_SIREN_UART6_CTL_bit at UART6_CTL.B1;
    sbit  UART_CTL_SIRLP_UART6_CTL_bit at UART6_CTL.B2;
    sbit  UART_CTL_SMART_UART6_CTL_bit at UART6_CTL.B3;
    sbit  UART_CTL_EOT_UART6_CTL_bit at UART6_CTL.B4;
    sbit  UART_CTL_HSE_UART6_CTL_bit at UART6_CTL.B5;
    sbit  UART_CTL_LBE_UART6_CTL_bit at UART6_CTL.B7;
    sbit  UART_CTL_TXE_UART6_CTL_bit at UART6_CTL.B8;
    sbit  UART_CTL_RXE_UART6_CTL_bit at UART6_CTL.B9;
    sbit  UART_CTL_DTR_UART6_CTL_bit at UART6_CTL.B10;
    sbit  UART_CTL_RTS_UART6_CTL_bit at UART6_CTL.B11;
    sbit  UART_CTL_RTSEN_UART6_CTL_bit at UART6_CTL.B14;
    sbit  UART_CTL_CTSEN_UART6_CTL_bit at UART6_CTL.B15;

sfr unsigned long   volatile UART6_IFLS           absolute 0x40012034;
    sbit  UART_IFLS_TX0_UART6_IFLS_bit at UART6_IFLS.B0;
    sbit  UART_IFLS_TX1_UART6_IFLS_bit at UART6_IFLS.B1;
    sbit  UART_IFLS_TX2_UART6_IFLS_bit at UART6_IFLS.B2;
    sbit  UART_IFLS_RX3_UART6_IFLS_bit at UART6_IFLS.B3;
    sbit  UART_IFLS_RX4_UART6_IFLS_bit at UART6_IFLS.B4;
    sbit  UART_IFLS_RX5_UART6_IFLS_bit at UART6_IFLS.B5;

sfr unsigned long   volatile UART6_IM             absolute 0x40012038;
    sbit  UART_IM_RIMIM_UART6_IM_bit at UART6_IM.B0;
    sbit  UART_IM_CTSMIM_UART6_IM_bit at UART6_IM.B1;
    sbit  UART_IM_DCDMIM_UART6_IM_bit at UART6_IM.B2;
    sbit  UART_IM_DSRMIM_UART6_IM_bit at UART6_IM.B3;
    sbit  UART_IM_RXIM_UART6_IM_bit at UART6_IM.B4;
    sbit  UART_IM_TXIM_UART6_IM_bit at UART6_IM.B5;
    sbit  UART_IM_RTIM_UART6_IM_bit at UART6_IM.B6;
    sbit  UART_IM_FEIM_UART6_IM_bit at UART6_IM.B7;
    sbit  UART_IM_PEIM_UART6_IM_bit at UART6_IM.B8;
    sbit  UART_IM_BEIM_UART6_IM_bit at UART6_IM.B9;
    sbit  UART_IM_OEIM_UART6_IM_bit at UART6_IM.B10;
    sbit  UART_IM_EOTIM_UART6_IM_bit at UART6_IM.B11;
    sbit  UART_IM_9BITIM_UART6_IM_bit at UART6_IM.B12;
    sbit  UART_IM_DMARXIM_UART6_IM_bit at UART6_IM.B16;
    sbit  UART_IM_DMATXIM_UART6_IM_bit at UART6_IM.B17;

sfr unsigned long   volatile UART6_RIS            absolute 0x4001203C;
    sbit  UART_RIS_RIRIS_UART6_RIS_bit at UART6_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART6_RIS_bit at UART6_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART6_RIS_bit at UART6_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART6_RIS_bit at UART6_RIS.B3;
    sbit  UART_RIS_RXRIS_UART6_RIS_bit at UART6_RIS.B4;
    sbit  UART_RIS_TXRIS_UART6_RIS_bit at UART6_RIS.B5;
    sbit  UART_RIS_RTRIS_UART6_RIS_bit at UART6_RIS.B6;
    sbit  UART_RIS_FERIS_UART6_RIS_bit at UART6_RIS.B7;
    sbit  UART_RIS_PERIS_UART6_RIS_bit at UART6_RIS.B8;
    sbit  UART_RIS_BERIS_UART6_RIS_bit at UART6_RIS.B9;
    sbit  UART_RIS_OERIS_UART6_RIS_bit at UART6_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART6_RIS_bit at UART6_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART6_RIS_bit at UART6_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART6_RIS_bit at UART6_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART6_RIS_bit at UART6_RIS.B17;

sfr unsigned long   volatile UART6_MIS            absolute 0x40012040;
    sbit  UART_MIS_RIMIS_UART6_MIS_bit at UART6_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART6_MIS_bit at UART6_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART6_MIS_bit at UART6_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART6_MIS_bit at UART6_MIS.B3;
    sbit  UART_MIS_RXMIS_UART6_MIS_bit at UART6_MIS.B4;
    sbit  UART_MIS_TXMIS_UART6_MIS_bit at UART6_MIS.B5;
    sbit  UART_MIS_RTMIS_UART6_MIS_bit at UART6_MIS.B6;
    sbit  UART_MIS_FEMIS_UART6_MIS_bit at UART6_MIS.B7;
    sbit  UART_MIS_PEMIS_UART6_MIS_bit at UART6_MIS.B8;
    sbit  UART_MIS_BEMIS_UART6_MIS_bit at UART6_MIS.B9;
    sbit  UART_MIS_OEMIS_UART6_MIS_bit at UART6_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART6_MIS_bit at UART6_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART6_MIS_bit at UART6_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART6_MIS_bit at UART6_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART6_MIS_bit at UART6_MIS.B17;

sfr unsigned long   volatile UART6_ICR            absolute 0x40012044;
    sbit  UART_ICR_RIMIC_UART6_ICR_bit at UART6_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART6_ICR_bit at UART6_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART6_ICR_bit at UART6_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART6_ICR_bit at UART6_ICR.B3;
    sbit  UART_ICR_RXIC_UART6_ICR_bit at UART6_ICR.B4;
    sbit  UART_ICR_TXIC_UART6_ICR_bit at UART6_ICR.B5;
    sbit  UART_ICR_RTIC_UART6_ICR_bit at UART6_ICR.B6;
    sbit  UART_ICR_FEIC_UART6_ICR_bit at UART6_ICR.B7;
    sbit  UART_ICR_PEIC_UART6_ICR_bit at UART6_ICR.B8;
    sbit  UART_ICR_BEIC_UART6_ICR_bit at UART6_ICR.B9;
    sbit  UART_ICR_OEIC_UART6_ICR_bit at UART6_ICR.B10;
    sbit  UART_ICR_EOTIC_UART6_ICR_bit at UART6_ICR.B11;
    sbit  UART_ICR_9BITIC_UART6_ICR_bit at UART6_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART6_ICR_bit at UART6_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART6_ICR_bit at UART6_ICR.B17;

sfr unsigned long   volatile UART6_DMACTL         absolute 0x40012048;
    sbit  UART_DMACTL_RXDMAE_UART6_DMACTL_bit at UART6_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART6_DMACTL_bit at UART6_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART6_DMACTL_bit at UART6_DMACTL.B2;

sfr unsigned long   volatile UART6__9BITADDR      absolute 0x400120A4;
    sbit  UART_9BITADDR_ADDR0_UART6__9BITADDR_bit at UART6__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART6__9BITADDR_bit at UART6__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART6__9BITADDR_bit at UART6__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART6__9BITADDR_bit at UART6__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART6__9BITADDR_bit at UART6__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART6__9BITADDR_bit at UART6__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART6__9BITADDR_bit at UART6__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART6__9BITADDR_bit at UART6__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART6__9BITADDR_bit at UART6__9BITADDR.B15;

sfr unsigned long   volatile UART6__9BITAMASK     absolute 0x400120A8;
    sbit  UART_9BITAMASK_MASK0_UART6__9BITAMASK_bit at UART6__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART6__9BITAMASK_bit at UART6__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART6__9BITAMASK_bit at UART6__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART6__9BITAMASK_bit at UART6__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART6__9BITAMASK_bit at UART6__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART6__9BITAMASK_bit at UART6__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART6__9BITAMASK_bit at UART6__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART6__9BITAMASK_bit at UART6__9BITAMASK.B7;

sfr unsigned long   volatile UART6_PP             absolute 0x40012FC0;
    sbit  UART_PP_SC_UART6_PP_bit at UART6_PP.B0;
    sbit  UART_PP_NB_UART6_PP_bit at UART6_PP.B1;
    sbit  UART_PP_MS_UART6_PP_bit at UART6_PP.B2;
    sbit  UART_PP_MSE_UART6_PP_bit at UART6_PP.B3;

sfr unsigned long   volatile UART6_CC             absolute 0x40012FC8;
    sbit  UART_CC_CS0_UART6_CC_bit at UART6_CC.B0;
    sbit  UART_CC_CS1_UART6_CC_bit at UART6_CC.B1;
    sbit  UART_CC_CS2_UART6_CC_bit at UART6_CC.B2;
    sbit  UART_CC_CS3_UART6_CC_bit at UART6_CC.B3;

sfr unsigned long   volatile UART7_DR             absolute 0x40013000;
    sbit  UART_DR_DATA0_UART7_DR_bit at UART7_DR.B0;
    sbit  UART_DR_DATA1_UART7_DR_bit at UART7_DR.B1;
    sbit  UART_DR_DATA2_UART7_DR_bit at UART7_DR.B2;
    sbit  UART_DR_DATA3_UART7_DR_bit at UART7_DR.B3;
    sbit  UART_DR_DATA4_UART7_DR_bit at UART7_DR.B4;
    sbit  UART_DR_DATA5_UART7_DR_bit at UART7_DR.B5;
    sbit  UART_DR_DATA6_UART7_DR_bit at UART7_DR.B6;
    sbit  UART_DR_DATA7_UART7_DR_bit at UART7_DR.B7;
    sbit  UART_DR_FE_UART7_DR_bit at UART7_DR.B8;
    sbit  UART_DR_PE_UART7_DR_bit at UART7_DR.B9;
    sbit  UART_DR_BE_UART7_DR_bit at UART7_DR.B10;
    sbit  UART_DR_OE_UART7_DR_bit at UART7_DR.B11;

sfr unsigned long   volatile UART7_RSR            absolute 0x40013004;
    sbit  UART_RSR_FE_UART7_RSR_bit at UART7_RSR.B0;
    sbit  UART_RSR_PE_UART7_RSR_bit at UART7_RSR.B1;
    sbit  UART_RSR_BE_UART7_RSR_bit at UART7_RSR.B2;
    sbit  UART_RSR_OE_UART7_RSR_bit at UART7_RSR.B3;

sfr unsigned long   volatile UART7_ECR            absolute 0x40013004;
    sbit  UART_ECR_DATA0_UART7_ECR_bit at UART7_ECR.B0;
    sbit  UART_ECR_DATA1_UART7_ECR_bit at UART7_ECR.B1;
    sbit  UART_ECR_DATA2_UART7_ECR_bit at UART7_ECR.B2;
    sbit  UART_ECR_DATA3_UART7_ECR_bit at UART7_ECR.B3;
    sbit  UART_ECR_DATA4_UART7_ECR_bit at UART7_ECR.B4;
    sbit  UART_ECR_DATA5_UART7_ECR_bit at UART7_ECR.B5;
    sbit  UART_ECR_DATA6_UART7_ECR_bit at UART7_ECR.B6;
    sbit  UART_ECR_DATA7_UART7_ECR_bit at UART7_ECR.B7;

sfr unsigned long   volatile UART7_FR             absolute 0x40013018;
    sbit  UART_FR_CTS_UART7_FR_bit at UART7_FR.B0;
    sbit  UART_FR_DSR_UART7_FR_bit at UART7_FR.B1;
    sbit  UART_FR_DCD_UART7_FR_bit at UART7_FR.B2;
    sbit  UART_FR_BUSY_UART7_FR_bit at UART7_FR.B3;
    sbit  UART_FR_RXFE_UART7_FR_bit at UART7_FR.B4;
    sbit  UART_FR_TXFF_UART7_FR_bit at UART7_FR.B5;
    sbit  UART_FR_RXFF_UART7_FR_bit at UART7_FR.B6;
    sbit  UART_FR_TXFE_UART7_FR_bit at UART7_FR.B7;
    sbit  UART_FR_RI_UART7_FR_bit at UART7_FR.B8;

sfr unsigned long   volatile UART7_ILPR           absolute 0x40013020;
    sbit  UART_ILPR_ILPDVSR0_UART7_ILPR_bit at UART7_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART7_ILPR_bit at UART7_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART7_ILPR_bit at UART7_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART7_ILPR_bit at UART7_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART7_ILPR_bit at UART7_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART7_ILPR_bit at UART7_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART7_ILPR_bit at UART7_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART7_ILPR_bit at UART7_ILPR.B7;

sfr unsigned long   volatile UART7_IBRD           absolute 0x40013024;
    sbit  UART_IBRD_DIVINT0_UART7_IBRD_bit at UART7_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART7_IBRD_bit at UART7_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART7_IBRD_bit at UART7_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART7_IBRD_bit at UART7_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART7_IBRD_bit at UART7_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART7_IBRD_bit at UART7_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART7_IBRD_bit at UART7_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART7_IBRD_bit at UART7_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART7_IBRD_bit at UART7_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART7_IBRD_bit at UART7_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART7_IBRD_bit at UART7_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART7_IBRD_bit at UART7_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART7_IBRD_bit at UART7_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART7_IBRD_bit at UART7_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART7_IBRD_bit at UART7_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART7_IBRD_bit at UART7_IBRD.B15;

sfr unsigned long   volatile UART7_FBRD           absolute 0x40013028;
    sbit  UART_FBRD_DIVFRAC0_UART7_FBRD_bit at UART7_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART7_FBRD_bit at UART7_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART7_FBRD_bit at UART7_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART7_FBRD_bit at UART7_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART7_FBRD_bit at UART7_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART7_FBRD_bit at UART7_FBRD.B5;

sfr unsigned long   volatile UART7_LCRH           absolute 0x4001302C;
    sbit  UART_LCRH_BRK_UART7_LCRH_bit at UART7_LCRH.B0;
    sbit  UART_LCRH_PEN_UART7_LCRH_bit at UART7_LCRH.B1;
    sbit  UART_LCRH_EPS_UART7_LCRH_bit at UART7_LCRH.B2;
    sbit  UART_LCRH_STP2_UART7_LCRH_bit at UART7_LCRH.B3;
    sbit  UART_LCRH_FEN_UART7_LCRH_bit at UART7_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART7_LCRH_bit at UART7_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART7_LCRH_bit at UART7_LCRH.B6;
    sbit  UART_LCRH_SPS_UART7_LCRH_bit at UART7_LCRH.B7;

sfr unsigned long   volatile UART7_CTL            absolute 0x40013030;
    sbit  UART_CTL_UARTEN_UART7_CTL_bit at UART7_CTL.B0;
    sbit  UART_CTL_SIREN_UART7_CTL_bit at UART7_CTL.B1;
    sbit  UART_CTL_SIRLP_UART7_CTL_bit at UART7_CTL.B2;
    sbit  UART_CTL_SMART_UART7_CTL_bit at UART7_CTL.B3;
    sbit  UART_CTL_EOT_UART7_CTL_bit at UART7_CTL.B4;
    sbit  UART_CTL_HSE_UART7_CTL_bit at UART7_CTL.B5;
    sbit  UART_CTL_LBE_UART7_CTL_bit at UART7_CTL.B7;
    sbit  UART_CTL_TXE_UART7_CTL_bit at UART7_CTL.B8;
    sbit  UART_CTL_RXE_UART7_CTL_bit at UART7_CTL.B9;
    sbit  UART_CTL_DTR_UART7_CTL_bit at UART7_CTL.B10;
    sbit  UART_CTL_RTS_UART7_CTL_bit at UART7_CTL.B11;
    sbit  UART_CTL_RTSEN_UART7_CTL_bit at UART7_CTL.B14;
    sbit  UART_CTL_CTSEN_UART7_CTL_bit at UART7_CTL.B15;

sfr unsigned long   volatile UART7_IFLS           absolute 0x40013034;
    sbit  UART_IFLS_TX0_UART7_IFLS_bit at UART7_IFLS.B0;
    sbit  UART_IFLS_TX1_UART7_IFLS_bit at UART7_IFLS.B1;
    sbit  UART_IFLS_TX2_UART7_IFLS_bit at UART7_IFLS.B2;
    sbit  UART_IFLS_RX3_UART7_IFLS_bit at UART7_IFLS.B3;
    sbit  UART_IFLS_RX4_UART7_IFLS_bit at UART7_IFLS.B4;
    sbit  UART_IFLS_RX5_UART7_IFLS_bit at UART7_IFLS.B5;

sfr unsigned long   volatile UART7_IM             absolute 0x40013038;
    sbit  UART_IM_RIMIM_UART7_IM_bit at UART7_IM.B0;
    sbit  UART_IM_CTSMIM_UART7_IM_bit at UART7_IM.B1;
    sbit  UART_IM_DCDMIM_UART7_IM_bit at UART7_IM.B2;
    sbit  UART_IM_DSRMIM_UART7_IM_bit at UART7_IM.B3;
    sbit  UART_IM_RXIM_UART7_IM_bit at UART7_IM.B4;
    sbit  UART_IM_TXIM_UART7_IM_bit at UART7_IM.B5;
    sbit  UART_IM_RTIM_UART7_IM_bit at UART7_IM.B6;
    sbit  UART_IM_FEIM_UART7_IM_bit at UART7_IM.B7;
    sbit  UART_IM_PEIM_UART7_IM_bit at UART7_IM.B8;
    sbit  UART_IM_BEIM_UART7_IM_bit at UART7_IM.B9;
    sbit  UART_IM_OEIM_UART7_IM_bit at UART7_IM.B10;
    sbit  UART_IM_EOTIM_UART7_IM_bit at UART7_IM.B11;
    sbit  UART_IM_9BITIM_UART7_IM_bit at UART7_IM.B12;
    sbit  UART_IM_DMARXIM_UART7_IM_bit at UART7_IM.B16;
    sbit  UART_IM_DMATXIM_UART7_IM_bit at UART7_IM.B17;

sfr unsigned long   volatile UART7_RIS            absolute 0x4001303C;
    sbit  UART_RIS_RIRIS_UART7_RIS_bit at UART7_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART7_RIS_bit at UART7_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART7_RIS_bit at UART7_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART7_RIS_bit at UART7_RIS.B3;
    sbit  UART_RIS_RXRIS_UART7_RIS_bit at UART7_RIS.B4;
    sbit  UART_RIS_TXRIS_UART7_RIS_bit at UART7_RIS.B5;
    sbit  UART_RIS_RTRIS_UART7_RIS_bit at UART7_RIS.B6;
    sbit  UART_RIS_FERIS_UART7_RIS_bit at UART7_RIS.B7;
    sbit  UART_RIS_PERIS_UART7_RIS_bit at UART7_RIS.B8;
    sbit  UART_RIS_BERIS_UART7_RIS_bit at UART7_RIS.B9;
    sbit  UART_RIS_OERIS_UART7_RIS_bit at UART7_RIS.B10;
    sbit  UART_RIS_EOTRIS_UART7_RIS_bit at UART7_RIS.B11;
    sbit  UART_RIS_9BITRIS_UART7_RIS_bit at UART7_RIS.B12;
    sbit  UART_RIS_DMARXRIS_UART7_RIS_bit at UART7_RIS.B16;
    sbit  UART_RIS_DMATXRIS_UART7_RIS_bit at UART7_RIS.B17;

sfr unsigned long   volatile UART7_MIS            absolute 0x40013040;
    sbit  UART_MIS_RIMIS_UART7_MIS_bit at UART7_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART7_MIS_bit at UART7_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART7_MIS_bit at UART7_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART7_MIS_bit at UART7_MIS.B3;
    sbit  UART_MIS_RXMIS_UART7_MIS_bit at UART7_MIS.B4;
    sbit  UART_MIS_TXMIS_UART7_MIS_bit at UART7_MIS.B5;
    sbit  UART_MIS_RTMIS_UART7_MIS_bit at UART7_MIS.B6;
    sbit  UART_MIS_FEMIS_UART7_MIS_bit at UART7_MIS.B7;
    sbit  UART_MIS_PEMIS_UART7_MIS_bit at UART7_MIS.B8;
    sbit  UART_MIS_BEMIS_UART7_MIS_bit at UART7_MIS.B9;
    sbit  UART_MIS_OEMIS_UART7_MIS_bit at UART7_MIS.B10;
    sbit  UART_MIS_EOTMIS_UART7_MIS_bit at UART7_MIS.B11;
    sbit  UART_MIS_9BITMIS_UART7_MIS_bit at UART7_MIS.B12;
    sbit  UART_MIS_DMARXMIS_UART7_MIS_bit at UART7_MIS.B16;
    sbit  UART_MIS_DMATXMIS_UART7_MIS_bit at UART7_MIS.B17;

sfr unsigned long   volatile UART7_ICR            absolute 0x40013044;
    sbit  UART_ICR_RIMIC_UART7_ICR_bit at UART7_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART7_ICR_bit at UART7_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART7_ICR_bit at UART7_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART7_ICR_bit at UART7_ICR.B3;
    sbit  UART_ICR_RXIC_UART7_ICR_bit at UART7_ICR.B4;
    sbit  UART_ICR_TXIC_UART7_ICR_bit at UART7_ICR.B5;
    sbit  UART_ICR_RTIC_UART7_ICR_bit at UART7_ICR.B6;
    sbit  UART_ICR_FEIC_UART7_ICR_bit at UART7_ICR.B7;
    sbit  UART_ICR_PEIC_UART7_ICR_bit at UART7_ICR.B8;
    sbit  UART_ICR_BEIC_UART7_ICR_bit at UART7_ICR.B9;
    sbit  UART_ICR_OEIC_UART7_ICR_bit at UART7_ICR.B10;
    sbit  UART_ICR_EOTIC_UART7_ICR_bit at UART7_ICR.B11;
    sbit  UART_ICR_9BITIC_UART7_ICR_bit at UART7_ICR.B12;
    sbit  UART_ICR_DMARXIC_UART7_ICR_bit at UART7_ICR.B16;
    sbit  UART_ICR_DMATXIC_UART7_ICR_bit at UART7_ICR.B17;

sfr unsigned long   volatile UART7_DMACTL         absolute 0x40013048;
    sbit  UART_DMACTL_RXDMAE_UART7_DMACTL_bit at UART7_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART7_DMACTL_bit at UART7_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART7_DMACTL_bit at UART7_DMACTL.B2;

sfr unsigned long   volatile UART7__9BITADDR      absolute 0x400130A4;
    sbit  UART_9BITADDR_ADDR0_UART7__9BITADDR_bit at UART7__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART7__9BITADDR_bit at UART7__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART7__9BITADDR_bit at UART7__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART7__9BITADDR_bit at UART7__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART7__9BITADDR_bit at UART7__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART7__9BITADDR_bit at UART7__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART7__9BITADDR_bit at UART7__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART7__9BITADDR_bit at UART7__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART7__9BITADDR_bit at UART7__9BITADDR.B15;

sfr unsigned long   volatile UART7__9BITAMASK     absolute 0x400130A8;
    sbit  UART_9BITAMASK_MASK0_UART7__9BITAMASK_bit at UART7__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART7__9BITAMASK_bit at UART7__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART7__9BITAMASK_bit at UART7__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART7__9BITAMASK_bit at UART7__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART7__9BITAMASK_bit at UART7__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART7__9BITAMASK_bit at UART7__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART7__9BITAMASK_bit at UART7__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART7__9BITAMASK_bit at UART7__9BITAMASK.B7;

sfr unsigned long   volatile UART7_PP             absolute 0x40013FC0;
    sbit  UART_PP_SC_UART7_PP_bit at UART7_PP.B0;
    sbit  UART_PP_NB_UART7_PP_bit at UART7_PP.B1;
    sbit  UART_PP_MS_UART7_PP_bit at UART7_PP.B2;
    sbit  UART_PP_MSE_UART7_PP_bit at UART7_PP.B3;

sfr unsigned long   volatile UART7_CC             absolute 0x40013FC8;
    sbit  UART_CC_CS0_UART7_CC_bit at UART7_CC.B0;
    sbit  UART_CC_CS1_UART7_CC_bit at UART7_CC.B1;
    sbit  UART_CC_CS2_UART7_CC_bit at UART7_CC.B2;
    sbit  UART_CC_CS3_UART7_CC_bit at UART7_CC.B3;

sfr unsigned long   volatile I2C0_MSA             absolute 0x40020000;
    const register unsigned short int I2C_MSA_RS = 0;
    sbit  I2C_MSA_RS_bit at I2C0_MSA.B0;
    const register unsigned short int I2C_MSA_SA1 = 1;
    sbit  I2C_MSA_SA1_bit at I2C0_MSA.B1;
    const register unsigned short int I2C_MSA_SA2 = 2;
    sbit  I2C_MSA_SA2_bit at I2C0_MSA.B2;
    const register unsigned short int I2C_MSA_SA3 = 3;
    sbit  I2C_MSA_SA3_bit at I2C0_MSA.B3;
    const register unsigned short int I2C_MSA_SA4 = 4;
    sbit  I2C_MSA_SA4_bit at I2C0_MSA.B4;
    const register unsigned short int I2C_MSA_SA5 = 5;
    sbit  I2C_MSA_SA5_bit at I2C0_MSA.B5;
    const register unsigned short int I2C_MSA_SA6 = 6;
    sbit  I2C_MSA_SA6_bit at I2C0_MSA.B6;
    const register unsigned short int I2C_MSA_SA7 = 7;
    sbit  I2C_MSA_SA7_bit at I2C0_MSA.B7;

sfr unsigned long   volatile I2C0_MCS             absolute 0x40020004;
    const register unsigned short int I2C_MCS_RUN = 0;
    sbit  I2C_MCS_RUN_bit at I2C0_MCS.B0;
    const register unsigned short int I2C_MCS_START = 1;
    sbit  I2C_MCS_START_bit at I2C0_MCS.B1;
    const register unsigned short int I2C_MCS_ADRACK = 2;
    sbit  I2C_MCS_ADRACK_bit at I2C0_MCS.B2;
    const register unsigned short int I2C_MCS_ACK = 3;
    sbit  I2C_MCS_ACK_bit at I2C0_MCS.B3;
    const register unsigned short int I2C_MCS_ARBLST = 4;
    sbit  I2C_MCS_ARBLST_bit at I2C0_MCS.B4;
    const register unsigned short int I2C_MCS_IDLE = 5;
    sbit  I2C_MCS_IDLE_bit at I2C0_MCS.B5;
    const register unsigned short int I2C_MCS_BURST = 6;
    sbit  I2C_MCS_BURST_bit at I2C0_MCS.B6;
    const register unsigned short int I2C_MCS_CLKTO = 7;
    sbit  I2C_MCS_CLKTO_bit at I2C0_MCS.B7;
    const register unsigned short int I2C_MCS_ACTDMATX = 30;
    sbit  I2C_MCS_ACTDMATX_bit at I2C0_MCS.B30;
    const register unsigned short int I2C_MCS_ACTDMARX = 31;
    sbit  I2C_MCS_ACTDMARX_bit at I2C0_MCS.B31;

    const register unsigned short int I2C_MCS_BUSY = 0;
    sbit  I2C_MCS_BUSY_bit at I2C0_MCS.B0;
    const register unsigned short int I2C_MCS_ERROR = 1;
    sbit  I2C_MCS_ERROR_bit at I2C0_MCS.B1;
    const register unsigned short int I2C_MCS_STOP = 2;
    sbit  I2C_MCS_STOP_bit at I2C0_MCS.B2;
    const register unsigned short int I2C_MCS_DATACK = 3;
    sbit  I2C_MCS_DATACK_bit at I2C0_MCS.B3;
    const register unsigned short int I2C_MCS_HS = 4;
    sbit  I2C_MCS_HS_bit at I2C0_MCS.B4;
    const register unsigned short int I2C_MCS_QCMD = 5;
    sbit  I2C_MCS_QCMD_bit at I2C0_MCS.B5;
    const register unsigned short int I2C_MCS_BUSBSY = 6;
    sbit  I2C_MCS_BUSBSY_bit at I2C0_MCS.B6;

sfr unsigned long   volatile I2C0_MDR             absolute 0x40020008;
    const register unsigned short int I2C_MDR_DATA0 = 0;
    sbit  I2C_MDR_DATA0_bit at I2C0_MDR.B0;
    const register unsigned short int I2C_MDR_DATA1 = 1;
    sbit  I2C_MDR_DATA1_bit at I2C0_MDR.B1;
    const register unsigned short int I2C_MDR_DATA2 = 2;
    sbit  I2C_MDR_DATA2_bit at I2C0_MDR.B2;
    const register unsigned short int I2C_MDR_DATA3 = 3;
    sbit  I2C_MDR_DATA3_bit at I2C0_MDR.B3;
    const register unsigned short int I2C_MDR_DATA4 = 4;
    sbit  I2C_MDR_DATA4_bit at I2C0_MDR.B4;
    const register unsigned short int I2C_MDR_DATA5 = 5;
    sbit  I2C_MDR_DATA5_bit at I2C0_MDR.B5;
    const register unsigned short int I2C_MDR_DATA6 = 6;
    sbit  I2C_MDR_DATA6_bit at I2C0_MDR.B6;
    const register unsigned short int I2C_MDR_DATA7 = 7;
    sbit  I2C_MDR_DATA7_bit at I2C0_MDR.B7;

sfr unsigned long   volatile I2C0_MTPR            absolute 0x4002000C;
    const register unsigned short int I2C_MTPR_TPR0 = 0;
    sbit  I2C_MTPR_TPR0_bit at I2C0_MTPR.B0;
    const register unsigned short int I2C_MTPR_TPR1 = 1;
    sbit  I2C_MTPR_TPR1_bit at I2C0_MTPR.B1;
    const register unsigned short int I2C_MTPR_TPR2 = 2;
    sbit  I2C_MTPR_TPR2_bit at I2C0_MTPR.B2;
    const register unsigned short int I2C_MTPR_TPR3 = 3;
    sbit  I2C_MTPR_TPR3_bit at I2C0_MTPR.B3;
    const register unsigned short int I2C_MTPR_TPR4 = 4;
    sbit  I2C_MTPR_TPR4_bit at I2C0_MTPR.B4;
    const register unsigned short int I2C_MTPR_TPR5 = 5;
    sbit  I2C_MTPR_TPR5_bit at I2C0_MTPR.B5;
    const register unsigned short int I2C_MTPR_TPR6 = 6;
    sbit  I2C_MTPR_TPR6_bit at I2C0_MTPR.B6;
    const register unsigned short int I2C_MTPR_HS = 7;
    sbit  I2C_MTPR_HS_bit at I2C0_MTPR.B7;
    const register unsigned short int I2C_MTPR_PULSEL16 = 16;
    sbit  I2C_MTPR_PULSEL16_bit at I2C0_MTPR.B16;
    const register unsigned short int I2C_MTPR_PULSEL17 = 17;
    sbit  I2C_MTPR_PULSEL17_bit at I2C0_MTPR.B17;
    const register unsigned short int I2C_MTPR_PULSEL18 = 18;
    sbit  I2C_MTPR_PULSEL18_bit at I2C0_MTPR.B18;

sfr unsigned long   volatile I2C0_MIMR            absolute 0x40020010;
    const register unsigned short int I2C_MIMR_IM = 0;
    sbit  I2C_MIMR_IM_bit at I2C0_MIMR.B0;
    const register unsigned short int I2C_MIMR_CLKIM = 1;
    sbit  I2C_MIMR_CLKIM_bit at I2C0_MIMR.B1;
    const register unsigned short int I2C_MIMR_DMARXIM = 2;
    sbit  I2C_MIMR_DMARXIM_bit at I2C0_MIMR.B2;
    const register unsigned short int I2C_MIMR_DMATXIM = 3;
    sbit  I2C_MIMR_DMATXIM_bit at I2C0_MIMR.B3;
    const register unsigned short int I2C_MIMR_NACKIM = 4;
    sbit  I2C_MIMR_NACKIM_bit at I2C0_MIMR.B4;
    const register unsigned short int I2C_MIMR_STARTIM = 5;
    sbit  I2C_MIMR_STARTIM_bit at I2C0_MIMR.B5;
    const register unsigned short int I2C_MIMR_STOPIM = 6;
    sbit  I2C_MIMR_STOPIM_bit at I2C0_MIMR.B6;
    const register unsigned short int I2C_MIMR_ARBLOSTIM = 7;
    sbit  I2C_MIMR_ARBLOSTIM_bit at I2C0_MIMR.B7;
    const register unsigned short int I2C_MIMR_TXIM = 8;
    sbit  I2C_MIMR_TXIM_bit at I2C0_MIMR.B8;
    const register unsigned short int I2C_MIMR_RXIM = 9;
    sbit  I2C_MIMR_RXIM_bit at I2C0_MIMR.B9;
    const register unsigned short int I2C_MIMR_TXFEIM = 10;
    sbit  I2C_MIMR_TXFEIM_bit at I2C0_MIMR.B10;
    const register unsigned short int I2C_MIMR_RXFFIM = 11;
    sbit  I2C_MIMR_RXFFIM_bit at I2C0_MIMR.B11;

sfr unsigned long   volatile I2C0_MRIS            absolute 0x40020014;
    const register unsigned short int I2C_MRIS_RIS = 0;
    sbit  I2C_MRIS_RIS_bit at I2C0_MRIS.B0;
    const register unsigned short int I2C_MRIS_CLKRIS = 1;
    sbit  I2C_MRIS_CLKRIS_bit at I2C0_MRIS.B1;
    const register unsigned short int I2C_MRIS_DMARXRIS = 2;
    sbit  I2C_MRIS_DMARXRIS_bit at I2C0_MRIS.B2;
    const register unsigned short int I2C_MRIS_DMATXRIS = 3;
    sbit  I2C_MRIS_DMATXRIS_bit at I2C0_MRIS.B3;
    const register unsigned short int I2C_MRIS_NACKRIS = 4;
    sbit  I2C_MRIS_NACKRIS_bit at I2C0_MRIS.B4;
    const register unsigned short int I2C_MRIS_STARTRIS = 5;
    sbit  I2C_MRIS_STARTRIS_bit at I2C0_MRIS.B5;
    const register unsigned short int I2C_MRIS_STOPRIS = 6;
    sbit  I2C_MRIS_STOPRIS_bit at I2C0_MRIS.B6;
    const register unsigned short int I2C_MRIS_ARBLOSTRIS = 7;
    sbit  I2C_MRIS_ARBLOSTRIS_bit at I2C0_MRIS.B7;
    const register unsigned short int I2C_MRIS_TXRIS = 8;
    sbit  I2C_MRIS_TXRIS_bit at I2C0_MRIS.B8;
    const register unsigned short int I2C_MRIS_RXRIS = 9;
    sbit  I2C_MRIS_RXRIS_bit at I2C0_MRIS.B9;
    const register unsigned short int I2C_MRIS_TXFERIS = 10;
    sbit  I2C_MRIS_TXFERIS_bit at I2C0_MRIS.B10;
    const register unsigned short int I2C_MRIS_RXFFRIS = 11;
    sbit  I2C_MRIS_RXFFRIS_bit at I2C0_MRIS.B11;

sfr unsigned long   volatile I2C0_MMIS            absolute 0x40020018;
    const register unsigned short int I2C_MMIS_MIS = 0;
    sbit  I2C_MMIS_MIS_bit at I2C0_MMIS.B0;
    const register unsigned short int I2C_MMIS_CLKMIS = 1;
    sbit  I2C_MMIS_CLKMIS_bit at I2C0_MMIS.B1;
    const register unsigned short int I2C_MMIS_DMARXMIS = 2;
    sbit  I2C_MMIS_DMARXMIS_bit at I2C0_MMIS.B2;
    const register unsigned short int I2C_MMIS_DMATXMIS = 3;
    sbit  I2C_MMIS_DMATXMIS_bit at I2C0_MMIS.B3;
    const register unsigned short int I2C_MMIS_NACKMIS = 4;
    sbit  I2C_MMIS_NACKMIS_bit at I2C0_MMIS.B4;
    const register unsigned short int I2C_MMIS_STARTMIS = 5;
    sbit  I2C_MMIS_STARTMIS_bit at I2C0_MMIS.B5;
    const register unsigned short int I2C_MMIS_STOPMIS = 6;
    sbit  I2C_MMIS_STOPMIS_bit at I2C0_MMIS.B6;
    const register unsigned short int I2C_MMIS_ARBLOSTMIS = 7;
    sbit  I2C_MMIS_ARBLOSTMIS_bit at I2C0_MMIS.B7;
    const register unsigned short int I2C_MMIS_TXMIS = 8;
    sbit  I2C_MMIS_TXMIS_bit at I2C0_MMIS.B8;
    const register unsigned short int I2C_MMIS_RXMIS = 9;
    sbit  I2C_MMIS_RXMIS_bit at I2C0_MMIS.B9;
    const register unsigned short int I2C_MMIS_TXFEMIS = 10;
    sbit  I2C_MMIS_TXFEMIS_bit at I2C0_MMIS.B10;
    const register unsigned short int I2C_MMIS_RXFFMIS = 11;
    sbit  I2C_MMIS_RXFFMIS_bit at I2C0_MMIS.B11;

sfr unsigned long   volatile I2C0_MICR            absolute 0x4002001C;
    const register unsigned short int I2C_MICR_IC = 0;
    sbit  I2C_MICR_IC_bit at I2C0_MICR.B0;
    const register unsigned short int I2C_MICR_CLKIC = 1;
    sbit  I2C_MICR_CLKIC_bit at I2C0_MICR.B1;
    const register unsigned short int I2C_MICR_DMARXIC = 2;
    sbit  I2C_MICR_DMARXIC_bit at I2C0_MICR.B2;
    const register unsigned short int I2C_MICR_DMATXIC = 3;
    sbit  I2C_MICR_DMATXIC_bit at I2C0_MICR.B3;
    const register unsigned short int I2C_MICR_NACKIC = 4;
    sbit  I2C_MICR_NACKIC_bit at I2C0_MICR.B4;
    const register unsigned short int I2C_MICR_STARTIC = 5;
    sbit  I2C_MICR_STARTIC_bit at I2C0_MICR.B5;
    const register unsigned short int I2C_MICR_STOPIC = 6;
    sbit  I2C_MICR_STOPIC_bit at I2C0_MICR.B6;
    const register unsigned short int I2C_MICR_ARBLOSTIC = 7;
    sbit  I2C_MICR_ARBLOSTIC_bit at I2C0_MICR.B7;
    const register unsigned short int I2C_MICR_TXIC = 8;
    sbit  I2C_MICR_TXIC_bit at I2C0_MICR.B8;
    const register unsigned short int I2C_MICR_RXIC = 9;
    sbit  I2C_MICR_RXIC_bit at I2C0_MICR.B9;
    const register unsigned short int I2C_MICR_TXFEIC = 10;
    sbit  I2C_MICR_TXFEIC_bit at I2C0_MICR.B10;
    const register unsigned short int I2C_MICR_RXFFIC = 11;
    sbit  I2C_MICR_RXFFIC_bit at I2C0_MICR.B11;

sfr unsigned long   volatile I2C0_MCR             absolute 0x40020020;
    const register unsigned short int I2C_MCR_LPBK = 0;
    sbit  I2C_MCR_LPBK_bit at I2C0_MCR.B0;
    const register unsigned short int I2C_MCR_MFE = 4;
    sbit  I2C_MCR_MFE_bit at I2C0_MCR.B4;
    const register unsigned short int I2C_MCR_SFE = 5;
    sbit  I2C_MCR_SFE_bit at I2C0_MCR.B5;

sfr unsigned long   volatile I2C0_MCLKOCNT        absolute 0x40020024;
    const register unsigned short int I2C_MCLKOCNT_CNTL0 = 0;
    sbit  I2C_MCLKOCNT_CNTL0_bit at I2C0_MCLKOCNT.B0;
    const register unsigned short int I2C_MCLKOCNT_CNTL1 = 1;
    sbit  I2C_MCLKOCNT_CNTL1_bit at I2C0_MCLKOCNT.B1;
    const register unsigned short int I2C_MCLKOCNT_CNTL2 = 2;
    sbit  I2C_MCLKOCNT_CNTL2_bit at I2C0_MCLKOCNT.B2;
    const register unsigned short int I2C_MCLKOCNT_CNTL3 = 3;
    sbit  I2C_MCLKOCNT_CNTL3_bit at I2C0_MCLKOCNT.B3;
    const register unsigned short int I2C_MCLKOCNT_CNTL4 = 4;
    sbit  I2C_MCLKOCNT_CNTL4_bit at I2C0_MCLKOCNT.B4;
    const register unsigned short int I2C_MCLKOCNT_CNTL5 = 5;
    sbit  I2C_MCLKOCNT_CNTL5_bit at I2C0_MCLKOCNT.B5;
    const register unsigned short int I2C_MCLKOCNT_CNTL6 = 6;
    sbit  I2C_MCLKOCNT_CNTL6_bit at I2C0_MCLKOCNT.B6;
    const register unsigned short int I2C_MCLKOCNT_CNTL7 = 7;
    sbit  I2C_MCLKOCNT_CNTL7_bit at I2C0_MCLKOCNT.B7;

sfr unsigned long   volatile I2C0_MBMON           absolute 0x4002002C;
    const register unsigned short int I2C_MBMON_SCL = 0;
    sbit  I2C_MBMON_SCL_bit at I2C0_MBMON.B0;
    const register unsigned short int I2C_MBMON_SDA = 1;
    sbit  I2C_MBMON_SDA_bit at I2C0_MBMON.B1;

sfr unsigned long   volatile I2C0_MBLEN           absolute 0x40020030;
    const register unsigned short int I2C_MBLEN_CNTL0 = 0;
    sbit  I2C_MBLEN_CNTL0_bit at I2C0_MBLEN.B0;
    const register unsigned short int I2C_MBLEN_CNTL1 = 1;
    sbit  I2C_MBLEN_CNTL1_bit at I2C0_MBLEN.B1;
    const register unsigned short int I2C_MBLEN_CNTL2 = 2;
    sbit  I2C_MBLEN_CNTL2_bit at I2C0_MBLEN.B2;
    const register unsigned short int I2C_MBLEN_CNTL3 = 3;
    sbit  I2C_MBLEN_CNTL3_bit at I2C0_MBLEN.B3;
    const register unsigned short int I2C_MBLEN_CNTL4 = 4;
    sbit  I2C_MBLEN_CNTL4_bit at I2C0_MBLEN.B4;
    const register unsigned short int I2C_MBLEN_CNTL5 = 5;
    sbit  I2C_MBLEN_CNTL5_bit at I2C0_MBLEN.B5;
    const register unsigned short int I2C_MBLEN_CNTL6 = 6;
    sbit  I2C_MBLEN_CNTL6_bit at I2C0_MBLEN.B6;
    const register unsigned short int I2C_MBLEN_CNTL7 = 7;
    sbit  I2C_MBLEN_CNTL7_bit at I2C0_MBLEN.B7;

sfr unsigned long   volatile I2C0_MBCNT           absolute 0x40020034;
    const register unsigned short int I2C_MBCNT_CNTL0 = 0;
    sbit  I2C_MBCNT_CNTL0_bit at I2C0_MBCNT.B0;
    const register unsigned short int I2C_MBCNT_CNTL1 = 1;
    sbit  I2C_MBCNT_CNTL1_bit at I2C0_MBCNT.B1;
    const register unsigned short int I2C_MBCNT_CNTL2 = 2;
    sbit  I2C_MBCNT_CNTL2_bit at I2C0_MBCNT.B2;
    const register unsigned short int I2C_MBCNT_CNTL3 = 3;
    sbit  I2C_MBCNT_CNTL3_bit at I2C0_MBCNT.B3;
    const register unsigned short int I2C_MBCNT_CNTL4 = 4;
    sbit  I2C_MBCNT_CNTL4_bit at I2C0_MBCNT.B4;
    const register unsigned short int I2C_MBCNT_CNTL5 = 5;
    sbit  I2C_MBCNT_CNTL5_bit at I2C0_MBCNT.B5;
    const register unsigned short int I2C_MBCNT_CNTL6 = 6;
    sbit  I2C_MBCNT_CNTL6_bit at I2C0_MBCNT.B6;
    const register unsigned short int I2C_MBCNT_CNTL7 = 7;
    sbit  I2C_MBCNT_CNTL7_bit at I2C0_MBCNT.B7;

sfr unsigned long   volatile I2C0_SOAR            absolute 0x40020800;
    const register unsigned short int I2C_SOAR_OAR0 = 0;
    sbit  I2C_SOAR_OAR0_bit at I2C0_SOAR.B0;
    const register unsigned short int I2C_SOAR_OAR1 = 1;
    sbit  I2C_SOAR_OAR1_bit at I2C0_SOAR.B1;
    const register unsigned short int I2C_SOAR_OAR2 = 2;
    sbit  I2C_SOAR_OAR2_bit at I2C0_SOAR.B2;
    const register unsigned short int I2C_SOAR_OAR3 = 3;
    sbit  I2C_SOAR_OAR3_bit at I2C0_SOAR.B3;
    const register unsigned short int I2C_SOAR_OAR4 = 4;
    sbit  I2C_SOAR_OAR4_bit at I2C0_SOAR.B4;
    const register unsigned short int I2C_SOAR_OAR5 = 5;
    sbit  I2C_SOAR_OAR5_bit at I2C0_SOAR.B5;
    const register unsigned short int I2C_SOAR_OAR6 = 6;
    sbit  I2C_SOAR_OAR6_bit at I2C0_SOAR.B6;

sfr unsigned long   volatile I2C0_SCSR            absolute 0x40020804;
    const register unsigned short int I2C_SCSR_RREQ = 0;
    sbit  I2C_SCSR_RREQ_bit at I2C0_SCSR.B0;
    const register unsigned short int I2C_SCSR_TXFIFO = 1;
    sbit  I2C_SCSR_TXFIFO_bit at I2C0_SCSR.B1;
    const register unsigned short int I2C_SCSR_FBR = 2;
    sbit  I2C_SCSR_FBR_bit at I2C0_SCSR.B2;
    const register unsigned short int I2C_SCSR_OAR2SEL = 3;
    sbit  I2C_SCSR_OAR2SEL_bit at I2C0_SCSR.B3;
    const register unsigned short int I2C_SCSR_QCMDST = 4;
    sbit  I2C_SCSR_QCMDST_bit at I2C0_SCSR.B4;
    const register unsigned short int I2C_SCSR_QCMDRW = 5;
    sbit  I2C_SCSR_QCMDRW_bit at I2C0_SCSR.B5;
    const register unsigned short int I2C_SCSR_ACTDMATX = 30;
    sbit  I2C_SCSR_ACTDMATX_bit at I2C0_SCSR.B30;
    const register unsigned short int I2C_SCSR_ACTDMARX = 31;
    sbit  I2C_SCSR_ACTDMARX_bit at I2C0_SCSR.B31;

    const register unsigned short int I2C_SCSR_DA = 0;
    sbit  I2C_SCSR_DA_bit at I2C0_SCSR.B0;
    const register unsigned short int I2C_SCSR_TREQ = 1;
    sbit  I2C_SCSR_TREQ_bit at I2C0_SCSR.B1;
    const register unsigned short int I2C_SCSR_RXFIFO = 2;
    sbit  I2C_SCSR_RXFIFO_bit at I2C0_SCSR.B2;

sfr unsigned long   volatile I2C0_SDR             absolute 0x40020808;
    const register unsigned short int I2C_SDR_DATA0 = 0;
    sbit  I2C_SDR_DATA0_bit at I2C0_SDR.B0;
    const register unsigned short int I2C_SDR_DATA1 = 1;
    sbit  I2C_SDR_DATA1_bit at I2C0_SDR.B1;
    const register unsigned short int I2C_SDR_DATA2 = 2;
    sbit  I2C_SDR_DATA2_bit at I2C0_SDR.B2;
    const register unsigned short int I2C_SDR_DATA3 = 3;
    sbit  I2C_SDR_DATA3_bit at I2C0_SDR.B3;
    const register unsigned short int I2C_SDR_DATA4 = 4;
    sbit  I2C_SDR_DATA4_bit at I2C0_SDR.B4;
    const register unsigned short int I2C_SDR_DATA5 = 5;
    sbit  I2C_SDR_DATA5_bit at I2C0_SDR.B5;
    const register unsigned short int I2C_SDR_DATA6 = 6;
    sbit  I2C_SDR_DATA6_bit at I2C0_SDR.B6;
    const register unsigned short int I2C_SDR_DATA7 = 7;
    sbit  I2C_SDR_DATA7_bit at I2C0_SDR.B7;

sfr unsigned long   volatile I2C0_SIMR            absolute 0x4002080C;
    const register unsigned short int I2C_SIMR_DATAIM = 0;
    sbit  I2C_SIMR_DATAIM_bit at I2C0_SIMR.B0;
    const register unsigned short int I2C_SIMR_STARTIM = 1;
    sbit  I2C_SIMR_STARTIM_bit at I2C0_SIMR.B1;
    const register unsigned short int I2C_SIMR_STOPIM = 2;
    sbit  I2C_SIMR_STOPIM_bit at I2C0_SIMR.B2;
    const register unsigned short int I2C_SIMR_DMARXIM = 3;
    sbit  I2C_SIMR_DMARXIM_bit at I2C0_SIMR.B3;
    const register unsigned short int I2C_SIMR_DMATXIM = 4;
    sbit  I2C_SIMR_DMATXIM_bit at I2C0_SIMR.B4;
    const register unsigned short int I2C_SIMR_TXIM = 5;
    sbit  I2C_SIMR_TXIM_bit at I2C0_SIMR.B5;
    const register unsigned short int I2C_SIMR_RXIM = 6;
    sbit  I2C_SIMR_RXIM_bit at I2C0_SIMR.B6;
    const register unsigned short int I2C_SIMR_TXFEIM = 7;
    sbit  I2C_SIMR_TXFEIM_bit at I2C0_SIMR.B7;
    const register unsigned short int I2C_SIMR_RXFFIM = 8;
    sbit  I2C_SIMR_RXFFIM_bit at I2C0_SIMR.B8;

sfr unsigned long   volatile I2C0_SRIS            absolute 0x40020810;
    const register unsigned short int I2C_SRIS_DATARIS = 0;
    sbit  I2C_SRIS_DATARIS_bit at I2C0_SRIS.B0;
    const register unsigned short int I2C_SRIS_STARTRIS = 1;
    sbit  I2C_SRIS_STARTRIS_bit at I2C0_SRIS.B1;
    const register unsigned short int I2C_SRIS_STOPRIS = 2;
    sbit  I2C_SRIS_STOPRIS_bit at I2C0_SRIS.B2;
    const register unsigned short int I2C_SRIS_DMARXRIS = 3;
    sbit  I2C_SRIS_DMARXRIS_bit at I2C0_SRIS.B3;
    const register unsigned short int I2C_SRIS_DMATXRIS = 4;
    sbit  I2C_SRIS_DMATXRIS_bit at I2C0_SRIS.B4;
    const register unsigned short int I2C_SRIS_TXRIS = 5;
    sbit  I2C_SRIS_TXRIS_bit at I2C0_SRIS.B5;
    const register unsigned short int I2C_SRIS_RXRIS = 6;
    sbit  I2C_SRIS_RXRIS_bit at I2C0_SRIS.B6;
    const register unsigned short int I2C_SRIS_TXFERIS = 7;
    sbit  I2C_SRIS_TXFERIS_bit at I2C0_SRIS.B7;
    const register unsigned short int I2C_SRIS_RXFFRIS = 8;
    sbit  I2C_SRIS_RXFFRIS_bit at I2C0_SRIS.B8;

sfr unsigned long   volatile I2C0_SMIS            absolute 0x40020814;
    const register unsigned short int I2C_SMIS_DATAMIS = 0;
    sbit  I2C_SMIS_DATAMIS_bit at I2C0_SMIS.B0;
    const register unsigned short int I2C_SMIS_STARTMIS = 1;
    sbit  I2C_SMIS_STARTMIS_bit at I2C0_SMIS.B1;
    const register unsigned short int I2C_SMIS_STOPMIS = 2;
    sbit  I2C_SMIS_STOPMIS_bit at I2C0_SMIS.B2;
    const register unsigned short int I2C_SMIS_DMARXMIS = 3;
    sbit  I2C_SMIS_DMARXMIS_bit at I2C0_SMIS.B3;
    const register unsigned short int I2C_SMIS_DMATXMIS = 4;
    sbit  I2C_SMIS_DMATXMIS_bit at I2C0_SMIS.B4;
    const register unsigned short int I2C_SMIS_TXMIS = 5;
    sbit  I2C_SMIS_TXMIS_bit at I2C0_SMIS.B5;
    const register unsigned short int I2C_SMIS_RXMIS = 6;
    sbit  I2C_SMIS_RXMIS_bit at I2C0_SMIS.B6;
    const register unsigned short int I2C_SMIS_TXFEMIS = 7;
    sbit  I2C_SMIS_TXFEMIS_bit at I2C0_SMIS.B7;
    const register unsigned short int I2C_SMIS_RXFFMIS = 8;
    sbit  I2C_SMIS_RXFFMIS_bit at I2C0_SMIS.B8;

sfr unsigned long   volatile I2C0_SICR            absolute 0x40020818;
    const register unsigned short int I2C_SICR_DATAIC = 0;
    sbit  I2C_SICR_DATAIC_bit at I2C0_SICR.B0;
    const register unsigned short int I2C_SICR_STARTIC = 1;
    sbit  I2C_SICR_STARTIC_bit at I2C0_SICR.B1;
    const register unsigned short int I2C_SICR_STOPIC = 2;
    sbit  I2C_SICR_STOPIC_bit at I2C0_SICR.B2;
    const register unsigned short int I2C_SICR_DMARXIC = 3;
    sbit  I2C_SICR_DMARXIC_bit at I2C0_SICR.B3;
    const register unsigned short int I2C_SICR_DMATXIC = 4;
    sbit  I2C_SICR_DMATXIC_bit at I2C0_SICR.B4;
    const register unsigned short int I2C_SICR_TXIC = 5;
    sbit  I2C_SICR_TXIC_bit at I2C0_SICR.B5;
    const register unsigned short int I2C_SICR_RXIC = 6;
    sbit  I2C_SICR_RXIC_bit at I2C0_SICR.B6;
    const register unsigned short int I2C_SICR_TXFEIC = 7;
    sbit  I2C_SICR_TXFEIC_bit at I2C0_SICR.B7;
    const register unsigned short int I2C_SICR_RXFFIC = 8;
    sbit  I2C_SICR_RXFFIC_bit at I2C0_SICR.B8;

sfr unsigned long   volatile I2C0_SOAR2           absolute 0x4002081C;
    const register unsigned short int I2C_SOAR2_OAR20 = 0;
    sbit  I2C_SOAR2_OAR20_bit at I2C0_SOAR2.B0;
    const register unsigned short int I2C_SOAR2_OAR21 = 1;
    sbit  I2C_SOAR2_OAR21_bit at I2C0_SOAR2.B1;
    const register unsigned short int I2C_SOAR2_OAR22 = 2;
    sbit  I2C_SOAR2_OAR22_bit at I2C0_SOAR2.B2;
    const register unsigned short int I2C_SOAR2_OAR23 = 3;
    sbit  I2C_SOAR2_OAR23_bit at I2C0_SOAR2.B3;
    const register unsigned short int I2C_SOAR2_OAR24 = 4;
    sbit  I2C_SOAR2_OAR24_bit at I2C0_SOAR2.B4;
    const register unsigned short int I2C_SOAR2_OAR25 = 5;
    sbit  I2C_SOAR2_OAR25_bit at I2C0_SOAR2.B5;
    const register unsigned short int I2C_SOAR2_OAR26 = 6;
    sbit  I2C_SOAR2_OAR26_bit at I2C0_SOAR2.B6;
    const register unsigned short int I2C_SOAR2_OAR2EN = 7;
    sbit  I2C_SOAR2_OAR2EN_bit at I2C0_SOAR2.B7;

sfr unsigned long   volatile I2C0_SACKCTL         absolute 0x40020820;
    const register unsigned short int I2C_SACKCTL_ACKOEN = 0;
    sbit  I2C_SACKCTL_ACKOEN_bit at I2C0_SACKCTL.B0;
    const register unsigned short int I2C_SACKCTL_ACKOVAL = 1;
    sbit  I2C_SACKCTL_ACKOVAL_bit at I2C0_SACKCTL.B1;

sfr unsigned long   volatile I2C0_FIFODATA        absolute 0x40020F00;
    const register unsigned short int I2C_FIFODATA_DATA0 = 0;
    sbit  I2C_FIFODATA_DATA0_bit at I2C0_FIFODATA.B0;
    const register unsigned short int I2C_FIFODATA_DATA1 = 1;
    sbit  I2C_FIFODATA_DATA1_bit at I2C0_FIFODATA.B1;
    const register unsigned short int I2C_FIFODATA_DATA2 = 2;
    sbit  I2C_FIFODATA_DATA2_bit at I2C0_FIFODATA.B2;
    const register unsigned short int I2C_FIFODATA_DATA3 = 3;
    sbit  I2C_FIFODATA_DATA3_bit at I2C0_FIFODATA.B3;
    const register unsigned short int I2C_FIFODATA_DATA4 = 4;
    sbit  I2C_FIFODATA_DATA4_bit at I2C0_FIFODATA.B4;
    const register unsigned short int I2C_FIFODATA_DATA5 = 5;
    sbit  I2C_FIFODATA_DATA5_bit at I2C0_FIFODATA.B5;
    const register unsigned short int I2C_FIFODATA_DATA6 = 6;
    sbit  I2C_FIFODATA_DATA6_bit at I2C0_FIFODATA.B6;
    const register unsigned short int I2C_FIFODATA_DATA7 = 7;
    sbit  I2C_FIFODATA_DATA7_bit at I2C0_FIFODATA.B7;

sfr unsigned long   volatile I2C0_FIFOCTL         absolute 0x40020F04;
    const register unsigned short int I2C_FIFOCTL_TXTRIG0 = 0;
    sbit  I2C_FIFOCTL_TXTRIG0_bit at I2C0_FIFOCTL.B0;
    const register unsigned short int I2C_FIFOCTL_TXTRIG1 = 1;
    sbit  I2C_FIFOCTL_TXTRIG1_bit at I2C0_FIFOCTL.B1;
    const register unsigned short int I2C_FIFOCTL_TXTRIG2 = 2;
    sbit  I2C_FIFOCTL_TXTRIG2_bit at I2C0_FIFOCTL.B2;
    const register unsigned short int I2C_FIFOCTL_DMATXENA = 13;
    sbit  I2C_FIFOCTL_DMATXENA_bit at I2C0_FIFOCTL.B13;
    const register unsigned short int I2C_FIFOCTL_TXFLUSH = 14;
    sbit  I2C_FIFOCTL_TXFLUSH_bit at I2C0_FIFOCTL.B14;
    const register unsigned short int I2C_FIFOCTL_TXASGNMT = 15;
    sbit  I2C_FIFOCTL_TXASGNMT_bit at I2C0_FIFOCTL.B15;
    const register unsigned short int I2C_FIFOCTL_RXTRIG16 = 16;
    sbit  I2C_FIFOCTL_RXTRIG16_bit at I2C0_FIFOCTL.B16;
    const register unsigned short int I2C_FIFOCTL_RXTRIG17 = 17;
    sbit  I2C_FIFOCTL_RXTRIG17_bit at I2C0_FIFOCTL.B17;
    const register unsigned short int I2C_FIFOCTL_RXTRIG18 = 18;
    sbit  I2C_FIFOCTL_RXTRIG18_bit at I2C0_FIFOCTL.B18;
    const register unsigned short int I2C_FIFOCTL_DMARXENA = 29;
    sbit  I2C_FIFOCTL_DMARXENA_bit at I2C0_FIFOCTL.B29;
    const register unsigned short int I2C_FIFOCTL_RXFLUSH = 30;
    sbit  I2C_FIFOCTL_RXFLUSH_bit at I2C0_FIFOCTL.B30;
    const register unsigned short int I2C_FIFOCTL_RXASGNMT = 31;
    sbit  I2C_FIFOCTL_RXASGNMT_bit at I2C0_FIFOCTL.B31;

sfr unsigned long   volatile I2C0_FIFOSTATUS      absolute 0x40020F08;
    const register unsigned short int I2C_FIFOSTATUS_TXFE = 0;
    sbit  I2C_FIFOSTATUS_TXFE_bit at I2C0_FIFOSTATUS.B0;
    const register unsigned short int I2C_FIFOSTATUS_TXFF = 1;
    sbit  I2C_FIFOSTATUS_TXFF_bit at I2C0_FIFOSTATUS.B1;
    const register unsigned short int I2C_FIFOSTATUS_TXBLWTRIG = 2;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_bit at I2C0_FIFOSTATUS.B2;
    const register unsigned short int I2C_FIFOSTATUS_RXFE = 16;
    sbit  I2C_FIFOSTATUS_RXFE_bit at I2C0_FIFOSTATUS.B16;
    const register unsigned short int I2C_FIFOSTATUS_RXFF = 17;
    sbit  I2C_FIFOSTATUS_RXFF_bit at I2C0_FIFOSTATUS.B17;
    const register unsigned short int I2C_FIFOSTATUS_RXABVTRIG = 18;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_bit at I2C0_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C0_PP              absolute 0x40020FC0;
    const register unsigned short int I2C_PP_HS = 0;
    sbit  I2C_PP_HS_bit at I2C0_PP.B0;

sfr unsigned long   volatile I2C0_PC              absolute 0x40020FC4;
    const register unsigned short int I2C_PC_HS = 0;
    sbit  I2C_PC_HS_bit at I2C0_PC.B0;

sfr unsigned long   volatile I2C1_MSA             absolute 0x40021000;
    sbit  I2C_MSA_RS_I2C1_MSA_bit at I2C1_MSA.B0;
    sbit  I2C_MSA_SA1_I2C1_MSA_bit at I2C1_MSA.B1;
    sbit  I2C_MSA_SA2_I2C1_MSA_bit at I2C1_MSA.B2;
    sbit  I2C_MSA_SA3_I2C1_MSA_bit at I2C1_MSA.B3;
    sbit  I2C_MSA_SA4_I2C1_MSA_bit at I2C1_MSA.B4;
    sbit  I2C_MSA_SA5_I2C1_MSA_bit at I2C1_MSA.B5;
    sbit  I2C_MSA_SA6_I2C1_MSA_bit at I2C1_MSA.B6;
    sbit  I2C_MSA_SA7_I2C1_MSA_bit at I2C1_MSA.B7;

sfr unsigned long   volatile I2C1_MCS             absolute 0x40021004;
    sbit  I2C_MCS_RUN_I2C1_MCS_bit at I2C1_MCS.B0;
    sbit  I2C_MCS_START_I2C1_MCS_bit at I2C1_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C1_MCS_bit at I2C1_MCS.B2;
    sbit  I2C_MCS_ACK_I2C1_MCS_bit at I2C1_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C1_MCS_bit at I2C1_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C1_MCS_bit at I2C1_MCS.B5;
    sbit  I2C_MCS_BURST_I2C1_MCS_bit at I2C1_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C1_MCS_bit at I2C1_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C1_MCS_bit at I2C1_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C1_MCS_bit at I2C1_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C1_MCS_bit at I2C1_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C1_MCS_bit at I2C1_MCS.B1;
    sbit  I2C_MCS_STOP_I2C1_MCS_bit at I2C1_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C1_MCS_bit at I2C1_MCS.B3;
    sbit  I2C_MCS_HS_I2C1_MCS_bit at I2C1_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C1_MCS_bit at I2C1_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C1_MCS_bit at I2C1_MCS.B6;

sfr unsigned long   volatile I2C1_MDR             absolute 0x40021008;
    sbit  I2C_MDR_DATA0_I2C1_MDR_bit at I2C1_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C1_MDR_bit at I2C1_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C1_MDR_bit at I2C1_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C1_MDR_bit at I2C1_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C1_MDR_bit at I2C1_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C1_MDR_bit at I2C1_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C1_MDR_bit at I2C1_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C1_MDR_bit at I2C1_MDR.B7;

sfr unsigned long   volatile I2C1_MTPR            absolute 0x4002100C;
    sbit  I2C_MTPR_TPR0_I2C1_MTPR_bit at I2C1_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C1_MTPR_bit at I2C1_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C1_MTPR_bit at I2C1_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C1_MTPR_bit at I2C1_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C1_MTPR_bit at I2C1_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C1_MTPR_bit at I2C1_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C1_MTPR_bit at I2C1_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C1_MTPR_bit at I2C1_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C1_MTPR_bit at I2C1_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C1_MTPR_bit at I2C1_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C1_MTPR_bit at I2C1_MTPR.B18;

sfr unsigned long   volatile I2C1_MIMR            absolute 0x40021010;
    sbit  I2C_MIMR_IM_I2C1_MIMR_bit at I2C1_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C1_MIMR_bit at I2C1_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C1_MIMR_bit at I2C1_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C1_MIMR_bit at I2C1_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C1_MIMR_bit at I2C1_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C1_MIMR_bit at I2C1_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C1_MIMR_bit at I2C1_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C1_MIMR_bit at I2C1_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C1_MIMR_bit at I2C1_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C1_MIMR_bit at I2C1_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C1_MIMR_bit at I2C1_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C1_MIMR_bit at I2C1_MIMR.B11;

sfr unsigned long   volatile I2C1_MRIS            absolute 0x40021014;
    sbit  I2C_MRIS_RIS_I2C1_MRIS_bit at I2C1_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C1_MRIS_bit at I2C1_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C1_MRIS_bit at I2C1_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C1_MRIS_bit at I2C1_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C1_MRIS_bit at I2C1_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C1_MRIS_bit at I2C1_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C1_MRIS_bit at I2C1_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C1_MRIS_bit at I2C1_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C1_MRIS_bit at I2C1_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C1_MRIS_bit at I2C1_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C1_MRIS_bit at I2C1_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C1_MRIS_bit at I2C1_MRIS.B11;

sfr unsigned long   volatile I2C1_MMIS            absolute 0x40021018;
    sbit  I2C_MMIS_MIS_I2C1_MMIS_bit at I2C1_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C1_MMIS_bit at I2C1_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C1_MMIS_bit at I2C1_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C1_MMIS_bit at I2C1_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C1_MMIS_bit at I2C1_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C1_MMIS_bit at I2C1_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C1_MMIS_bit at I2C1_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C1_MMIS_bit at I2C1_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C1_MMIS_bit at I2C1_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C1_MMIS_bit at I2C1_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C1_MMIS_bit at I2C1_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C1_MMIS_bit at I2C1_MMIS.B11;

sfr unsigned long   volatile I2C1_MICR            absolute 0x4002101C;
    sbit  I2C_MICR_IC_I2C1_MICR_bit at I2C1_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C1_MICR_bit at I2C1_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C1_MICR_bit at I2C1_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C1_MICR_bit at I2C1_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C1_MICR_bit at I2C1_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C1_MICR_bit at I2C1_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C1_MICR_bit at I2C1_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C1_MICR_bit at I2C1_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C1_MICR_bit at I2C1_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C1_MICR_bit at I2C1_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C1_MICR_bit at I2C1_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C1_MICR_bit at I2C1_MICR.B11;

sfr unsigned long   volatile I2C1_MCR             absolute 0x40021020;
    sbit  I2C_MCR_LPBK_I2C1_MCR_bit at I2C1_MCR.B0;
    sbit  I2C_MCR_MFE_I2C1_MCR_bit at I2C1_MCR.B4;
    sbit  I2C_MCR_SFE_I2C1_MCR_bit at I2C1_MCR.B5;

sfr unsigned long   volatile I2C1_MCLKOCNT        absolute 0x40021024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B7;

sfr unsigned long   volatile I2C1_MBMON           absolute 0x4002102C;
    sbit  I2C_MBMON_SCL_I2C1_MBMON_bit at I2C1_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C1_MBMON_bit at I2C1_MBMON.B1;

sfr unsigned long   volatile I2C1_MBLEN           absolute 0x40021030;
    sbit  I2C_MBLEN_CNTL0_I2C1_MBLEN_bit at I2C1_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C1_MBLEN_bit at I2C1_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C1_MBLEN_bit at I2C1_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C1_MBLEN_bit at I2C1_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C1_MBLEN_bit at I2C1_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C1_MBLEN_bit at I2C1_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C1_MBLEN_bit at I2C1_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C1_MBLEN_bit at I2C1_MBLEN.B7;

sfr unsigned long   volatile I2C1_MBCNT           absolute 0x40021034;
    sbit  I2C_MBCNT_CNTL0_I2C1_MBCNT_bit at I2C1_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C1_MBCNT_bit at I2C1_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C1_MBCNT_bit at I2C1_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C1_MBCNT_bit at I2C1_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C1_MBCNT_bit at I2C1_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C1_MBCNT_bit at I2C1_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C1_MBCNT_bit at I2C1_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C1_MBCNT_bit at I2C1_MBCNT.B7;

sfr unsigned long   volatile I2C1_SOAR            absolute 0x40021800;
    sbit  I2C_SOAR_OAR0_I2C1_SOAR_bit at I2C1_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C1_SOAR_bit at I2C1_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C1_SOAR_bit at I2C1_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C1_SOAR_bit at I2C1_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C1_SOAR_bit at I2C1_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C1_SOAR_bit at I2C1_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C1_SOAR_bit at I2C1_SOAR.B6;

sfr unsigned long   volatile I2C1_SCSR            absolute 0x40021804;
    sbit  I2C_SCSR_RREQ_I2C1_SCSR_bit at I2C1_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C1_SCSR_bit at I2C1_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C1_SCSR_bit at I2C1_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C1_SCSR_bit at I2C1_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C1_SCSR_bit at I2C1_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C1_SCSR_bit at I2C1_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C1_SCSR_bit at I2C1_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C1_SCSR_bit at I2C1_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C1_SCSR_bit at I2C1_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C1_SCSR_bit at I2C1_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C1_SCSR_bit at I2C1_SCSR.B2;

sfr unsigned long   volatile I2C1_SDR             absolute 0x40021808;
    sbit  I2C_SDR_DATA0_I2C1_SDR_bit at I2C1_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C1_SDR_bit at I2C1_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C1_SDR_bit at I2C1_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C1_SDR_bit at I2C1_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C1_SDR_bit at I2C1_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C1_SDR_bit at I2C1_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C1_SDR_bit at I2C1_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C1_SDR_bit at I2C1_SDR.B7;

sfr unsigned long   volatile I2C1_SIMR            absolute 0x4002180C;
    sbit  I2C_SIMR_DATAIM_I2C1_SIMR_bit at I2C1_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C1_SIMR_bit at I2C1_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C1_SIMR_bit at I2C1_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C1_SIMR_bit at I2C1_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C1_SIMR_bit at I2C1_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C1_SIMR_bit at I2C1_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C1_SIMR_bit at I2C1_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C1_SIMR_bit at I2C1_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C1_SIMR_bit at I2C1_SIMR.B8;

sfr unsigned long   volatile I2C1_SRIS            absolute 0x40021810;
    sbit  I2C_SRIS_DATARIS_I2C1_SRIS_bit at I2C1_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C1_SRIS_bit at I2C1_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C1_SRIS_bit at I2C1_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C1_SRIS_bit at I2C1_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C1_SRIS_bit at I2C1_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C1_SRIS_bit at I2C1_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C1_SRIS_bit at I2C1_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C1_SRIS_bit at I2C1_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C1_SRIS_bit at I2C1_SRIS.B8;

sfr unsigned long   volatile I2C1_SMIS            absolute 0x40021814;
    sbit  I2C_SMIS_DATAMIS_I2C1_SMIS_bit at I2C1_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C1_SMIS_bit at I2C1_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C1_SMIS_bit at I2C1_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C1_SMIS_bit at I2C1_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C1_SMIS_bit at I2C1_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C1_SMIS_bit at I2C1_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C1_SMIS_bit at I2C1_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C1_SMIS_bit at I2C1_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C1_SMIS_bit at I2C1_SMIS.B8;

sfr unsigned long   volatile I2C1_SICR            absolute 0x40021818;
    sbit  I2C_SICR_DATAIC_I2C1_SICR_bit at I2C1_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C1_SICR_bit at I2C1_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C1_SICR_bit at I2C1_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C1_SICR_bit at I2C1_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C1_SICR_bit at I2C1_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C1_SICR_bit at I2C1_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C1_SICR_bit at I2C1_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C1_SICR_bit at I2C1_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C1_SICR_bit at I2C1_SICR.B8;

sfr unsigned long   volatile I2C1_SOAR2           absolute 0x4002181C;
    sbit  I2C_SOAR2_OAR20_I2C1_SOAR2_bit at I2C1_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C1_SOAR2_bit at I2C1_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C1_SOAR2_bit at I2C1_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C1_SOAR2_bit at I2C1_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C1_SOAR2_bit at I2C1_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C1_SOAR2_bit at I2C1_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C1_SOAR2_bit at I2C1_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C1_SOAR2_bit at I2C1_SOAR2.B7;

sfr unsigned long   volatile I2C1_SACKCTL         absolute 0x40021820;
    sbit  I2C_SACKCTL_ACKOEN_I2C1_SACKCTL_bit at I2C1_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C1_SACKCTL_bit at I2C1_SACKCTL.B1;

sfr unsigned long   volatile I2C1_FIFODATA        absolute 0x40021F00;
    sbit  I2C_FIFODATA_DATA0_I2C1_FIFODATA_bit at I2C1_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C1_FIFODATA_bit at I2C1_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C1_FIFODATA_bit at I2C1_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C1_FIFODATA_bit at I2C1_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C1_FIFODATA_bit at I2C1_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C1_FIFODATA_bit at I2C1_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C1_FIFODATA_bit at I2C1_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C1_FIFODATA_bit at I2C1_FIFODATA.B7;

sfr unsigned long   volatile I2C1_FIFOCTL         absolute 0x40021F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C1_FIFOCTL_bit at I2C1_FIFOCTL.B31;

sfr unsigned long   volatile I2C1_FIFOSTATUS      absolute 0x40021F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C1_FIFOSTATUS_bit at I2C1_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C1_PP              absolute 0x40021FC0;
    sbit  I2C_PP_HS_I2C1_PP_bit at I2C1_PP.B0;

sfr unsigned long   volatile I2C1_PC              absolute 0x40021FC4;
    sbit  I2C_PC_HS_I2C1_PC_bit at I2C1_PC.B0;

sfr unsigned long   volatile I2C2_MSA             absolute 0x40022000;
    sbit  I2C_MSA_RS_I2C2_MSA_bit at I2C2_MSA.B0;
    sbit  I2C_MSA_SA1_I2C2_MSA_bit at I2C2_MSA.B1;
    sbit  I2C_MSA_SA2_I2C2_MSA_bit at I2C2_MSA.B2;
    sbit  I2C_MSA_SA3_I2C2_MSA_bit at I2C2_MSA.B3;
    sbit  I2C_MSA_SA4_I2C2_MSA_bit at I2C2_MSA.B4;
    sbit  I2C_MSA_SA5_I2C2_MSA_bit at I2C2_MSA.B5;
    sbit  I2C_MSA_SA6_I2C2_MSA_bit at I2C2_MSA.B6;
    sbit  I2C_MSA_SA7_I2C2_MSA_bit at I2C2_MSA.B7;

sfr unsigned long   volatile I2C2_MCS             absolute 0x40022004;
    sbit  I2C_MCS_RUN_I2C2_MCS_bit at I2C2_MCS.B0;
    sbit  I2C_MCS_START_I2C2_MCS_bit at I2C2_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C2_MCS_bit at I2C2_MCS.B2;
    sbit  I2C_MCS_ACK_I2C2_MCS_bit at I2C2_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C2_MCS_bit at I2C2_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C2_MCS_bit at I2C2_MCS.B5;
    sbit  I2C_MCS_BURST_I2C2_MCS_bit at I2C2_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C2_MCS_bit at I2C2_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C2_MCS_bit at I2C2_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C2_MCS_bit at I2C2_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C2_MCS_bit at I2C2_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C2_MCS_bit at I2C2_MCS.B1;
    sbit  I2C_MCS_STOP_I2C2_MCS_bit at I2C2_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C2_MCS_bit at I2C2_MCS.B3;
    sbit  I2C_MCS_HS_I2C2_MCS_bit at I2C2_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C2_MCS_bit at I2C2_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C2_MCS_bit at I2C2_MCS.B6;

sfr unsigned long   volatile I2C2_MDR             absolute 0x40022008;
    sbit  I2C_MDR_DATA0_I2C2_MDR_bit at I2C2_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C2_MDR_bit at I2C2_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C2_MDR_bit at I2C2_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C2_MDR_bit at I2C2_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C2_MDR_bit at I2C2_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C2_MDR_bit at I2C2_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C2_MDR_bit at I2C2_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C2_MDR_bit at I2C2_MDR.B7;

sfr unsigned long   volatile I2C2_MTPR            absolute 0x4002200C;
    sbit  I2C_MTPR_TPR0_I2C2_MTPR_bit at I2C2_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C2_MTPR_bit at I2C2_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C2_MTPR_bit at I2C2_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C2_MTPR_bit at I2C2_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C2_MTPR_bit at I2C2_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C2_MTPR_bit at I2C2_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C2_MTPR_bit at I2C2_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C2_MTPR_bit at I2C2_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C2_MTPR_bit at I2C2_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C2_MTPR_bit at I2C2_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C2_MTPR_bit at I2C2_MTPR.B18;

sfr unsigned long   volatile I2C2_MIMR            absolute 0x40022010;
    sbit  I2C_MIMR_IM_I2C2_MIMR_bit at I2C2_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C2_MIMR_bit at I2C2_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C2_MIMR_bit at I2C2_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C2_MIMR_bit at I2C2_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C2_MIMR_bit at I2C2_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C2_MIMR_bit at I2C2_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C2_MIMR_bit at I2C2_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C2_MIMR_bit at I2C2_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C2_MIMR_bit at I2C2_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C2_MIMR_bit at I2C2_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C2_MIMR_bit at I2C2_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C2_MIMR_bit at I2C2_MIMR.B11;

sfr unsigned long   volatile I2C2_MRIS            absolute 0x40022014;
    sbit  I2C_MRIS_RIS_I2C2_MRIS_bit at I2C2_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C2_MRIS_bit at I2C2_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C2_MRIS_bit at I2C2_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C2_MRIS_bit at I2C2_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C2_MRIS_bit at I2C2_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C2_MRIS_bit at I2C2_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C2_MRIS_bit at I2C2_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C2_MRIS_bit at I2C2_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C2_MRIS_bit at I2C2_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C2_MRIS_bit at I2C2_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C2_MRIS_bit at I2C2_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C2_MRIS_bit at I2C2_MRIS.B11;

sfr unsigned long   volatile I2C2_MMIS            absolute 0x40022018;
    sbit  I2C_MMIS_MIS_I2C2_MMIS_bit at I2C2_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C2_MMIS_bit at I2C2_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C2_MMIS_bit at I2C2_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C2_MMIS_bit at I2C2_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C2_MMIS_bit at I2C2_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C2_MMIS_bit at I2C2_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C2_MMIS_bit at I2C2_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C2_MMIS_bit at I2C2_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C2_MMIS_bit at I2C2_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C2_MMIS_bit at I2C2_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C2_MMIS_bit at I2C2_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C2_MMIS_bit at I2C2_MMIS.B11;

sfr unsigned long   volatile I2C2_MICR            absolute 0x4002201C;
    sbit  I2C_MICR_IC_I2C2_MICR_bit at I2C2_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C2_MICR_bit at I2C2_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C2_MICR_bit at I2C2_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C2_MICR_bit at I2C2_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C2_MICR_bit at I2C2_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C2_MICR_bit at I2C2_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C2_MICR_bit at I2C2_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C2_MICR_bit at I2C2_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C2_MICR_bit at I2C2_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C2_MICR_bit at I2C2_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C2_MICR_bit at I2C2_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C2_MICR_bit at I2C2_MICR.B11;

sfr unsigned long   volatile I2C2_MCR             absolute 0x40022020;
    sbit  I2C_MCR_LPBK_I2C2_MCR_bit at I2C2_MCR.B0;
    sbit  I2C_MCR_MFE_I2C2_MCR_bit at I2C2_MCR.B4;
    sbit  I2C_MCR_SFE_I2C2_MCR_bit at I2C2_MCR.B5;

sfr unsigned long   volatile I2C2_MCLKOCNT        absolute 0x40022024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B7;

sfr unsigned long   volatile I2C2_MBMON           absolute 0x4002202C;
    sbit  I2C_MBMON_SCL_I2C2_MBMON_bit at I2C2_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C2_MBMON_bit at I2C2_MBMON.B1;

sfr unsigned long   volatile I2C2_MBLEN           absolute 0x40022030;
    sbit  I2C_MBLEN_CNTL0_I2C2_MBLEN_bit at I2C2_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C2_MBLEN_bit at I2C2_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C2_MBLEN_bit at I2C2_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C2_MBLEN_bit at I2C2_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C2_MBLEN_bit at I2C2_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C2_MBLEN_bit at I2C2_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C2_MBLEN_bit at I2C2_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C2_MBLEN_bit at I2C2_MBLEN.B7;

sfr unsigned long   volatile I2C2_MBCNT           absolute 0x40022034;
    sbit  I2C_MBCNT_CNTL0_I2C2_MBCNT_bit at I2C2_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C2_MBCNT_bit at I2C2_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C2_MBCNT_bit at I2C2_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C2_MBCNT_bit at I2C2_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C2_MBCNT_bit at I2C2_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C2_MBCNT_bit at I2C2_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C2_MBCNT_bit at I2C2_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C2_MBCNT_bit at I2C2_MBCNT.B7;

sfr unsigned long   volatile I2C2_SOAR            absolute 0x40022800;
    sbit  I2C_SOAR_OAR0_I2C2_SOAR_bit at I2C2_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C2_SOAR_bit at I2C2_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C2_SOAR_bit at I2C2_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C2_SOAR_bit at I2C2_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C2_SOAR_bit at I2C2_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C2_SOAR_bit at I2C2_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C2_SOAR_bit at I2C2_SOAR.B6;

sfr unsigned long   volatile I2C2_SCSR            absolute 0x40022804;
    sbit  I2C_SCSR_RREQ_I2C2_SCSR_bit at I2C2_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C2_SCSR_bit at I2C2_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C2_SCSR_bit at I2C2_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C2_SCSR_bit at I2C2_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C2_SCSR_bit at I2C2_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C2_SCSR_bit at I2C2_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C2_SCSR_bit at I2C2_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C2_SCSR_bit at I2C2_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C2_SCSR_bit at I2C2_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C2_SCSR_bit at I2C2_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C2_SCSR_bit at I2C2_SCSR.B2;

sfr unsigned long   volatile I2C2_SDR             absolute 0x40022808;
    sbit  I2C_SDR_DATA0_I2C2_SDR_bit at I2C2_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C2_SDR_bit at I2C2_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C2_SDR_bit at I2C2_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C2_SDR_bit at I2C2_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C2_SDR_bit at I2C2_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C2_SDR_bit at I2C2_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C2_SDR_bit at I2C2_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C2_SDR_bit at I2C2_SDR.B7;

sfr unsigned long   volatile I2C2_SIMR            absolute 0x4002280C;
    sbit  I2C_SIMR_DATAIM_I2C2_SIMR_bit at I2C2_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C2_SIMR_bit at I2C2_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C2_SIMR_bit at I2C2_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C2_SIMR_bit at I2C2_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C2_SIMR_bit at I2C2_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C2_SIMR_bit at I2C2_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C2_SIMR_bit at I2C2_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C2_SIMR_bit at I2C2_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C2_SIMR_bit at I2C2_SIMR.B8;

sfr unsigned long   volatile I2C2_SRIS            absolute 0x40022810;
    sbit  I2C_SRIS_DATARIS_I2C2_SRIS_bit at I2C2_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C2_SRIS_bit at I2C2_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C2_SRIS_bit at I2C2_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C2_SRIS_bit at I2C2_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C2_SRIS_bit at I2C2_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C2_SRIS_bit at I2C2_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C2_SRIS_bit at I2C2_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C2_SRIS_bit at I2C2_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C2_SRIS_bit at I2C2_SRIS.B8;

sfr unsigned long   volatile I2C2_SMIS            absolute 0x40022814;
    sbit  I2C_SMIS_DATAMIS_I2C2_SMIS_bit at I2C2_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C2_SMIS_bit at I2C2_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C2_SMIS_bit at I2C2_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C2_SMIS_bit at I2C2_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C2_SMIS_bit at I2C2_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C2_SMIS_bit at I2C2_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C2_SMIS_bit at I2C2_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C2_SMIS_bit at I2C2_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C2_SMIS_bit at I2C2_SMIS.B8;

sfr unsigned long   volatile I2C2_SICR            absolute 0x40022818;
    sbit  I2C_SICR_DATAIC_I2C2_SICR_bit at I2C2_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C2_SICR_bit at I2C2_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C2_SICR_bit at I2C2_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C2_SICR_bit at I2C2_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C2_SICR_bit at I2C2_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C2_SICR_bit at I2C2_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C2_SICR_bit at I2C2_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C2_SICR_bit at I2C2_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C2_SICR_bit at I2C2_SICR.B8;

sfr unsigned long   volatile I2C2_SOAR2           absolute 0x4002281C;
    sbit  I2C_SOAR2_OAR20_I2C2_SOAR2_bit at I2C2_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C2_SOAR2_bit at I2C2_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C2_SOAR2_bit at I2C2_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C2_SOAR2_bit at I2C2_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C2_SOAR2_bit at I2C2_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C2_SOAR2_bit at I2C2_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C2_SOAR2_bit at I2C2_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C2_SOAR2_bit at I2C2_SOAR2.B7;

sfr unsigned long   volatile I2C2_SACKCTL         absolute 0x40022820;
    sbit  I2C_SACKCTL_ACKOEN_I2C2_SACKCTL_bit at I2C2_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C2_SACKCTL_bit at I2C2_SACKCTL.B1;

sfr unsigned long   volatile I2C2_FIFODATA        absolute 0x40022F00;
    sbit  I2C_FIFODATA_DATA0_I2C2_FIFODATA_bit at I2C2_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C2_FIFODATA_bit at I2C2_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C2_FIFODATA_bit at I2C2_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C2_FIFODATA_bit at I2C2_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C2_FIFODATA_bit at I2C2_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C2_FIFODATA_bit at I2C2_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C2_FIFODATA_bit at I2C2_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C2_FIFODATA_bit at I2C2_FIFODATA.B7;

sfr unsigned long   volatile I2C2_FIFOCTL         absolute 0x40022F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C2_FIFOCTL_bit at I2C2_FIFOCTL.B31;

sfr unsigned long   volatile I2C2_FIFOSTATUS      absolute 0x40022F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C2_FIFOSTATUS_bit at I2C2_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C2_PP              absolute 0x40022FC0;
    sbit  I2C_PP_HS_I2C2_PP_bit at I2C2_PP.B0;

sfr unsigned long   volatile I2C2_PC              absolute 0x40022FC4;
    sbit  I2C_PC_HS_I2C2_PC_bit at I2C2_PC.B0;

sfr unsigned long   volatile I2C3_MSA             absolute 0x40023000;
    sbit  I2C_MSA_RS_I2C3_MSA_bit at I2C3_MSA.B0;
    sbit  I2C_MSA_SA1_I2C3_MSA_bit at I2C3_MSA.B1;
    sbit  I2C_MSA_SA2_I2C3_MSA_bit at I2C3_MSA.B2;
    sbit  I2C_MSA_SA3_I2C3_MSA_bit at I2C3_MSA.B3;
    sbit  I2C_MSA_SA4_I2C3_MSA_bit at I2C3_MSA.B4;
    sbit  I2C_MSA_SA5_I2C3_MSA_bit at I2C3_MSA.B5;
    sbit  I2C_MSA_SA6_I2C3_MSA_bit at I2C3_MSA.B6;
    sbit  I2C_MSA_SA7_I2C3_MSA_bit at I2C3_MSA.B7;

sfr unsigned long   volatile I2C3_MCS             absolute 0x40023004;
    sbit  I2C_MCS_RUN_I2C3_MCS_bit at I2C3_MCS.B0;
    sbit  I2C_MCS_START_I2C3_MCS_bit at I2C3_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C3_MCS_bit at I2C3_MCS.B2;
    sbit  I2C_MCS_ACK_I2C3_MCS_bit at I2C3_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C3_MCS_bit at I2C3_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C3_MCS_bit at I2C3_MCS.B5;
    sbit  I2C_MCS_BURST_I2C3_MCS_bit at I2C3_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C3_MCS_bit at I2C3_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C3_MCS_bit at I2C3_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C3_MCS_bit at I2C3_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C3_MCS_bit at I2C3_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C3_MCS_bit at I2C3_MCS.B1;
    sbit  I2C_MCS_STOP_I2C3_MCS_bit at I2C3_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C3_MCS_bit at I2C3_MCS.B3;
    sbit  I2C_MCS_HS_I2C3_MCS_bit at I2C3_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C3_MCS_bit at I2C3_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C3_MCS_bit at I2C3_MCS.B6;

sfr unsigned long   volatile I2C3_MDR             absolute 0x40023008;
    sbit  I2C_MDR_DATA0_I2C3_MDR_bit at I2C3_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C3_MDR_bit at I2C3_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C3_MDR_bit at I2C3_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C3_MDR_bit at I2C3_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C3_MDR_bit at I2C3_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C3_MDR_bit at I2C3_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C3_MDR_bit at I2C3_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C3_MDR_bit at I2C3_MDR.B7;

sfr unsigned long   volatile I2C3_MTPR            absolute 0x4002300C;
    sbit  I2C_MTPR_TPR0_I2C3_MTPR_bit at I2C3_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C3_MTPR_bit at I2C3_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C3_MTPR_bit at I2C3_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C3_MTPR_bit at I2C3_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C3_MTPR_bit at I2C3_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C3_MTPR_bit at I2C3_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C3_MTPR_bit at I2C3_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C3_MTPR_bit at I2C3_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C3_MTPR_bit at I2C3_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C3_MTPR_bit at I2C3_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C3_MTPR_bit at I2C3_MTPR.B18;

sfr unsigned long   volatile I2C3_MIMR            absolute 0x40023010;
    sbit  I2C_MIMR_IM_I2C3_MIMR_bit at I2C3_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C3_MIMR_bit at I2C3_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C3_MIMR_bit at I2C3_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C3_MIMR_bit at I2C3_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C3_MIMR_bit at I2C3_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C3_MIMR_bit at I2C3_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C3_MIMR_bit at I2C3_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C3_MIMR_bit at I2C3_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C3_MIMR_bit at I2C3_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C3_MIMR_bit at I2C3_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C3_MIMR_bit at I2C3_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C3_MIMR_bit at I2C3_MIMR.B11;

sfr unsigned long   volatile I2C3_MRIS            absolute 0x40023014;
    sbit  I2C_MRIS_RIS_I2C3_MRIS_bit at I2C3_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C3_MRIS_bit at I2C3_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C3_MRIS_bit at I2C3_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C3_MRIS_bit at I2C3_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C3_MRIS_bit at I2C3_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C3_MRIS_bit at I2C3_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C3_MRIS_bit at I2C3_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C3_MRIS_bit at I2C3_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C3_MRIS_bit at I2C3_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C3_MRIS_bit at I2C3_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C3_MRIS_bit at I2C3_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C3_MRIS_bit at I2C3_MRIS.B11;

sfr unsigned long   volatile I2C3_MMIS            absolute 0x40023018;
    sbit  I2C_MMIS_MIS_I2C3_MMIS_bit at I2C3_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C3_MMIS_bit at I2C3_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C3_MMIS_bit at I2C3_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C3_MMIS_bit at I2C3_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C3_MMIS_bit at I2C3_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C3_MMIS_bit at I2C3_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C3_MMIS_bit at I2C3_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C3_MMIS_bit at I2C3_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C3_MMIS_bit at I2C3_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C3_MMIS_bit at I2C3_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C3_MMIS_bit at I2C3_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C3_MMIS_bit at I2C3_MMIS.B11;

sfr unsigned long   volatile I2C3_MICR            absolute 0x4002301C;
    sbit  I2C_MICR_IC_I2C3_MICR_bit at I2C3_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C3_MICR_bit at I2C3_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C3_MICR_bit at I2C3_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C3_MICR_bit at I2C3_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C3_MICR_bit at I2C3_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C3_MICR_bit at I2C3_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C3_MICR_bit at I2C3_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C3_MICR_bit at I2C3_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C3_MICR_bit at I2C3_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C3_MICR_bit at I2C3_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C3_MICR_bit at I2C3_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C3_MICR_bit at I2C3_MICR.B11;

sfr unsigned long   volatile I2C3_MCR             absolute 0x40023020;
    sbit  I2C_MCR_LPBK_I2C3_MCR_bit at I2C3_MCR.B0;
    sbit  I2C_MCR_MFE_I2C3_MCR_bit at I2C3_MCR.B4;
    sbit  I2C_MCR_SFE_I2C3_MCR_bit at I2C3_MCR.B5;

sfr unsigned long   volatile I2C3_MCLKOCNT        absolute 0x40023024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B7;

sfr unsigned long   volatile I2C3_MBMON           absolute 0x4002302C;
    sbit  I2C_MBMON_SCL_I2C3_MBMON_bit at I2C3_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C3_MBMON_bit at I2C3_MBMON.B1;

sfr unsigned long   volatile I2C3_MBLEN           absolute 0x40023030;
    sbit  I2C_MBLEN_CNTL0_I2C3_MBLEN_bit at I2C3_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C3_MBLEN_bit at I2C3_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C3_MBLEN_bit at I2C3_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C3_MBLEN_bit at I2C3_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C3_MBLEN_bit at I2C3_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C3_MBLEN_bit at I2C3_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C3_MBLEN_bit at I2C3_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C3_MBLEN_bit at I2C3_MBLEN.B7;

sfr unsigned long   volatile I2C3_MBCNT           absolute 0x40023034;
    sbit  I2C_MBCNT_CNTL0_I2C3_MBCNT_bit at I2C3_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C3_MBCNT_bit at I2C3_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C3_MBCNT_bit at I2C3_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C3_MBCNT_bit at I2C3_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C3_MBCNT_bit at I2C3_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C3_MBCNT_bit at I2C3_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C3_MBCNT_bit at I2C3_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C3_MBCNT_bit at I2C3_MBCNT.B7;

sfr unsigned long   volatile I2C3_SOAR            absolute 0x40023800;
    sbit  I2C_SOAR_OAR0_I2C3_SOAR_bit at I2C3_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C3_SOAR_bit at I2C3_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C3_SOAR_bit at I2C3_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C3_SOAR_bit at I2C3_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C3_SOAR_bit at I2C3_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C3_SOAR_bit at I2C3_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C3_SOAR_bit at I2C3_SOAR.B6;

sfr unsigned long   volatile I2C3_SCSR            absolute 0x40023804;
    sbit  I2C_SCSR_RREQ_I2C3_SCSR_bit at I2C3_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C3_SCSR_bit at I2C3_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C3_SCSR_bit at I2C3_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C3_SCSR_bit at I2C3_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C3_SCSR_bit at I2C3_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C3_SCSR_bit at I2C3_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C3_SCSR_bit at I2C3_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C3_SCSR_bit at I2C3_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C3_SCSR_bit at I2C3_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C3_SCSR_bit at I2C3_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C3_SCSR_bit at I2C3_SCSR.B2;

sfr unsigned long   volatile I2C3_SDR             absolute 0x40023808;
    sbit  I2C_SDR_DATA0_I2C3_SDR_bit at I2C3_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C3_SDR_bit at I2C3_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C3_SDR_bit at I2C3_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C3_SDR_bit at I2C3_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C3_SDR_bit at I2C3_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C3_SDR_bit at I2C3_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C3_SDR_bit at I2C3_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C3_SDR_bit at I2C3_SDR.B7;

sfr unsigned long   volatile I2C3_SIMR            absolute 0x4002380C;
    sbit  I2C_SIMR_DATAIM_I2C3_SIMR_bit at I2C3_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C3_SIMR_bit at I2C3_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C3_SIMR_bit at I2C3_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C3_SIMR_bit at I2C3_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C3_SIMR_bit at I2C3_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C3_SIMR_bit at I2C3_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C3_SIMR_bit at I2C3_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C3_SIMR_bit at I2C3_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C3_SIMR_bit at I2C3_SIMR.B8;

sfr unsigned long   volatile I2C3_SRIS            absolute 0x40023810;
    sbit  I2C_SRIS_DATARIS_I2C3_SRIS_bit at I2C3_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C3_SRIS_bit at I2C3_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C3_SRIS_bit at I2C3_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C3_SRIS_bit at I2C3_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C3_SRIS_bit at I2C3_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C3_SRIS_bit at I2C3_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C3_SRIS_bit at I2C3_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C3_SRIS_bit at I2C3_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C3_SRIS_bit at I2C3_SRIS.B8;

sfr unsigned long   volatile I2C3_SMIS            absolute 0x40023814;
    sbit  I2C_SMIS_DATAMIS_I2C3_SMIS_bit at I2C3_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C3_SMIS_bit at I2C3_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C3_SMIS_bit at I2C3_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C3_SMIS_bit at I2C3_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C3_SMIS_bit at I2C3_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C3_SMIS_bit at I2C3_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C3_SMIS_bit at I2C3_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C3_SMIS_bit at I2C3_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C3_SMIS_bit at I2C3_SMIS.B8;

sfr unsigned long   volatile I2C3_SICR            absolute 0x40023818;
    sbit  I2C_SICR_DATAIC_I2C3_SICR_bit at I2C3_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C3_SICR_bit at I2C3_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C3_SICR_bit at I2C3_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C3_SICR_bit at I2C3_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C3_SICR_bit at I2C3_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C3_SICR_bit at I2C3_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C3_SICR_bit at I2C3_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C3_SICR_bit at I2C3_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C3_SICR_bit at I2C3_SICR.B8;

sfr unsigned long   volatile I2C3_SOAR2           absolute 0x4002381C;
    sbit  I2C_SOAR2_OAR20_I2C3_SOAR2_bit at I2C3_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C3_SOAR2_bit at I2C3_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C3_SOAR2_bit at I2C3_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C3_SOAR2_bit at I2C3_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C3_SOAR2_bit at I2C3_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C3_SOAR2_bit at I2C3_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C3_SOAR2_bit at I2C3_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C3_SOAR2_bit at I2C3_SOAR2.B7;

sfr unsigned long   volatile I2C3_SACKCTL         absolute 0x40023820;
    sbit  I2C_SACKCTL_ACKOEN_I2C3_SACKCTL_bit at I2C3_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C3_SACKCTL_bit at I2C3_SACKCTL.B1;

sfr unsigned long   volatile I2C3_FIFODATA        absolute 0x40023F00;
    sbit  I2C_FIFODATA_DATA0_I2C3_FIFODATA_bit at I2C3_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C3_FIFODATA_bit at I2C3_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C3_FIFODATA_bit at I2C3_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C3_FIFODATA_bit at I2C3_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C3_FIFODATA_bit at I2C3_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C3_FIFODATA_bit at I2C3_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C3_FIFODATA_bit at I2C3_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C3_FIFODATA_bit at I2C3_FIFODATA.B7;

sfr unsigned long   volatile I2C3_FIFOCTL         absolute 0x40023F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C3_FIFOCTL_bit at I2C3_FIFOCTL.B31;

sfr unsigned long   volatile I2C3_FIFOSTATUS      absolute 0x40023F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C3_FIFOSTATUS_bit at I2C3_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C3_PP              absolute 0x40023FC0;
    sbit  I2C_PP_HS_I2C3_PP_bit at I2C3_PP.B0;

sfr unsigned long   volatile I2C3_PC              absolute 0x40023FC4;
    sbit  I2C_PC_HS_I2C3_PC_bit at I2C3_PC.B0;

sfr unsigned long   volatile PWM0_CTL             absolute 0x40028000;
    const register unsigned short int PWM_CTL_GLOBALSYNC0 = 0;
    sbit  PWM_CTL_GLOBALSYNC0_bit at PWM0_CTL.B0;
    const register unsigned short int PWM_CTL_GLOBALSYNC1 = 1;
    sbit  PWM_CTL_GLOBALSYNC1_bit at PWM0_CTL.B1;
    const register unsigned short int PWM_CTL_GLOBALSYNC2 = 2;
    sbit  PWM_CTL_GLOBALSYNC2_bit at PWM0_CTL.B2;
    const register unsigned short int PWM_CTL_GLOBALSYNC3 = 3;
    sbit  PWM_CTL_GLOBALSYNC3_bit at PWM0_CTL.B3;

sfr unsigned long   volatile PWM0_SYNC            absolute 0x40028004;
    const register unsigned short int PWM_SYNC_SYNC0 = 0;
    sbit  PWM_SYNC_SYNC0_bit at PWM0_SYNC.B0;
    const register unsigned short int PWM_SYNC_SYNC1 = 1;
    sbit  PWM_SYNC_SYNC1_bit at PWM0_SYNC.B1;
    const register unsigned short int PWM_SYNC_SYNC2 = 2;
    sbit  PWM_SYNC_SYNC2_bit at PWM0_SYNC.B2;
    const register unsigned short int PWM_SYNC_SYNC3 = 3;
    sbit  PWM_SYNC_SYNC3_bit at PWM0_SYNC.B3;

sfr unsigned long   volatile PWM0_ENABLE          absolute 0x40028008;
    const register unsigned short int PWM_ENABLE_PWM0EN = 0;
    sbit  PWM_ENABLE_PWM0EN_bit at PWM0_ENABLE.B0;
    const register unsigned short int PWM_ENABLE_PWM1EN = 1;
    sbit  PWM_ENABLE_PWM1EN_bit at PWM0_ENABLE.B1;
    const register unsigned short int PWM_ENABLE_PWM2EN = 2;
    sbit  PWM_ENABLE_PWM2EN_bit at PWM0_ENABLE.B2;
    const register unsigned short int PWM_ENABLE_PWM3EN = 3;
    sbit  PWM_ENABLE_PWM3EN_bit at PWM0_ENABLE.B3;
    const register unsigned short int PWM_ENABLE_PWM4EN = 4;
    sbit  PWM_ENABLE_PWM4EN_bit at PWM0_ENABLE.B4;
    const register unsigned short int PWM_ENABLE_PWM5EN = 5;
    sbit  PWM_ENABLE_PWM5EN_bit at PWM0_ENABLE.B5;
    const register unsigned short int PWM_ENABLE_PWM6EN = 6;
    sbit  PWM_ENABLE_PWM6EN_bit at PWM0_ENABLE.B6;
    const register unsigned short int PWM_ENABLE_PWM7EN = 7;
    sbit  PWM_ENABLE_PWM7EN_bit at PWM0_ENABLE.B7;

sfr unsigned long   volatile PWM0_INVERT          absolute 0x4002800C;
    const register unsigned short int PWM_INVERT_PWM0INV = 0;
    sbit  PWM_INVERT_PWM0INV_bit at PWM0_INVERT.B0;
    const register unsigned short int PWM_INVERT_PWM1INV = 1;
    sbit  PWM_INVERT_PWM1INV_bit at PWM0_INVERT.B1;
    const register unsigned short int PWM_INVERT_PWM2INV = 2;
    sbit  PWM_INVERT_PWM2INV_bit at PWM0_INVERT.B2;
    const register unsigned short int PWM_INVERT_PWM3INV = 3;
    sbit  PWM_INVERT_PWM3INV_bit at PWM0_INVERT.B3;
    const register unsigned short int PWM_INVERT_PWM4INV = 4;
    sbit  PWM_INVERT_PWM4INV_bit at PWM0_INVERT.B4;
    const register unsigned short int PWM_INVERT_PWM5INV = 5;
    sbit  PWM_INVERT_PWM5INV_bit at PWM0_INVERT.B5;
    const register unsigned short int PWM_INVERT_PWM6INV = 6;
    sbit  PWM_INVERT_PWM6INV_bit at PWM0_INVERT.B6;
    const register unsigned short int PWM_INVERT_PWM7INV = 7;
    sbit  PWM_INVERT_PWM7INV_bit at PWM0_INVERT.B7;

sfr unsigned long   volatile PWM0_FAULT           absolute 0x40028010;
    const register unsigned short int PWM_FAULT_FAULT0 = 0;
    sbit  PWM_FAULT_FAULT0_bit at PWM0_FAULT.B0;
    const register unsigned short int PWM_FAULT_FAULT1 = 1;
    sbit  PWM_FAULT_FAULT1_bit at PWM0_FAULT.B1;
    const register unsigned short int PWM_FAULT_FAULT2 = 2;
    sbit  PWM_FAULT_FAULT2_bit at PWM0_FAULT.B2;
    const register unsigned short int PWM_FAULT_FAULT3 = 3;
    sbit  PWM_FAULT_FAULT3_bit at PWM0_FAULT.B3;
    const register unsigned short int PWM_FAULT_FAULT4 = 4;
    sbit  PWM_FAULT_FAULT4_bit at PWM0_FAULT.B4;
    const register unsigned short int PWM_FAULT_FAULT5 = 5;
    sbit  PWM_FAULT_FAULT5_bit at PWM0_FAULT.B5;
    const register unsigned short int PWM_FAULT_FAULT6 = 6;
    sbit  PWM_FAULT_FAULT6_bit at PWM0_FAULT.B6;
    const register unsigned short int PWM_FAULT_FAULT7 = 7;
    sbit  PWM_FAULT_FAULT7_bit at PWM0_FAULT.B7;

sfr unsigned long   volatile PWM0_INTEN           absolute 0x40028014;
    const register unsigned short int PWM_INTEN_INTPWM0 = 0;
    sbit  PWM_INTEN_INTPWM0_bit at PWM0_INTEN.B0;
    const register unsigned short int PWM_INTEN_INTPWM1 = 1;
    sbit  PWM_INTEN_INTPWM1_bit at PWM0_INTEN.B1;
    const register unsigned short int PWM_INTEN_INTPWM2 = 2;
    sbit  PWM_INTEN_INTPWM2_bit at PWM0_INTEN.B2;
    const register unsigned short int PWM_INTEN_INTPWM3 = 3;
    sbit  PWM_INTEN_INTPWM3_bit at PWM0_INTEN.B3;
    const register unsigned short int PWM_INTEN_INTFAULT0 = 16;
    sbit  PWM_INTEN_INTFAULT0_bit at PWM0_INTEN.B16;
    const register unsigned short int PWM_INTEN_INTFAULT1 = 17;
    sbit  PWM_INTEN_INTFAULT1_bit at PWM0_INTEN.B17;
    const register unsigned short int PWM_INTEN_INTFAULT2 = 18;
    sbit  PWM_INTEN_INTFAULT2_bit at PWM0_INTEN.B18;
    const register unsigned short int PWM_INTEN_INTFAULT3 = 19;
    sbit  PWM_INTEN_INTFAULT3_bit at PWM0_INTEN.B19;

sfr unsigned long   volatile PWM0_RIS             absolute 0x40028018;
    const register unsigned short int PWM_RIS_INTPWM0 = 0;
    sbit  PWM_RIS_INTPWM0_bit at PWM0_RIS.B0;
    const register unsigned short int PWM_RIS_INTPWM1 = 1;
    sbit  PWM_RIS_INTPWM1_bit at PWM0_RIS.B1;
    const register unsigned short int PWM_RIS_INTPWM2 = 2;
    sbit  PWM_RIS_INTPWM2_bit at PWM0_RIS.B2;
    const register unsigned short int PWM_RIS_INTPWM3 = 3;
    sbit  PWM_RIS_INTPWM3_bit at PWM0_RIS.B3;
    const register unsigned short int PWM_RIS_INTFAULT0 = 16;
    sbit  PWM_RIS_INTFAULT0_bit at PWM0_RIS.B16;
    const register unsigned short int PWM_RIS_INTFAULT1 = 17;
    sbit  PWM_RIS_INTFAULT1_bit at PWM0_RIS.B17;
    const register unsigned short int PWM_RIS_INTFAULT2 = 18;
    sbit  PWM_RIS_INTFAULT2_bit at PWM0_RIS.B18;
    const register unsigned short int PWM_RIS_INTFAULT3 = 19;
    sbit  PWM_RIS_INTFAULT3_bit at PWM0_RIS.B19;

sfr unsigned long   volatile PWM0_ISC             absolute 0x4002801C;
    const register unsigned short int PWM_ISC_INTPWM0 = 0;
    sbit  PWM_ISC_INTPWM0_bit at PWM0_ISC.B0;
    const register unsigned short int PWM_ISC_INTPWM1 = 1;
    sbit  PWM_ISC_INTPWM1_bit at PWM0_ISC.B1;
    const register unsigned short int PWM_ISC_INTPWM2 = 2;
    sbit  PWM_ISC_INTPWM2_bit at PWM0_ISC.B2;
    const register unsigned short int PWM_ISC_INTPWM3 = 3;
    sbit  PWM_ISC_INTPWM3_bit at PWM0_ISC.B3;
    const register unsigned short int PWM_ISC_INTFAULT0 = 16;
    sbit  PWM_ISC_INTFAULT0_bit at PWM0_ISC.B16;
    const register unsigned short int PWM_ISC_INTFAULT1 = 17;
    sbit  PWM_ISC_INTFAULT1_bit at PWM0_ISC.B17;
    const register unsigned short int PWM_ISC_INTFAULT2 = 18;
    sbit  PWM_ISC_INTFAULT2_bit at PWM0_ISC.B18;
    const register unsigned short int PWM_ISC_INTFAULT3 = 19;
    sbit  PWM_ISC_INTFAULT3_bit at PWM0_ISC.B19;

sfr unsigned long   volatile PWM0_STATUS          absolute 0x40028020;
    const register unsigned short int PWM_STATUS_FAULT0 = 0;
    sbit  PWM_STATUS_FAULT0_bit at PWM0_STATUS.B0;
    const register unsigned short int PWM_STATUS_FAULT1 = 1;
    sbit  PWM_STATUS_FAULT1_bit at PWM0_STATUS.B1;
    const register unsigned short int PWM_STATUS_FAULT2 = 2;
    sbit  PWM_STATUS_FAULT2_bit at PWM0_STATUS.B2;
    const register unsigned short int PWM_STATUS_FAULT3 = 3;
    sbit  PWM_STATUS_FAULT3_bit at PWM0_STATUS.B3;

sfr unsigned long   volatile PWM0_FAULTVAL        absolute 0x40028024;
    const register unsigned short int PWM_FAULTVAL_PWM0 = 0;
    sbit  PWM_FAULTVAL_PWM0_bit at PWM0_FAULTVAL.B0;
    const register unsigned short int PWM_FAULTVAL_PWM1 = 1;
    sbit  PWM_FAULTVAL_PWM1_bit at PWM0_FAULTVAL.B1;
    const register unsigned short int PWM_FAULTVAL_PWM2 = 2;
    sbit  PWM_FAULTVAL_PWM2_bit at PWM0_FAULTVAL.B2;
    const register unsigned short int PWM_FAULTVAL_PWM3 = 3;
    sbit  PWM_FAULTVAL_PWM3_bit at PWM0_FAULTVAL.B3;
    const register unsigned short int PWM_FAULTVAL_PWM4 = 4;
    sbit  PWM_FAULTVAL_PWM4_bit at PWM0_FAULTVAL.B4;
    const register unsigned short int PWM_FAULTVAL_PWM5 = 5;
    sbit  PWM_FAULTVAL_PWM5_bit at PWM0_FAULTVAL.B5;
    const register unsigned short int PWM_FAULTVAL_PWM6 = 6;
    sbit  PWM_FAULTVAL_PWM6_bit at PWM0_FAULTVAL.B6;
    const register unsigned short int PWM_FAULTVAL_PWM7 = 7;
    sbit  PWM_FAULTVAL_PWM7_bit at PWM0_FAULTVAL.B7;

sfr unsigned long   volatile PWM0_ENUPD           absolute 0x40028028;
    const register unsigned short int PWM_ENUPD_ENUPD00 = 0;
    sbit  PWM_ENUPD_ENUPD00_bit at PWM0_ENUPD.B0;
    const register unsigned short int PWM_ENUPD_ENUPD01 = 1;
    sbit  PWM_ENUPD_ENUPD01_bit at PWM0_ENUPD.B1;
    const register unsigned short int PWM_ENUPD_ENUPD12 = 2;
    sbit  PWM_ENUPD_ENUPD12_bit at PWM0_ENUPD.B2;
    const register unsigned short int PWM_ENUPD_ENUPD13 = 3;
    sbit  PWM_ENUPD_ENUPD13_bit at PWM0_ENUPD.B3;
    const register unsigned short int PWM_ENUPD_ENUPD24 = 4;
    sbit  PWM_ENUPD_ENUPD24_bit at PWM0_ENUPD.B4;
    const register unsigned short int PWM_ENUPD_ENUPD25 = 5;
    sbit  PWM_ENUPD_ENUPD25_bit at PWM0_ENUPD.B5;
    const register unsigned short int PWM_ENUPD_ENUPD36 = 6;
    sbit  PWM_ENUPD_ENUPD36_bit at PWM0_ENUPD.B6;
    const register unsigned short int PWM_ENUPD_ENUPD37 = 7;
    sbit  PWM_ENUPD_ENUPD37_bit at PWM0_ENUPD.B7;
    const register unsigned short int PWM_ENUPD_ENUPD48 = 8;
    sbit  PWM_ENUPD_ENUPD48_bit at PWM0_ENUPD.B8;
    const register unsigned short int PWM_ENUPD_ENUPD49 = 9;
    sbit  PWM_ENUPD_ENUPD49_bit at PWM0_ENUPD.B9;
    const register unsigned short int PWM_ENUPD_ENUPD510 = 10;
    sbit  PWM_ENUPD_ENUPD510_bit at PWM0_ENUPD.B10;
    const register unsigned short int PWM_ENUPD_ENUPD511 = 11;
    sbit  PWM_ENUPD_ENUPD511_bit at PWM0_ENUPD.B11;
    const register unsigned short int PWM_ENUPD_ENUPD612 = 12;
    sbit  PWM_ENUPD_ENUPD612_bit at PWM0_ENUPD.B12;
    const register unsigned short int PWM_ENUPD_ENUPD613 = 13;
    sbit  PWM_ENUPD_ENUPD613_bit at PWM0_ENUPD.B13;
    const register unsigned short int PWM_ENUPD_ENUPD714 = 14;
    sbit  PWM_ENUPD_ENUPD714_bit at PWM0_ENUPD.B14;
    const register unsigned short int PWM_ENUPD_ENUPD715 = 15;
    sbit  PWM_ENUPD_ENUPD715_bit at PWM0_ENUPD.B15;

sfr unsigned long   volatile PWM0__0_CTL          absolute 0x40028040;
    const register unsigned short int PWM_0_CTL_ENABLE = 0;
    sbit  PWM_0_CTL_ENABLE_bit at PWM0__0_CTL.B0;
    const register unsigned short int PWM_0_CTL_MODE = 1;
    sbit  PWM_0_CTL_MODE_bit at PWM0__0_CTL.B1;
    const register unsigned short int PWM_0_CTL_DEBUG = 2;
    sbit  PWM_0_CTL_DEBUG_bit at PWM0__0_CTL.B2;
    const register unsigned short int PWM_0_CTL_LOADUPD = 3;
    sbit  PWM_0_CTL_LOADUPD_bit at PWM0__0_CTL.B3;
    const register unsigned short int PWM_0_CTL_CMPAUPD = 4;
    sbit  PWM_0_CTL_CMPAUPD_bit at PWM0__0_CTL.B4;
    const register unsigned short int PWM_0_CTL_CMPBUPD = 5;
    sbit  PWM_0_CTL_CMPBUPD_bit at PWM0__0_CTL.B5;
    const register unsigned short int PWM_0_CTL_GENAUPD6 = 6;
    sbit  PWM_0_CTL_GENAUPD6_bit at PWM0__0_CTL.B6;
    const register unsigned short int PWM_0_CTL_GENAUPD7 = 7;
    sbit  PWM_0_CTL_GENAUPD7_bit at PWM0__0_CTL.B7;
    const register unsigned short int PWM_0_CTL_GENBUPD8 = 8;
    sbit  PWM_0_CTL_GENBUPD8_bit at PWM0__0_CTL.B8;
    const register unsigned short int PWM_0_CTL_GENBUPD9 = 9;
    sbit  PWM_0_CTL_GENBUPD9_bit at PWM0__0_CTL.B9;
    const register unsigned short int PWM_0_CTL_DBCTLUPD10 = 10;
    sbit  PWM_0_CTL_DBCTLUPD10_bit at PWM0__0_CTL.B10;
    const register unsigned short int PWM_0_CTL_DBCTLUPD11 = 11;
    sbit  PWM_0_CTL_DBCTLUPD11_bit at PWM0__0_CTL.B11;
    const register unsigned short int PWM_0_CTL_DBRISEUPD12 = 12;
    sbit  PWM_0_CTL_DBRISEUPD12_bit at PWM0__0_CTL.B12;
    const register unsigned short int PWM_0_CTL_DBRISEUPD13 = 13;
    sbit  PWM_0_CTL_DBRISEUPD13_bit at PWM0__0_CTL.B13;
    const register unsigned short int PWM_0_CTL_DBFALLUPD14 = 14;
    sbit  PWM_0_CTL_DBFALLUPD14_bit at PWM0__0_CTL.B14;
    const register unsigned short int PWM_0_CTL_DBFALLUPD15 = 15;
    sbit  PWM_0_CTL_DBFALLUPD15_bit at PWM0__0_CTL.B15;
    const register unsigned short int PWM_0_CTL_FLTSRC = 16;
    sbit  PWM_0_CTL_FLTSRC_bit at PWM0__0_CTL.B16;
    const register unsigned short int PWM_0_CTL_MINFLTPER = 17;
    sbit  PWM_0_CTL_MINFLTPER_bit at PWM0__0_CTL.B17;
    const register unsigned short int PWM_0_CTL_LATCH = 18;
    sbit  PWM_0_CTL_LATCH_bit at PWM0__0_CTL.B18;

sfr unsigned long   volatile PWM0__0_INTEN        absolute 0x40028044;
    const register unsigned short int PWM_0_INTEN_INTCNTZERO = 0;
    sbit  PWM_0_INTEN_INTCNTZERO_bit at PWM0__0_INTEN.B0;
    const register unsigned short int PWM_0_INTEN_INTCNTLOAD = 1;
    sbit  PWM_0_INTEN_INTCNTLOAD_bit at PWM0__0_INTEN.B1;
    const register unsigned short int PWM_0_INTEN_INTCMPAU = 2;
    sbit  PWM_0_INTEN_INTCMPAU_bit at PWM0__0_INTEN.B2;
    const register unsigned short int PWM_0_INTEN_INTCMPAD = 3;
    sbit  PWM_0_INTEN_INTCMPAD_bit at PWM0__0_INTEN.B3;
    const register unsigned short int PWM_0_INTEN_INTCMPBU = 4;
    sbit  PWM_0_INTEN_INTCMPBU_bit at PWM0__0_INTEN.B4;
    const register unsigned short int PWM_0_INTEN_INTCMPBD = 5;
    sbit  PWM_0_INTEN_INTCMPBD_bit at PWM0__0_INTEN.B5;
    const register unsigned short int PWM_0_INTEN_TRCNTZERO = 8;
    sbit  PWM_0_INTEN_TRCNTZERO_bit at PWM0__0_INTEN.B8;
    const register unsigned short int PWM_0_INTEN_TRCNTLOAD = 9;
    sbit  PWM_0_INTEN_TRCNTLOAD_bit at PWM0__0_INTEN.B9;
    const register unsigned short int PWM_0_INTEN_TRCMPAU = 10;
    sbit  PWM_0_INTEN_TRCMPAU_bit at PWM0__0_INTEN.B10;
    const register unsigned short int PWM_0_INTEN_TRCMPAD = 11;
    sbit  PWM_0_INTEN_TRCMPAD_bit at PWM0__0_INTEN.B11;
    const register unsigned short int PWM_0_INTEN_TRCMPBU = 12;
    sbit  PWM_0_INTEN_TRCMPBU_bit at PWM0__0_INTEN.B12;
    const register unsigned short int PWM_0_INTEN_TRCMPBD = 13;
    sbit  PWM_0_INTEN_TRCMPBD_bit at PWM0__0_INTEN.B13;

sfr unsigned long   volatile PWM0__0_RIS          absolute 0x40028048;
    const register unsigned short int PWM_0_RIS_INTCNTZERO = 0;
    sbit  PWM_0_RIS_INTCNTZERO_bit at PWM0__0_RIS.B0;
    const register unsigned short int PWM_0_RIS_INTCNTLOAD = 1;
    sbit  PWM_0_RIS_INTCNTLOAD_bit at PWM0__0_RIS.B1;
    const register unsigned short int PWM_0_RIS_INTCMPAU = 2;
    sbit  PWM_0_RIS_INTCMPAU_bit at PWM0__0_RIS.B2;
    const register unsigned short int PWM_0_RIS_INTCMPAD = 3;
    sbit  PWM_0_RIS_INTCMPAD_bit at PWM0__0_RIS.B3;
    const register unsigned short int PWM_0_RIS_INTCMPBU = 4;
    sbit  PWM_0_RIS_INTCMPBU_bit at PWM0__0_RIS.B4;
    const register unsigned short int PWM_0_RIS_INTCMPBD = 5;
    sbit  PWM_0_RIS_INTCMPBD_bit at PWM0__0_RIS.B5;

sfr unsigned long   volatile PWM0__0_ISC          absolute 0x4002804C;
    const register unsigned short int PWM_0_ISC_INTCNTZERO = 0;
    sbit  PWM_0_ISC_INTCNTZERO_bit at PWM0__0_ISC.B0;
    const register unsigned short int PWM_0_ISC_INTCNTLOAD = 1;
    sbit  PWM_0_ISC_INTCNTLOAD_bit at PWM0__0_ISC.B1;
    const register unsigned short int PWM_0_ISC_INTCMPAU = 2;
    sbit  PWM_0_ISC_INTCMPAU_bit at PWM0__0_ISC.B2;
    const register unsigned short int PWM_0_ISC_INTCMPAD = 3;
    sbit  PWM_0_ISC_INTCMPAD_bit at PWM0__0_ISC.B3;
    const register unsigned short int PWM_0_ISC_INTCMPBU = 4;
    sbit  PWM_0_ISC_INTCMPBU_bit at PWM0__0_ISC.B4;
    const register unsigned short int PWM_0_ISC_INTCMPBD = 5;
    sbit  PWM_0_ISC_INTCMPBD_bit at PWM0__0_ISC.B5;

sfr unsigned long   volatile PWM0__0_LOAD         absolute 0x40028050;
    const register unsigned short int PWM_0_LOAD0 = 0;
    sbit  PWM_0_LOAD0_bit at PWM0__0_LOAD.B0;
    const register unsigned short int PWM_0_LOAD1 = 1;
    sbit  PWM_0_LOAD1_bit at PWM0__0_LOAD.B1;
    const register unsigned short int PWM_0_LOAD2 = 2;
    sbit  PWM_0_LOAD2_bit at PWM0__0_LOAD.B2;
    const register unsigned short int PWM_0_LOAD3 = 3;
    sbit  PWM_0_LOAD3_bit at PWM0__0_LOAD.B3;
    const register unsigned short int PWM_0_LOAD4 = 4;
    sbit  PWM_0_LOAD4_bit at PWM0__0_LOAD.B4;
    const register unsigned short int PWM_0_LOAD5 = 5;
    sbit  PWM_0_LOAD5_bit at PWM0__0_LOAD.B5;
    const register unsigned short int PWM_0_LOAD6 = 6;
    sbit  PWM_0_LOAD6_bit at PWM0__0_LOAD.B6;
    const register unsigned short int PWM_0_LOAD7 = 7;
    sbit  PWM_0_LOAD7_bit at PWM0__0_LOAD.B7;
    const register unsigned short int PWM_0_LOAD8 = 8;
    sbit  PWM_0_LOAD8_bit at PWM0__0_LOAD.B8;
    const register unsigned short int PWM_0_LOAD9 = 9;
    sbit  PWM_0_LOAD9_bit at PWM0__0_LOAD.B9;
    const register unsigned short int PWM_0_LOAD10 = 10;
    sbit  PWM_0_LOAD10_bit at PWM0__0_LOAD.B10;
    const register unsigned short int PWM_0_LOAD11 = 11;
    sbit  PWM_0_LOAD11_bit at PWM0__0_LOAD.B11;
    const register unsigned short int PWM_0_LOAD12 = 12;
    sbit  PWM_0_LOAD12_bit at PWM0__0_LOAD.B12;
    const register unsigned short int PWM_0_LOAD13 = 13;
    sbit  PWM_0_LOAD13_bit at PWM0__0_LOAD.B13;
    const register unsigned short int PWM_0_LOAD14 = 14;
    sbit  PWM_0_LOAD14_bit at PWM0__0_LOAD.B14;
    const register unsigned short int PWM_0_LOAD15 = 15;
    sbit  PWM_0_LOAD15_bit at PWM0__0_LOAD.B15;

sfr unsigned long   volatile PWM0__0_COUNT        absolute 0x40028054;
    const register unsigned short int PWM_0_COUNT0 = 0;
    sbit  PWM_0_COUNT0_bit at PWM0__0_COUNT.B0;
    const register unsigned short int PWM_0_COUNT1 = 1;
    sbit  PWM_0_COUNT1_bit at PWM0__0_COUNT.B1;
    const register unsigned short int PWM_0_COUNT2 = 2;
    sbit  PWM_0_COUNT2_bit at PWM0__0_COUNT.B2;
    const register unsigned short int PWM_0_COUNT3 = 3;
    sbit  PWM_0_COUNT3_bit at PWM0__0_COUNT.B3;
    const register unsigned short int PWM_0_COUNT4 = 4;
    sbit  PWM_0_COUNT4_bit at PWM0__0_COUNT.B4;
    const register unsigned short int PWM_0_COUNT5 = 5;
    sbit  PWM_0_COUNT5_bit at PWM0__0_COUNT.B5;
    const register unsigned short int PWM_0_COUNT6 = 6;
    sbit  PWM_0_COUNT6_bit at PWM0__0_COUNT.B6;
    const register unsigned short int PWM_0_COUNT7 = 7;
    sbit  PWM_0_COUNT7_bit at PWM0__0_COUNT.B7;
    const register unsigned short int PWM_0_COUNT8 = 8;
    sbit  PWM_0_COUNT8_bit at PWM0__0_COUNT.B8;
    const register unsigned short int PWM_0_COUNT9 = 9;
    sbit  PWM_0_COUNT9_bit at PWM0__0_COUNT.B9;
    const register unsigned short int PWM_0_COUNT10 = 10;
    sbit  PWM_0_COUNT10_bit at PWM0__0_COUNT.B10;
    const register unsigned short int PWM_0_COUNT11 = 11;
    sbit  PWM_0_COUNT11_bit at PWM0__0_COUNT.B11;
    const register unsigned short int PWM_0_COUNT12 = 12;
    sbit  PWM_0_COUNT12_bit at PWM0__0_COUNT.B12;
    const register unsigned short int PWM_0_COUNT13 = 13;
    sbit  PWM_0_COUNT13_bit at PWM0__0_COUNT.B13;
    const register unsigned short int PWM_0_COUNT14 = 14;
    sbit  PWM_0_COUNT14_bit at PWM0__0_COUNT.B14;
    const register unsigned short int PWM_0_COUNT15 = 15;
    sbit  PWM_0_COUNT15_bit at PWM0__0_COUNT.B15;

sfr unsigned long   volatile PWM0__0_CMPA         absolute 0x40028058;
    const register unsigned short int PWM_0_CMPA0 = 0;
    sbit  PWM_0_CMPA0_bit at PWM0__0_CMPA.B0;
    const register unsigned short int PWM_0_CMPA1 = 1;
    sbit  PWM_0_CMPA1_bit at PWM0__0_CMPA.B1;
    const register unsigned short int PWM_0_CMPA2 = 2;
    sbit  PWM_0_CMPA2_bit at PWM0__0_CMPA.B2;
    const register unsigned short int PWM_0_CMPA3 = 3;
    sbit  PWM_0_CMPA3_bit at PWM0__0_CMPA.B3;
    const register unsigned short int PWM_0_CMPA4 = 4;
    sbit  PWM_0_CMPA4_bit at PWM0__0_CMPA.B4;
    const register unsigned short int PWM_0_CMPA5 = 5;
    sbit  PWM_0_CMPA5_bit at PWM0__0_CMPA.B5;
    const register unsigned short int PWM_0_CMPA6 = 6;
    sbit  PWM_0_CMPA6_bit at PWM0__0_CMPA.B6;
    const register unsigned short int PWM_0_CMPA7 = 7;
    sbit  PWM_0_CMPA7_bit at PWM0__0_CMPA.B7;
    const register unsigned short int PWM_0_CMPA8 = 8;
    sbit  PWM_0_CMPA8_bit at PWM0__0_CMPA.B8;
    const register unsigned short int PWM_0_CMPA9 = 9;
    sbit  PWM_0_CMPA9_bit at PWM0__0_CMPA.B9;
    const register unsigned short int PWM_0_CMPA10 = 10;
    sbit  PWM_0_CMPA10_bit at PWM0__0_CMPA.B10;
    const register unsigned short int PWM_0_CMPA11 = 11;
    sbit  PWM_0_CMPA11_bit at PWM0__0_CMPA.B11;
    const register unsigned short int PWM_0_CMPA12 = 12;
    sbit  PWM_0_CMPA12_bit at PWM0__0_CMPA.B12;
    const register unsigned short int PWM_0_CMPA13 = 13;
    sbit  PWM_0_CMPA13_bit at PWM0__0_CMPA.B13;
    const register unsigned short int PWM_0_CMPA14 = 14;
    sbit  PWM_0_CMPA14_bit at PWM0__0_CMPA.B14;
    const register unsigned short int PWM_0_CMPA15 = 15;
    sbit  PWM_0_CMPA15_bit at PWM0__0_CMPA.B15;

sfr unsigned long   volatile PWM0__0_CMPB         absolute 0x4002805C;
    const register unsigned short int PWM_0_CMPB0 = 0;
    sbit  PWM_0_CMPB0_bit at PWM0__0_CMPB.B0;
    const register unsigned short int PWM_0_CMPB1 = 1;
    sbit  PWM_0_CMPB1_bit at PWM0__0_CMPB.B1;
    const register unsigned short int PWM_0_CMPB2 = 2;
    sbit  PWM_0_CMPB2_bit at PWM0__0_CMPB.B2;
    const register unsigned short int PWM_0_CMPB3 = 3;
    sbit  PWM_0_CMPB3_bit at PWM0__0_CMPB.B3;
    const register unsigned short int PWM_0_CMPB4 = 4;
    sbit  PWM_0_CMPB4_bit at PWM0__0_CMPB.B4;
    const register unsigned short int PWM_0_CMPB5 = 5;
    sbit  PWM_0_CMPB5_bit at PWM0__0_CMPB.B5;
    const register unsigned short int PWM_0_CMPB6 = 6;
    sbit  PWM_0_CMPB6_bit at PWM0__0_CMPB.B6;
    const register unsigned short int PWM_0_CMPB7 = 7;
    sbit  PWM_0_CMPB7_bit at PWM0__0_CMPB.B7;
    const register unsigned short int PWM_0_CMPB8 = 8;
    sbit  PWM_0_CMPB8_bit at PWM0__0_CMPB.B8;
    const register unsigned short int PWM_0_CMPB9 = 9;
    sbit  PWM_0_CMPB9_bit at PWM0__0_CMPB.B9;
    const register unsigned short int PWM_0_CMPB10 = 10;
    sbit  PWM_0_CMPB10_bit at PWM0__0_CMPB.B10;
    const register unsigned short int PWM_0_CMPB11 = 11;
    sbit  PWM_0_CMPB11_bit at PWM0__0_CMPB.B11;
    const register unsigned short int PWM_0_CMPB12 = 12;
    sbit  PWM_0_CMPB12_bit at PWM0__0_CMPB.B12;
    const register unsigned short int PWM_0_CMPB13 = 13;
    sbit  PWM_0_CMPB13_bit at PWM0__0_CMPB.B13;
    const register unsigned short int PWM_0_CMPB14 = 14;
    sbit  PWM_0_CMPB14_bit at PWM0__0_CMPB.B14;
    const register unsigned short int PWM_0_CMPB15 = 15;
    sbit  PWM_0_CMPB15_bit at PWM0__0_CMPB.B15;

sfr unsigned long   volatile PWM0__0_GENA         absolute 0x40028060;
    const register unsigned short int PWM_0_GENA_ACTZERO0 = 0;
    sbit  PWM_0_GENA_ACTZERO0_bit at PWM0__0_GENA.B0;
    const register unsigned short int PWM_0_GENA_ACTZERO1 = 1;
    sbit  PWM_0_GENA_ACTZERO1_bit at PWM0__0_GENA.B1;
    const register unsigned short int PWM_0_GENA_ACTLOAD2 = 2;
    sbit  PWM_0_GENA_ACTLOAD2_bit at PWM0__0_GENA.B2;
    const register unsigned short int PWM_0_GENA_ACTLOAD3 = 3;
    sbit  PWM_0_GENA_ACTLOAD3_bit at PWM0__0_GENA.B3;
    const register unsigned short int PWM_0_GENA_ACTCMPAU4 = 4;
    sbit  PWM_0_GENA_ACTCMPAU4_bit at PWM0__0_GENA.B4;
    const register unsigned short int PWM_0_GENA_ACTCMPAU5 = 5;
    sbit  PWM_0_GENA_ACTCMPAU5_bit at PWM0__0_GENA.B5;
    const register unsigned short int PWM_0_GENA_ACTCMPAD6 = 6;
    sbit  PWM_0_GENA_ACTCMPAD6_bit at PWM0__0_GENA.B6;
    const register unsigned short int PWM_0_GENA_ACTCMPAD7 = 7;
    sbit  PWM_0_GENA_ACTCMPAD7_bit at PWM0__0_GENA.B7;
    const register unsigned short int PWM_0_GENA_ACTCMPBU8 = 8;
    sbit  PWM_0_GENA_ACTCMPBU8_bit at PWM0__0_GENA.B8;
    const register unsigned short int PWM_0_GENA_ACTCMPBU9 = 9;
    sbit  PWM_0_GENA_ACTCMPBU9_bit at PWM0__0_GENA.B9;
    const register unsigned short int PWM_0_GENA_ACTCMPBD10 = 10;
    sbit  PWM_0_GENA_ACTCMPBD10_bit at PWM0__0_GENA.B10;
    const register unsigned short int PWM_0_GENA_ACTCMPBD11 = 11;
    sbit  PWM_0_GENA_ACTCMPBD11_bit at PWM0__0_GENA.B11;

sfr unsigned long   volatile PWM0__0_GENB         absolute 0x40028064;
    const register unsigned short int PWM_0_GENB_ACTZERO0 = 0;
    sbit  PWM_0_GENB_ACTZERO0_bit at PWM0__0_GENB.B0;
    const register unsigned short int PWM_0_GENB_ACTZERO1 = 1;
    sbit  PWM_0_GENB_ACTZERO1_bit at PWM0__0_GENB.B1;
    const register unsigned short int PWM_0_GENB_ACTLOAD2 = 2;
    sbit  PWM_0_GENB_ACTLOAD2_bit at PWM0__0_GENB.B2;
    const register unsigned short int PWM_0_GENB_ACTLOAD3 = 3;
    sbit  PWM_0_GENB_ACTLOAD3_bit at PWM0__0_GENB.B3;
    const register unsigned short int PWM_0_GENB_ACTCMPAU4 = 4;
    sbit  PWM_0_GENB_ACTCMPAU4_bit at PWM0__0_GENB.B4;
    const register unsigned short int PWM_0_GENB_ACTCMPAU5 = 5;
    sbit  PWM_0_GENB_ACTCMPAU5_bit at PWM0__0_GENB.B5;
    const register unsigned short int PWM_0_GENB_ACTCMPAD6 = 6;
    sbit  PWM_0_GENB_ACTCMPAD6_bit at PWM0__0_GENB.B6;
    const register unsigned short int PWM_0_GENB_ACTCMPAD7 = 7;
    sbit  PWM_0_GENB_ACTCMPAD7_bit at PWM0__0_GENB.B7;
    const register unsigned short int PWM_0_GENB_ACTCMPBU8 = 8;
    sbit  PWM_0_GENB_ACTCMPBU8_bit at PWM0__0_GENB.B8;
    const register unsigned short int PWM_0_GENB_ACTCMPBU9 = 9;
    sbit  PWM_0_GENB_ACTCMPBU9_bit at PWM0__0_GENB.B9;
    const register unsigned short int PWM_0_GENB_ACTCMPBD10 = 10;
    sbit  PWM_0_GENB_ACTCMPBD10_bit at PWM0__0_GENB.B10;
    const register unsigned short int PWM_0_GENB_ACTCMPBD11 = 11;
    sbit  PWM_0_GENB_ACTCMPBD11_bit at PWM0__0_GENB.B11;

sfr unsigned long   volatile PWM0__0_DBCTL        absolute 0x40028068;
    const register unsigned short int PWM_0_DBCTL_ENABLE = 0;
    sbit  PWM_0_DBCTL_ENABLE_bit at PWM0__0_DBCTL.B0;

sfr unsigned long   volatile PWM0__0_DBRISE       absolute 0x4002806C;
    const register unsigned short int PWM_0_DBRISE_DELAY0 = 0;
    sbit  PWM_0_DBRISE_DELAY0_bit at PWM0__0_DBRISE.B0;
    const register unsigned short int PWM_0_DBRISE_DELAY1 = 1;
    sbit  PWM_0_DBRISE_DELAY1_bit at PWM0__0_DBRISE.B1;
    const register unsigned short int PWM_0_DBRISE_DELAY2 = 2;
    sbit  PWM_0_DBRISE_DELAY2_bit at PWM0__0_DBRISE.B2;
    const register unsigned short int PWM_0_DBRISE_DELAY3 = 3;
    sbit  PWM_0_DBRISE_DELAY3_bit at PWM0__0_DBRISE.B3;
    const register unsigned short int PWM_0_DBRISE_DELAY4 = 4;
    sbit  PWM_0_DBRISE_DELAY4_bit at PWM0__0_DBRISE.B4;
    const register unsigned short int PWM_0_DBRISE_DELAY5 = 5;
    sbit  PWM_0_DBRISE_DELAY5_bit at PWM0__0_DBRISE.B5;
    const register unsigned short int PWM_0_DBRISE_DELAY6 = 6;
    sbit  PWM_0_DBRISE_DELAY6_bit at PWM0__0_DBRISE.B6;
    const register unsigned short int PWM_0_DBRISE_DELAY7 = 7;
    sbit  PWM_0_DBRISE_DELAY7_bit at PWM0__0_DBRISE.B7;
    const register unsigned short int PWM_0_DBRISE_DELAY8 = 8;
    sbit  PWM_0_DBRISE_DELAY8_bit at PWM0__0_DBRISE.B8;
    const register unsigned short int PWM_0_DBRISE_DELAY9 = 9;
    sbit  PWM_0_DBRISE_DELAY9_bit at PWM0__0_DBRISE.B9;
    const register unsigned short int PWM_0_DBRISE_DELAY10 = 10;
    sbit  PWM_0_DBRISE_DELAY10_bit at PWM0__0_DBRISE.B10;
    const register unsigned short int PWM_0_DBRISE_DELAY11 = 11;
    sbit  PWM_0_DBRISE_DELAY11_bit at PWM0__0_DBRISE.B11;

sfr unsigned long   volatile PWM0__0_DBFALL       absolute 0x40028070;
    const register unsigned short int PWM_0_DBFALL_DELAY0 = 0;
    sbit  PWM_0_DBFALL_DELAY0_bit at PWM0__0_DBFALL.B0;
    const register unsigned short int PWM_0_DBFALL_DELAY1 = 1;
    sbit  PWM_0_DBFALL_DELAY1_bit at PWM0__0_DBFALL.B1;
    const register unsigned short int PWM_0_DBFALL_DELAY2 = 2;
    sbit  PWM_0_DBFALL_DELAY2_bit at PWM0__0_DBFALL.B2;
    const register unsigned short int PWM_0_DBFALL_DELAY3 = 3;
    sbit  PWM_0_DBFALL_DELAY3_bit at PWM0__0_DBFALL.B3;
    const register unsigned short int PWM_0_DBFALL_DELAY4 = 4;
    sbit  PWM_0_DBFALL_DELAY4_bit at PWM0__0_DBFALL.B4;
    const register unsigned short int PWM_0_DBFALL_DELAY5 = 5;
    sbit  PWM_0_DBFALL_DELAY5_bit at PWM0__0_DBFALL.B5;
    const register unsigned short int PWM_0_DBFALL_DELAY6 = 6;
    sbit  PWM_0_DBFALL_DELAY6_bit at PWM0__0_DBFALL.B6;
    const register unsigned short int PWM_0_DBFALL_DELAY7 = 7;
    sbit  PWM_0_DBFALL_DELAY7_bit at PWM0__0_DBFALL.B7;
    const register unsigned short int PWM_0_DBFALL_DELAY8 = 8;
    sbit  PWM_0_DBFALL_DELAY8_bit at PWM0__0_DBFALL.B8;
    const register unsigned short int PWM_0_DBFALL_DELAY9 = 9;
    sbit  PWM_0_DBFALL_DELAY9_bit at PWM0__0_DBFALL.B9;
    const register unsigned short int PWM_0_DBFALL_DELAY10 = 10;
    sbit  PWM_0_DBFALL_DELAY10_bit at PWM0__0_DBFALL.B10;
    const register unsigned short int PWM_0_DBFALL_DELAY11 = 11;
    sbit  PWM_0_DBFALL_DELAY11_bit at PWM0__0_DBFALL.B11;

sfr unsigned long   volatile PWM0__0_FLTSRC0      absolute 0x40028074;
    const register unsigned short int PWM_0_FLTSRC0_FAULT0 = 0;
    sbit  PWM_0_FLTSRC0_FAULT0_bit at PWM0__0_FLTSRC0.B0;
    const register unsigned short int PWM_0_FLTSRC0_FAULT1 = 1;
    sbit  PWM_0_FLTSRC0_FAULT1_bit at PWM0__0_FLTSRC0.B1;
    const register unsigned short int PWM_0_FLTSRC0_FAULT2 = 2;
    sbit  PWM_0_FLTSRC0_FAULT2_bit at PWM0__0_FLTSRC0.B2;
    const register unsigned short int PWM_0_FLTSRC0_FAULT3 = 3;
    sbit  PWM_0_FLTSRC0_FAULT3_bit at PWM0__0_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__0_FLTSRC1      absolute 0x40028078;
    const register unsigned short int PWM_0_FLTSRC1_DCMP0 = 0;
    sbit  PWM_0_FLTSRC1_DCMP0_bit at PWM0__0_FLTSRC1.B0;
    const register unsigned short int PWM_0_FLTSRC1_DCMP1 = 1;
    sbit  PWM_0_FLTSRC1_DCMP1_bit at PWM0__0_FLTSRC1.B1;
    const register unsigned short int PWM_0_FLTSRC1_DCMP2 = 2;
    sbit  PWM_0_FLTSRC1_DCMP2_bit at PWM0__0_FLTSRC1.B2;
    const register unsigned short int PWM_0_FLTSRC1_DCMP3 = 3;
    sbit  PWM_0_FLTSRC1_DCMP3_bit at PWM0__0_FLTSRC1.B3;
    const register unsigned short int PWM_0_FLTSRC1_DCMP4 = 4;
    sbit  PWM_0_FLTSRC1_DCMP4_bit at PWM0__0_FLTSRC1.B4;
    const register unsigned short int PWM_0_FLTSRC1_DCMP5 = 5;
    sbit  PWM_0_FLTSRC1_DCMP5_bit at PWM0__0_FLTSRC1.B5;
    const register unsigned short int PWM_0_FLTSRC1_DCMP6 = 6;
    sbit  PWM_0_FLTSRC1_DCMP6_bit at PWM0__0_FLTSRC1.B6;
    const register unsigned short int PWM_0_FLTSRC1_DCMP7 = 7;
    sbit  PWM_0_FLTSRC1_DCMP7_bit at PWM0__0_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__0_MINFLTPER    absolute 0x4002807C;
    const register unsigned short int PWM_0_MINFLTPER0 = 0;
    sbit  PWM_0_MINFLTPER0_bit at PWM0__0_MINFLTPER.B0;
    const register unsigned short int PWM_0_MINFLTPER1 = 1;
    sbit  PWM_0_MINFLTPER1_bit at PWM0__0_MINFLTPER.B1;
    const register unsigned short int PWM_0_MINFLTPER2 = 2;
    sbit  PWM_0_MINFLTPER2_bit at PWM0__0_MINFLTPER.B2;
    const register unsigned short int PWM_0_MINFLTPER3 = 3;
    sbit  PWM_0_MINFLTPER3_bit at PWM0__0_MINFLTPER.B3;
    const register unsigned short int PWM_0_MINFLTPER4 = 4;
    sbit  PWM_0_MINFLTPER4_bit at PWM0__0_MINFLTPER.B4;
    const register unsigned short int PWM_0_MINFLTPER5 = 5;
    sbit  PWM_0_MINFLTPER5_bit at PWM0__0_MINFLTPER.B5;
    const register unsigned short int PWM_0_MINFLTPER6 = 6;
    sbit  PWM_0_MINFLTPER6_bit at PWM0__0_MINFLTPER.B6;
    const register unsigned short int PWM_0_MINFLTPER7 = 7;
    sbit  PWM_0_MINFLTPER7_bit at PWM0__0_MINFLTPER.B7;
    const register unsigned short int PWM_0_MINFLTPER8 = 8;
    sbit  PWM_0_MINFLTPER8_bit at PWM0__0_MINFLTPER.B8;
    const register unsigned short int PWM_0_MINFLTPER9 = 9;
    sbit  PWM_0_MINFLTPER9_bit at PWM0__0_MINFLTPER.B9;
    const register unsigned short int PWM_0_MINFLTPER10 = 10;
    sbit  PWM_0_MINFLTPER10_bit at PWM0__0_MINFLTPER.B10;
    const register unsigned short int PWM_0_MINFLTPER11 = 11;
    sbit  PWM_0_MINFLTPER11_bit at PWM0__0_MINFLTPER.B11;
    const register unsigned short int PWM_0_MINFLTPER12 = 12;
    sbit  PWM_0_MINFLTPER12_bit at PWM0__0_MINFLTPER.B12;
    const register unsigned short int PWM_0_MINFLTPER13 = 13;
    sbit  PWM_0_MINFLTPER13_bit at PWM0__0_MINFLTPER.B13;
    const register unsigned short int PWM_0_MINFLTPER14 = 14;
    sbit  PWM_0_MINFLTPER14_bit at PWM0__0_MINFLTPER.B14;
    const register unsigned short int PWM_0_MINFLTPER15 = 15;
    sbit  PWM_0_MINFLTPER15_bit at PWM0__0_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__1_CTL          absolute 0x40028080;
    const register unsigned short int PWM_1_CTL_ENABLE = 0;
    sbit  PWM_1_CTL_ENABLE_bit at PWM0__1_CTL.B0;
    const register unsigned short int PWM_1_CTL_MODE = 1;
    sbit  PWM_1_CTL_MODE_bit at PWM0__1_CTL.B1;
    const register unsigned short int PWM_1_CTL_DEBUG = 2;
    sbit  PWM_1_CTL_DEBUG_bit at PWM0__1_CTL.B2;
    const register unsigned short int PWM_1_CTL_LOADUPD = 3;
    sbit  PWM_1_CTL_LOADUPD_bit at PWM0__1_CTL.B3;
    const register unsigned short int PWM_1_CTL_CMPAUPD = 4;
    sbit  PWM_1_CTL_CMPAUPD_bit at PWM0__1_CTL.B4;
    const register unsigned short int PWM_1_CTL_CMPBUPD = 5;
    sbit  PWM_1_CTL_CMPBUPD_bit at PWM0__1_CTL.B5;
    const register unsigned short int PWM_1_CTL_GENAUPD6 = 6;
    sbit  PWM_1_CTL_GENAUPD6_bit at PWM0__1_CTL.B6;
    const register unsigned short int PWM_1_CTL_GENAUPD7 = 7;
    sbit  PWM_1_CTL_GENAUPD7_bit at PWM0__1_CTL.B7;
    const register unsigned short int PWM_1_CTL_GENBUPD8 = 8;
    sbit  PWM_1_CTL_GENBUPD8_bit at PWM0__1_CTL.B8;
    const register unsigned short int PWM_1_CTL_GENBUPD9 = 9;
    sbit  PWM_1_CTL_GENBUPD9_bit at PWM0__1_CTL.B9;
    const register unsigned short int PWM_1_CTL_DBCTLUPD10 = 10;
    sbit  PWM_1_CTL_DBCTLUPD10_bit at PWM0__1_CTL.B10;
    const register unsigned short int PWM_1_CTL_DBCTLUPD11 = 11;
    sbit  PWM_1_CTL_DBCTLUPD11_bit at PWM0__1_CTL.B11;
    const register unsigned short int PWM_1_CTL_DBRISEUPD12 = 12;
    sbit  PWM_1_CTL_DBRISEUPD12_bit at PWM0__1_CTL.B12;
    const register unsigned short int PWM_1_CTL_DBRISEUPD13 = 13;
    sbit  PWM_1_CTL_DBRISEUPD13_bit at PWM0__1_CTL.B13;
    const register unsigned short int PWM_1_CTL_DBFALLUPD14 = 14;
    sbit  PWM_1_CTL_DBFALLUPD14_bit at PWM0__1_CTL.B14;
    const register unsigned short int PWM_1_CTL_DBFALLUPD15 = 15;
    sbit  PWM_1_CTL_DBFALLUPD15_bit at PWM0__1_CTL.B15;
    const register unsigned short int PWM_1_CTL_FLTSRC = 16;
    sbit  PWM_1_CTL_FLTSRC_bit at PWM0__1_CTL.B16;
    const register unsigned short int PWM_1_CTL_MINFLTPER = 17;
    sbit  PWM_1_CTL_MINFLTPER_bit at PWM0__1_CTL.B17;
    const register unsigned short int PWM_1_CTL_LATCH = 18;
    sbit  PWM_1_CTL_LATCH_bit at PWM0__1_CTL.B18;

sfr unsigned long   volatile PWM0__1_INTEN        absolute 0x40028084;
    const register unsigned short int PWM_1_INTEN_INTCNTZERO = 0;
    sbit  PWM_1_INTEN_INTCNTZERO_bit at PWM0__1_INTEN.B0;
    const register unsigned short int PWM_1_INTEN_INTCNTLOAD = 1;
    sbit  PWM_1_INTEN_INTCNTLOAD_bit at PWM0__1_INTEN.B1;
    const register unsigned short int PWM_1_INTEN_INTCMPAU = 2;
    sbit  PWM_1_INTEN_INTCMPAU_bit at PWM0__1_INTEN.B2;
    const register unsigned short int PWM_1_INTEN_INTCMPAD = 3;
    sbit  PWM_1_INTEN_INTCMPAD_bit at PWM0__1_INTEN.B3;
    const register unsigned short int PWM_1_INTEN_INTCMPBU = 4;
    sbit  PWM_1_INTEN_INTCMPBU_bit at PWM0__1_INTEN.B4;
    const register unsigned short int PWM_1_INTEN_INTCMPBD = 5;
    sbit  PWM_1_INTEN_INTCMPBD_bit at PWM0__1_INTEN.B5;
    const register unsigned short int PWM_1_INTEN_TRCNTZERO = 8;
    sbit  PWM_1_INTEN_TRCNTZERO_bit at PWM0__1_INTEN.B8;
    const register unsigned short int PWM_1_INTEN_TRCNTLOAD = 9;
    sbit  PWM_1_INTEN_TRCNTLOAD_bit at PWM0__1_INTEN.B9;
    const register unsigned short int PWM_1_INTEN_TRCMPAU = 10;
    sbit  PWM_1_INTEN_TRCMPAU_bit at PWM0__1_INTEN.B10;
    const register unsigned short int PWM_1_INTEN_TRCMPAD = 11;
    sbit  PWM_1_INTEN_TRCMPAD_bit at PWM0__1_INTEN.B11;
    const register unsigned short int PWM_1_INTEN_TRCMPBU = 12;
    sbit  PWM_1_INTEN_TRCMPBU_bit at PWM0__1_INTEN.B12;
    const register unsigned short int PWM_1_INTEN_TRCMPBD = 13;
    sbit  PWM_1_INTEN_TRCMPBD_bit at PWM0__1_INTEN.B13;

sfr unsigned long   volatile PWM0__1_RIS          absolute 0x40028088;
    const register unsigned short int PWM_1_RIS_INTCNTZERO = 0;
    sbit  PWM_1_RIS_INTCNTZERO_bit at PWM0__1_RIS.B0;
    const register unsigned short int PWM_1_RIS_INTCNTLOAD = 1;
    sbit  PWM_1_RIS_INTCNTLOAD_bit at PWM0__1_RIS.B1;
    const register unsigned short int PWM_1_RIS_INTCMPAU = 2;
    sbit  PWM_1_RIS_INTCMPAU_bit at PWM0__1_RIS.B2;
    const register unsigned short int PWM_1_RIS_INTCMPAD = 3;
    sbit  PWM_1_RIS_INTCMPAD_bit at PWM0__1_RIS.B3;
    const register unsigned short int PWM_1_RIS_INTCMPBU = 4;
    sbit  PWM_1_RIS_INTCMPBU_bit at PWM0__1_RIS.B4;
    const register unsigned short int PWM_1_RIS_INTCMPBD = 5;
    sbit  PWM_1_RIS_INTCMPBD_bit at PWM0__1_RIS.B5;

sfr unsigned long   volatile PWM0__1_ISC          absolute 0x4002808C;
    const register unsigned short int PWM_1_ISC_INTCNTZERO = 0;
    sbit  PWM_1_ISC_INTCNTZERO_bit at PWM0__1_ISC.B0;
    const register unsigned short int PWM_1_ISC_INTCNTLOAD = 1;
    sbit  PWM_1_ISC_INTCNTLOAD_bit at PWM0__1_ISC.B1;
    const register unsigned short int PWM_1_ISC_INTCMPAU = 2;
    sbit  PWM_1_ISC_INTCMPAU_bit at PWM0__1_ISC.B2;
    const register unsigned short int PWM_1_ISC_INTCMPAD = 3;
    sbit  PWM_1_ISC_INTCMPAD_bit at PWM0__1_ISC.B3;
    const register unsigned short int PWM_1_ISC_INTCMPBU = 4;
    sbit  PWM_1_ISC_INTCMPBU_bit at PWM0__1_ISC.B4;
    const register unsigned short int PWM_1_ISC_INTCMPBD = 5;
    sbit  PWM_1_ISC_INTCMPBD_bit at PWM0__1_ISC.B5;

sfr unsigned long   volatile PWM0__1_LOAD         absolute 0x40028090;
    const register unsigned short int PWM_1_LOAD_LOAD0 = 0;
    sbit  PWM_1_LOAD_LOAD0_bit at PWM0__1_LOAD.B0;
    const register unsigned short int PWM_1_LOAD_LOAD1 = 1;
    sbit  PWM_1_LOAD_LOAD1_bit at PWM0__1_LOAD.B1;
    const register unsigned short int PWM_1_LOAD_LOAD2 = 2;
    sbit  PWM_1_LOAD_LOAD2_bit at PWM0__1_LOAD.B2;
    const register unsigned short int PWM_1_LOAD_LOAD3 = 3;
    sbit  PWM_1_LOAD_LOAD3_bit at PWM0__1_LOAD.B3;
    const register unsigned short int PWM_1_LOAD_LOAD4 = 4;
    sbit  PWM_1_LOAD_LOAD4_bit at PWM0__1_LOAD.B4;
    const register unsigned short int PWM_1_LOAD_LOAD5 = 5;
    sbit  PWM_1_LOAD_LOAD5_bit at PWM0__1_LOAD.B5;
    const register unsigned short int PWM_1_LOAD_LOAD6 = 6;
    sbit  PWM_1_LOAD_LOAD6_bit at PWM0__1_LOAD.B6;
    const register unsigned short int PWM_1_LOAD_LOAD7 = 7;
    sbit  PWM_1_LOAD_LOAD7_bit at PWM0__1_LOAD.B7;
    const register unsigned short int PWM_1_LOAD_LOAD8 = 8;
    sbit  PWM_1_LOAD_LOAD8_bit at PWM0__1_LOAD.B8;
    const register unsigned short int PWM_1_LOAD_LOAD9 = 9;
    sbit  PWM_1_LOAD_LOAD9_bit at PWM0__1_LOAD.B9;
    const register unsigned short int PWM_1_LOAD_LOAD10 = 10;
    sbit  PWM_1_LOAD_LOAD10_bit at PWM0__1_LOAD.B10;
    const register unsigned short int PWM_1_LOAD_LOAD11 = 11;
    sbit  PWM_1_LOAD_LOAD11_bit at PWM0__1_LOAD.B11;
    const register unsigned short int PWM_1_LOAD_LOAD12 = 12;
    sbit  PWM_1_LOAD_LOAD12_bit at PWM0__1_LOAD.B12;
    const register unsigned short int PWM_1_LOAD_LOAD13 = 13;
    sbit  PWM_1_LOAD_LOAD13_bit at PWM0__1_LOAD.B13;
    const register unsigned short int PWM_1_LOAD_LOAD14 = 14;
    sbit  PWM_1_LOAD_LOAD14_bit at PWM0__1_LOAD.B14;
    const register unsigned short int PWM_1_LOAD_LOAD15 = 15;
    sbit  PWM_1_LOAD_LOAD15_bit at PWM0__1_LOAD.B15;

sfr unsigned long   volatile PWM0__1_COUNT        absolute 0x40028094;
    const register unsigned short int PWM_1_COUNT_COUNT0 = 0;
    sbit  PWM_1_COUNT_COUNT0_bit at PWM0__1_COUNT.B0;
    const register unsigned short int PWM_1_COUNT_COUNT1 = 1;
    sbit  PWM_1_COUNT_COUNT1_bit at PWM0__1_COUNT.B1;
    const register unsigned short int PWM_1_COUNT_COUNT2 = 2;
    sbit  PWM_1_COUNT_COUNT2_bit at PWM0__1_COUNT.B2;
    const register unsigned short int PWM_1_COUNT_COUNT3 = 3;
    sbit  PWM_1_COUNT_COUNT3_bit at PWM0__1_COUNT.B3;
    const register unsigned short int PWM_1_COUNT_COUNT4 = 4;
    sbit  PWM_1_COUNT_COUNT4_bit at PWM0__1_COUNT.B4;
    const register unsigned short int PWM_1_COUNT_COUNT5 = 5;
    sbit  PWM_1_COUNT_COUNT5_bit at PWM0__1_COUNT.B5;
    const register unsigned short int PWM_1_COUNT_COUNT6 = 6;
    sbit  PWM_1_COUNT_COUNT6_bit at PWM0__1_COUNT.B6;
    const register unsigned short int PWM_1_COUNT_COUNT7 = 7;
    sbit  PWM_1_COUNT_COUNT7_bit at PWM0__1_COUNT.B7;
    const register unsigned short int PWM_1_COUNT_COUNT8 = 8;
    sbit  PWM_1_COUNT_COUNT8_bit at PWM0__1_COUNT.B8;
    const register unsigned short int PWM_1_COUNT_COUNT9 = 9;
    sbit  PWM_1_COUNT_COUNT9_bit at PWM0__1_COUNT.B9;
    const register unsigned short int PWM_1_COUNT_COUNT10 = 10;
    sbit  PWM_1_COUNT_COUNT10_bit at PWM0__1_COUNT.B10;
    const register unsigned short int PWM_1_COUNT_COUNT11 = 11;
    sbit  PWM_1_COUNT_COUNT11_bit at PWM0__1_COUNT.B11;
    const register unsigned short int PWM_1_COUNT_COUNT12 = 12;
    sbit  PWM_1_COUNT_COUNT12_bit at PWM0__1_COUNT.B12;
    const register unsigned short int PWM_1_COUNT_COUNT13 = 13;
    sbit  PWM_1_COUNT_COUNT13_bit at PWM0__1_COUNT.B13;
    const register unsigned short int PWM_1_COUNT_COUNT14 = 14;
    sbit  PWM_1_COUNT_COUNT14_bit at PWM0__1_COUNT.B14;
    const register unsigned short int PWM_1_COUNT_COUNT15 = 15;
    sbit  PWM_1_COUNT_COUNT15_bit at PWM0__1_COUNT.B15;

sfr unsigned long   volatile PWM0__1_CMPA         absolute 0x40028098;
    const register unsigned short int PWM_1_CMPA_COMPA0 = 0;
    sbit  PWM_1_CMPA_COMPA0_bit at PWM0__1_CMPA.B0;
    const register unsigned short int PWM_1_CMPA_COMPA1 = 1;
    sbit  PWM_1_CMPA_COMPA1_bit at PWM0__1_CMPA.B1;
    const register unsigned short int PWM_1_CMPA_COMPA2 = 2;
    sbit  PWM_1_CMPA_COMPA2_bit at PWM0__1_CMPA.B2;
    const register unsigned short int PWM_1_CMPA_COMPA3 = 3;
    sbit  PWM_1_CMPA_COMPA3_bit at PWM0__1_CMPA.B3;
    const register unsigned short int PWM_1_CMPA_COMPA4 = 4;
    sbit  PWM_1_CMPA_COMPA4_bit at PWM0__1_CMPA.B4;
    const register unsigned short int PWM_1_CMPA_COMPA5 = 5;
    sbit  PWM_1_CMPA_COMPA5_bit at PWM0__1_CMPA.B5;
    const register unsigned short int PWM_1_CMPA_COMPA6 = 6;
    sbit  PWM_1_CMPA_COMPA6_bit at PWM0__1_CMPA.B6;
    const register unsigned short int PWM_1_CMPA_COMPA7 = 7;
    sbit  PWM_1_CMPA_COMPA7_bit at PWM0__1_CMPA.B7;
    const register unsigned short int PWM_1_CMPA_COMPA8 = 8;
    sbit  PWM_1_CMPA_COMPA8_bit at PWM0__1_CMPA.B8;
    const register unsigned short int PWM_1_CMPA_COMPA9 = 9;
    sbit  PWM_1_CMPA_COMPA9_bit at PWM0__1_CMPA.B9;
    const register unsigned short int PWM_1_CMPA_COMPA10 = 10;
    sbit  PWM_1_CMPA_COMPA10_bit at PWM0__1_CMPA.B10;
    const register unsigned short int PWM_1_CMPA_COMPA11 = 11;
    sbit  PWM_1_CMPA_COMPA11_bit at PWM0__1_CMPA.B11;
    const register unsigned short int PWM_1_CMPA_COMPA12 = 12;
    sbit  PWM_1_CMPA_COMPA12_bit at PWM0__1_CMPA.B12;
    const register unsigned short int PWM_1_CMPA_COMPA13 = 13;
    sbit  PWM_1_CMPA_COMPA13_bit at PWM0__1_CMPA.B13;
    const register unsigned short int PWM_1_CMPA_COMPA14 = 14;
    sbit  PWM_1_CMPA_COMPA14_bit at PWM0__1_CMPA.B14;
    const register unsigned short int PWM_1_CMPA_COMPA15 = 15;
    sbit  PWM_1_CMPA_COMPA15_bit at PWM0__1_CMPA.B15;

sfr unsigned long   volatile PWM0__1_CMPB         absolute 0x4002809C;
    const register unsigned short int PWM_1_CMPB_COMPB0 = 0;
    sbit  PWM_1_CMPB_COMPB0_bit at PWM0__1_CMPB.B0;
    const register unsigned short int PWM_1_CMPB_COMPB1 = 1;
    sbit  PWM_1_CMPB_COMPB1_bit at PWM0__1_CMPB.B1;
    const register unsigned short int PWM_1_CMPB_COMPB2 = 2;
    sbit  PWM_1_CMPB_COMPB2_bit at PWM0__1_CMPB.B2;
    const register unsigned short int PWM_1_CMPB_COMPB3 = 3;
    sbit  PWM_1_CMPB_COMPB3_bit at PWM0__1_CMPB.B3;
    const register unsigned short int PWM_1_CMPB_COMPB4 = 4;
    sbit  PWM_1_CMPB_COMPB4_bit at PWM0__1_CMPB.B4;
    const register unsigned short int PWM_1_CMPB_COMPB5 = 5;
    sbit  PWM_1_CMPB_COMPB5_bit at PWM0__1_CMPB.B5;
    const register unsigned short int PWM_1_CMPB_COMPB6 = 6;
    sbit  PWM_1_CMPB_COMPB6_bit at PWM0__1_CMPB.B6;
    const register unsigned short int PWM_1_CMPB_COMPB7 = 7;
    sbit  PWM_1_CMPB_COMPB7_bit at PWM0__1_CMPB.B7;
    const register unsigned short int PWM_1_CMPB_COMPB8 = 8;
    sbit  PWM_1_CMPB_COMPB8_bit at PWM0__1_CMPB.B8;
    const register unsigned short int PWM_1_CMPB_COMPB9 = 9;
    sbit  PWM_1_CMPB_COMPB9_bit at PWM0__1_CMPB.B9;
    const register unsigned short int PWM_1_CMPB_COMPB10 = 10;
    sbit  PWM_1_CMPB_COMPB10_bit at PWM0__1_CMPB.B10;
    const register unsigned short int PWM_1_CMPB_COMPB11 = 11;
    sbit  PWM_1_CMPB_COMPB11_bit at PWM0__1_CMPB.B11;
    const register unsigned short int PWM_1_CMPB_COMPB12 = 12;
    sbit  PWM_1_CMPB_COMPB12_bit at PWM0__1_CMPB.B12;
    const register unsigned short int PWM_1_CMPB_COMPB13 = 13;
    sbit  PWM_1_CMPB_COMPB13_bit at PWM0__1_CMPB.B13;
    const register unsigned short int PWM_1_CMPB_COMPB14 = 14;
    sbit  PWM_1_CMPB_COMPB14_bit at PWM0__1_CMPB.B14;
    const register unsigned short int PWM_1_CMPB_COMPB15 = 15;
    sbit  PWM_1_CMPB_COMPB15_bit at PWM0__1_CMPB.B15;

sfr unsigned long   volatile PWM0__1_GENA         absolute 0x400280A0;
    const register unsigned short int PWM_1_GENA_ACTZERO0 = 0;
    sbit  PWM_1_GENA_ACTZERO0_bit at PWM0__1_GENA.B0;
    const register unsigned short int PWM_1_GENA_ACTZERO1 = 1;
    sbit  PWM_1_GENA_ACTZERO1_bit at PWM0__1_GENA.B1;
    const register unsigned short int PWM_1_GENA_ACTLOAD2 = 2;
    sbit  PWM_1_GENA_ACTLOAD2_bit at PWM0__1_GENA.B2;
    const register unsigned short int PWM_1_GENA_ACTLOAD3 = 3;
    sbit  PWM_1_GENA_ACTLOAD3_bit at PWM0__1_GENA.B3;
    const register unsigned short int PWM_1_GENA_ACTCMPAU4 = 4;
    sbit  PWM_1_GENA_ACTCMPAU4_bit at PWM0__1_GENA.B4;
    const register unsigned short int PWM_1_GENA_ACTCMPAU5 = 5;
    sbit  PWM_1_GENA_ACTCMPAU5_bit at PWM0__1_GENA.B5;
    const register unsigned short int PWM_1_GENA_ACTCMPAD6 = 6;
    sbit  PWM_1_GENA_ACTCMPAD6_bit at PWM0__1_GENA.B6;
    const register unsigned short int PWM_1_GENA_ACTCMPAD7 = 7;
    sbit  PWM_1_GENA_ACTCMPAD7_bit at PWM0__1_GENA.B7;
    const register unsigned short int PWM_1_GENA_ACTCMPBU8 = 8;
    sbit  PWM_1_GENA_ACTCMPBU8_bit at PWM0__1_GENA.B8;
    const register unsigned short int PWM_1_GENA_ACTCMPBU9 = 9;
    sbit  PWM_1_GENA_ACTCMPBU9_bit at PWM0__1_GENA.B9;
    const register unsigned short int PWM_1_GENA_ACTCMPBD10 = 10;
    sbit  PWM_1_GENA_ACTCMPBD10_bit at PWM0__1_GENA.B10;
    const register unsigned short int PWM_1_GENA_ACTCMPBD11 = 11;
    sbit  PWM_1_GENA_ACTCMPBD11_bit at PWM0__1_GENA.B11;

sfr unsigned long   volatile PWM0__1_GENB         absolute 0x400280A4;
    const register unsigned short int PWM_1_GENB_ACTZERO0 = 0;
    sbit  PWM_1_GENB_ACTZERO0_bit at PWM0__1_GENB.B0;
    const register unsigned short int PWM_1_GENB_ACTZERO1 = 1;
    sbit  PWM_1_GENB_ACTZERO1_bit at PWM0__1_GENB.B1;
    const register unsigned short int PWM_1_GENB_ACTLOAD2 = 2;
    sbit  PWM_1_GENB_ACTLOAD2_bit at PWM0__1_GENB.B2;
    const register unsigned short int PWM_1_GENB_ACTLOAD3 = 3;
    sbit  PWM_1_GENB_ACTLOAD3_bit at PWM0__1_GENB.B3;
    const register unsigned short int PWM_1_GENB_ACTCMPAU4 = 4;
    sbit  PWM_1_GENB_ACTCMPAU4_bit at PWM0__1_GENB.B4;
    const register unsigned short int PWM_1_GENB_ACTCMPAU5 = 5;
    sbit  PWM_1_GENB_ACTCMPAU5_bit at PWM0__1_GENB.B5;
    const register unsigned short int PWM_1_GENB_ACTCMPAD6 = 6;
    sbit  PWM_1_GENB_ACTCMPAD6_bit at PWM0__1_GENB.B6;
    const register unsigned short int PWM_1_GENB_ACTCMPAD7 = 7;
    sbit  PWM_1_GENB_ACTCMPAD7_bit at PWM0__1_GENB.B7;
    const register unsigned short int PWM_1_GENB_ACTCMPBU8 = 8;
    sbit  PWM_1_GENB_ACTCMPBU8_bit at PWM0__1_GENB.B8;
    const register unsigned short int PWM_1_GENB_ACTCMPBU9 = 9;
    sbit  PWM_1_GENB_ACTCMPBU9_bit at PWM0__1_GENB.B9;
    const register unsigned short int PWM_1_GENB_ACTCMPBD10 = 10;
    sbit  PWM_1_GENB_ACTCMPBD10_bit at PWM0__1_GENB.B10;
    const register unsigned short int PWM_1_GENB_ACTCMPBD11 = 11;
    sbit  PWM_1_GENB_ACTCMPBD11_bit at PWM0__1_GENB.B11;

sfr unsigned long   volatile PWM0__1_DBCTL        absolute 0x400280A8;
    const register unsigned short int PWM_1_DBCTL_ENABLE = 0;
    sbit  PWM_1_DBCTL_ENABLE_bit at PWM0__1_DBCTL.B0;

sfr unsigned long   volatile PWM0__1_DBRISE       absolute 0x400280AC;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_1_DBRISE_RISEDELAY0_bit at PWM0__1_DBRISE.B0;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_1_DBRISE_RISEDELAY1_bit at PWM0__1_DBRISE.B1;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_1_DBRISE_RISEDELAY2_bit at PWM0__1_DBRISE.B2;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_1_DBRISE_RISEDELAY3_bit at PWM0__1_DBRISE.B3;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_1_DBRISE_RISEDELAY4_bit at PWM0__1_DBRISE.B4;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_1_DBRISE_RISEDELAY5_bit at PWM0__1_DBRISE.B5;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_1_DBRISE_RISEDELAY6_bit at PWM0__1_DBRISE.B6;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_1_DBRISE_RISEDELAY7_bit at PWM0__1_DBRISE.B7;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_1_DBRISE_RISEDELAY8_bit at PWM0__1_DBRISE.B8;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_1_DBRISE_RISEDELAY9_bit at PWM0__1_DBRISE.B9;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_1_DBRISE_RISEDELAY10_bit at PWM0__1_DBRISE.B10;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_1_DBRISE_RISEDELAY11_bit at PWM0__1_DBRISE.B11;

sfr unsigned long   volatile PWM0__1_DBFALL       absolute 0x400280B0;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_1_DBFALL_FALLDELAY0_bit at PWM0__1_DBFALL.B0;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_1_DBFALL_FALLDELAY1_bit at PWM0__1_DBFALL.B1;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_1_DBFALL_FALLDELAY2_bit at PWM0__1_DBFALL.B2;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_1_DBFALL_FALLDELAY3_bit at PWM0__1_DBFALL.B3;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_1_DBFALL_FALLDELAY4_bit at PWM0__1_DBFALL.B4;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_1_DBFALL_FALLDELAY5_bit at PWM0__1_DBFALL.B5;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_1_DBFALL_FALLDELAY6_bit at PWM0__1_DBFALL.B6;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_1_DBFALL_FALLDELAY7_bit at PWM0__1_DBFALL.B7;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_1_DBFALL_FALLDELAY8_bit at PWM0__1_DBFALL.B8;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_1_DBFALL_FALLDELAY9_bit at PWM0__1_DBFALL.B9;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_1_DBFALL_FALLDELAY10_bit at PWM0__1_DBFALL.B10;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_1_DBFALL_FALLDELAY11_bit at PWM0__1_DBFALL.B11;

sfr unsigned long   volatile PWM0__1_FLTSRC0      absolute 0x400280B4;
    const register unsigned short int PWM_1_FLTSRC0_FAULT0 = 0;
    sbit  PWM_1_FLTSRC0_FAULT0_bit at PWM0__1_FLTSRC0.B0;
    const register unsigned short int PWM_1_FLTSRC0_FAULT1 = 1;
    sbit  PWM_1_FLTSRC0_FAULT1_bit at PWM0__1_FLTSRC0.B1;
    const register unsigned short int PWM_1_FLTSRC0_FAULT2 = 2;
    sbit  PWM_1_FLTSRC0_FAULT2_bit at PWM0__1_FLTSRC0.B2;
    const register unsigned short int PWM_1_FLTSRC0_FAULT3 = 3;
    sbit  PWM_1_FLTSRC0_FAULT3_bit at PWM0__1_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__1_FLTSRC1      absolute 0x400280B8;
    const register unsigned short int PWM_1_FLTSRC1_DCMP0 = 0;
    sbit  PWM_1_FLTSRC1_DCMP0_bit at PWM0__1_FLTSRC1.B0;
    const register unsigned short int PWM_1_FLTSRC1_DCMP1 = 1;
    sbit  PWM_1_FLTSRC1_DCMP1_bit at PWM0__1_FLTSRC1.B1;
    const register unsigned short int PWM_1_FLTSRC1_DCMP2 = 2;
    sbit  PWM_1_FLTSRC1_DCMP2_bit at PWM0__1_FLTSRC1.B2;
    const register unsigned short int PWM_1_FLTSRC1_DCMP3 = 3;
    sbit  PWM_1_FLTSRC1_DCMP3_bit at PWM0__1_FLTSRC1.B3;
    const register unsigned short int PWM_1_FLTSRC1_DCMP4 = 4;
    sbit  PWM_1_FLTSRC1_DCMP4_bit at PWM0__1_FLTSRC1.B4;
    const register unsigned short int PWM_1_FLTSRC1_DCMP5 = 5;
    sbit  PWM_1_FLTSRC1_DCMP5_bit at PWM0__1_FLTSRC1.B5;
    const register unsigned short int PWM_1_FLTSRC1_DCMP6 = 6;
    sbit  PWM_1_FLTSRC1_DCMP6_bit at PWM0__1_FLTSRC1.B6;
    const register unsigned short int PWM_1_FLTSRC1_DCMP7 = 7;
    sbit  PWM_1_FLTSRC1_DCMP7_bit at PWM0__1_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__1_MINFLTPER    absolute 0x400280BC;
    const register unsigned short int PWM_1_MINFLTPER_MFP0 = 0;
    sbit  PWM_1_MINFLTPER_MFP0_bit at PWM0__1_MINFLTPER.B0;
    const register unsigned short int PWM_1_MINFLTPER_MFP1 = 1;
    sbit  PWM_1_MINFLTPER_MFP1_bit at PWM0__1_MINFLTPER.B1;
    const register unsigned short int PWM_1_MINFLTPER_MFP2 = 2;
    sbit  PWM_1_MINFLTPER_MFP2_bit at PWM0__1_MINFLTPER.B2;
    const register unsigned short int PWM_1_MINFLTPER_MFP3 = 3;
    sbit  PWM_1_MINFLTPER_MFP3_bit at PWM0__1_MINFLTPER.B3;
    const register unsigned short int PWM_1_MINFLTPER_MFP4 = 4;
    sbit  PWM_1_MINFLTPER_MFP4_bit at PWM0__1_MINFLTPER.B4;
    const register unsigned short int PWM_1_MINFLTPER_MFP5 = 5;
    sbit  PWM_1_MINFLTPER_MFP5_bit at PWM0__1_MINFLTPER.B5;
    const register unsigned short int PWM_1_MINFLTPER_MFP6 = 6;
    sbit  PWM_1_MINFLTPER_MFP6_bit at PWM0__1_MINFLTPER.B6;
    const register unsigned short int PWM_1_MINFLTPER_MFP7 = 7;
    sbit  PWM_1_MINFLTPER_MFP7_bit at PWM0__1_MINFLTPER.B7;
    const register unsigned short int PWM_1_MINFLTPER_MFP8 = 8;
    sbit  PWM_1_MINFLTPER_MFP8_bit at PWM0__1_MINFLTPER.B8;
    const register unsigned short int PWM_1_MINFLTPER_MFP9 = 9;
    sbit  PWM_1_MINFLTPER_MFP9_bit at PWM0__1_MINFLTPER.B9;
    const register unsigned short int PWM_1_MINFLTPER_MFP10 = 10;
    sbit  PWM_1_MINFLTPER_MFP10_bit at PWM0__1_MINFLTPER.B10;
    const register unsigned short int PWM_1_MINFLTPER_MFP11 = 11;
    sbit  PWM_1_MINFLTPER_MFP11_bit at PWM0__1_MINFLTPER.B11;
    const register unsigned short int PWM_1_MINFLTPER_MFP12 = 12;
    sbit  PWM_1_MINFLTPER_MFP12_bit at PWM0__1_MINFLTPER.B12;
    const register unsigned short int PWM_1_MINFLTPER_MFP13 = 13;
    sbit  PWM_1_MINFLTPER_MFP13_bit at PWM0__1_MINFLTPER.B13;
    const register unsigned short int PWM_1_MINFLTPER_MFP14 = 14;
    sbit  PWM_1_MINFLTPER_MFP14_bit at PWM0__1_MINFLTPER.B14;
    const register unsigned short int PWM_1_MINFLTPER_MFP15 = 15;
    sbit  PWM_1_MINFLTPER_MFP15_bit at PWM0__1_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__2_CTL          absolute 0x400280C0;
    const register unsigned short int PWM_2_CTL_ENABLE = 0;
    sbit  PWM_2_CTL_ENABLE_bit at PWM0__2_CTL.B0;
    const register unsigned short int PWM_2_CTL_MODE = 1;
    sbit  PWM_2_CTL_MODE_bit at PWM0__2_CTL.B1;
    const register unsigned short int PWM_2_CTL_DEBUG = 2;
    sbit  PWM_2_CTL_DEBUG_bit at PWM0__2_CTL.B2;
    const register unsigned short int PWM_2_CTL_LOADUPD = 3;
    sbit  PWM_2_CTL_LOADUPD_bit at PWM0__2_CTL.B3;
    const register unsigned short int PWM_2_CTL_CMPAUPD = 4;
    sbit  PWM_2_CTL_CMPAUPD_bit at PWM0__2_CTL.B4;
    const register unsigned short int PWM_2_CTL_CMPBUPD = 5;
    sbit  PWM_2_CTL_CMPBUPD_bit at PWM0__2_CTL.B5;
    const register unsigned short int PWM_2_CTL_GENAUPD6 = 6;
    sbit  PWM_2_CTL_GENAUPD6_bit at PWM0__2_CTL.B6;
    const register unsigned short int PWM_2_CTL_GENAUPD7 = 7;
    sbit  PWM_2_CTL_GENAUPD7_bit at PWM0__2_CTL.B7;
    const register unsigned short int PWM_2_CTL_GENBUPD8 = 8;
    sbit  PWM_2_CTL_GENBUPD8_bit at PWM0__2_CTL.B8;
    const register unsigned short int PWM_2_CTL_GENBUPD9 = 9;
    sbit  PWM_2_CTL_GENBUPD9_bit at PWM0__2_CTL.B9;
    const register unsigned short int PWM_2_CTL_DBCTLUPD10 = 10;
    sbit  PWM_2_CTL_DBCTLUPD10_bit at PWM0__2_CTL.B10;
    const register unsigned short int PWM_2_CTL_DBCTLUPD11 = 11;
    sbit  PWM_2_CTL_DBCTLUPD11_bit at PWM0__2_CTL.B11;
    const register unsigned short int PWM_2_CTL_DBRISEUPD12 = 12;
    sbit  PWM_2_CTL_DBRISEUPD12_bit at PWM0__2_CTL.B12;
    const register unsigned short int PWM_2_CTL_DBRISEUPD13 = 13;
    sbit  PWM_2_CTL_DBRISEUPD13_bit at PWM0__2_CTL.B13;
    const register unsigned short int PWM_2_CTL_DBFALLUPD14 = 14;
    sbit  PWM_2_CTL_DBFALLUPD14_bit at PWM0__2_CTL.B14;
    const register unsigned short int PWM_2_CTL_DBFALLUPD15 = 15;
    sbit  PWM_2_CTL_DBFALLUPD15_bit at PWM0__2_CTL.B15;
    const register unsigned short int PWM_2_CTL_FLTSRC = 16;
    sbit  PWM_2_CTL_FLTSRC_bit at PWM0__2_CTL.B16;
    const register unsigned short int PWM_2_CTL_MINFLTPER = 17;
    sbit  PWM_2_CTL_MINFLTPER_bit at PWM0__2_CTL.B17;
    const register unsigned short int PWM_2_CTL_LATCH = 18;
    sbit  PWM_2_CTL_LATCH_bit at PWM0__2_CTL.B18;

sfr unsigned long   volatile PWM0__2_INTEN        absolute 0x400280C4;
    const register unsigned short int PWM_2_INTEN_INTCNTZERO = 0;
    sbit  PWM_2_INTEN_INTCNTZERO_bit at PWM0__2_INTEN.B0;
    const register unsigned short int PWM_2_INTEN_INTCNTLOAD = 1;
    sbit  PWM_2_INTEN_INTCNTLOAD_bit at PWM0__2_INTEN.B1;
    const register unsigned short int PWM_2_INTEN_INTCMPAU = 2;
    sbit  PWM_2_INTEN_INTCMPAU_bit at PWM0__2_INTEN.B2;
    const register unsigned short int PWM_2_INTEN_INTCMPAD = 3;
    sbit  PWM_2_INTEN_INTCMPAD_bit at PWM0__2_INTEN.B3;
    const register unsigned short int PWM_2_INTEN_INTCMPBU = 4;
    sbit  PWM_2_INTEN_INTCMPBU_bit at PWM0__2_INTEN.B4;
    const register unsigned short int PWM_2_INTEN_INTCMPBD = 5;
    sbit  PWM_2_INTEN_INTCMPBD_bit at PWM0__2_INTEN.B5;
    const register unsigned short int PWM_2_INTEN_TRCNTZERO = 8;
    sbit  PWM_2_INTEN_TRCNTZERO_bit at PWM0__2_INTEN.B8;
    const register unsigned short int PWM_2_INTEN_TRCNTLOAD = 9;
    sbit  PWM_2_INTEN_TRCNTLOAD_bit at PWM0__2_INTEN.B9;
    const register unsigned short int PWM_2_INTEN_TRCMPAU = 10;
    sbit  PWM_2_INTEN_TRCMPAU_bit at PWM0__2_INTEN.B10;
    const register unsigned short int PWM_2_INTEN_TRCMPAD = 11;
    sbit  PWM_2_INTEN_TRCMPAD_bit at PWM0__2_INTEN.B11;
    const register unsigned short int PWM_2_INTEN_TRCMPBU = 12;
    sbit  PWM_2_INTEN_TRCMPBU_bit at PWM0__2_INTEN.B12;
    const register unsigned short int PWM_2_INTEN_TRCMPBD = 13;
    sbit  PWM_2_INTEN_TRCMPBD_bit at PWM0__2_INTEN.B13;

sfr unsigned long   volatile PWM0__2_RIS          absolute 0x400280C8;
    const register unsigned short int PWM_2_RIS_INTCNTZERO = 0;
    sbit  PWM_2_RIS_INTCNTZERO_bit at PWM0__2_RIS.B0;
    const register unsigned short int PWM_2_RIS_INTCNTLOAD = 1;
    sbit  PWM_2_RIS_INTCNTLOAD_bit at PWM0__2_RIS.B1;
    const register unsigned short int PWM_2_RIS_INTCMPAU = 2;
    sbit  PWM_2_RIS_INTCMPAU_bit at PWM0__2_RIS.B2;
    const register unsigned short int PWM_2_RIS_INTCMPAD = 3;
    sbit  PWM_2_RIS_INTCMPAD_bit at PWM0__2_RIS.B3;
    const register unsigned short int PWM_2_RIS_INTCMPBU = 4;
    sbit  PWM_2_RIS_INTCMPBU_bit at PWM0__2_RIS.B4;
    const register unsigned short int PWM_2_RIS_INTCMPBD = 5;
    sbit  PWM_2_RIS_INTCMPBD_bit at PWM0__2_RIS.B5;

sfr unsigned long   volatile PWM0__2_ISC          absolute 0x400280CC;
    const register unsigned short int PWM_2_ISC_INTCNTZERO = 0;
    sbit  PWM_2_ISC_INTCNTZERO_bit at PWM0__2_ISC.B0;
    const register unsigned short int PWM_2_ISC_INTCNTLOAD = 1;
    sbit  PWM_2_ISC_INTCNTLOAD_bit at PWM0__2_ISC.B1;
    const register unsigned short int PWM_2_ISC_INTCMPAU = 2;
    sbit  PWM_2_ISC_INTCMPAU_bit at PWM0__2_ISC.B2;
    const register unsigned short int PWM_2_ISC_INTCMPAD = 3;
    sbit  PWM_2_ISC_INTCMPAD_bit at PWM0__2_ISC.B3;
    const register unsigned short int PWM_2_ISC_INTCMPBU = 4;
    sbit  PWM_2_ISC_INTCMPBU_bit at PWM0__2_ISC.B4;
    const register unsigned short int PWM_2_ISC_INTCMPBD = 5;
    sbit  PWM_2_ISC_INTCMPBD_bit at PWM0__2_ISC.B5;

sfr unsigned long   volatile PWM0__2_LOAD         absolute 0x400280D0;
    const register unsigned short int PWM_2_LOAD_LOAD0 = 0;
    sbit  PWM_2_LOAD_LOAD0_bit at PWM0__2_LOAD.B0;
    const register unsigned short int PWM_2_LOAD_LOAD1 = 1;
    sbit  PWM_2_LOAD_LOAD1_bit at PWM0__2_LOAD.B1;
    const register unsigned short int PWM_2_LOAD_LOAD2 = 2;
    sbit  PWM_2_LOAD_LOAD2_bit at PWM0__2_LOAD.B2;
    const register unsigned short int PWM_2_LOAD_LOAD3 = 3;
    sbit  PWM_2_LOAD_LOAD3_bit at PWM0__2_LOAD.B3;
    const register unsigned short int PWM_2_LOAD_LOAD4 = 4;
    sbit  PWM_2_LOAD_LOAD4_bit at PWM0__2_LOAD.B4;
    const register unsigned short int PWM_2_LOAD_LOAD5 = 5;
    sbit  PWM_2_LOAD_LOAD5_bit at PWM0__2_LOAD.B5;
    const register unsigned short int PWM_2_LOAD_LOAD6 = 6;
    sbit  PWM_2_LOAD_LOAD6_bit at PWM0__2_LOAD.B6;
    const register unsigned short int PWM_2_LOAD_LOAD7 = 7;
    sbit  PWM_2_LOAD_LOAD7_bit at PWM0__2_LOAD.B7;
    const register unsigned short int PWM_2_LOAD_LOAD8 = 8;
    sbit  PWM_2_LOAD_LOAD8_bit at PWM0__2_LOAD.B8;
    const register unsigned short int PWM_2_LOAD_LOAD9 = 9;
    sbit  PWM_2_LOAD_LOAD9_bit at PWM0__2_LOAD.B9;
    const register unsigned short int PWM_2_LOAD_LOAD10 = 10;
    sbit  PWM_2_LOAD_LOAD10_bit at PWM0__2_LOAD.B10;
    const register unsigned short int PWM_2_LOAD_LOAD11 = 11;
    sbit  PWM_2_LOAD_LOAD11_bit at PWM0__2_LOAD.B11;
    const register unsigned short int PWM_2_LOAD_LOAD12 = 12;
    sbit  PWM_2_LOAD_LOAD12_bit at PWM0__2_LOAD.B12;
    const register unsigned short int PWM_2_LOAD_LOAD13 = 13;
    sbit  PWM_2_LOAD_LOAD13_bit at PWM0__2_LOAD.B13;
    const register unsigned short int PWM_2_LOAD_LOAD14 = 14;
    sbit  PWM_2_LOAD_LOAD14_bit at PWM0__2_LOAD.B14;
    const register unsigned short int PWM_2_LOAD_LOAD15 = 15;
    sbit  PWM_2_LOAD_LOAD15_bit at PWM0__2_LOAD.B15;

sfr unsigned long   volatile PWM0__2_COUNT        absolute 0x400280D4;
    const register unsigned short int PWM_2_COUNT_COUNT0 = 0;
    sbit  PWM_2_COUNT_COUNT0_bit at PWM0__2_COUNT.B0;
    const register unsigned short int PWM_2_COUNT_COUNT1 = 1;
    sbit  PWM_2_COUNT_COUNT1_bit at PWM0__2_COUNT.B1;
    const register unsigned short int PWM_2_COUNT_COUNT2 = 2;
    sbit  PWM_2_COUNT_COUNT2_bit at PWM0__2_COUNT.B2;
    const register unsigned short int PWM_2_COUNT_COUNT3 = 3;
    sbit  PWM_2_COUNT_COUNT3_bit at PWM0__2_COUNT.B3;
    const register unsigned short int PWM_2_COUNT_COUNT4 = 4;
    sbit  PWM_2_COUNT_COUNT4_bit at PWM0__2_COUNT.B4;
    const register unsigned short int PWM_2_COUNT_COUNT5 = 5;
    sbit  PWM_2_COUNT_COUNT5_bit at PWM0__2_COUNT.B5;
    const register unsigned short int PWM_2_COUNT_COUNT6 = 6;
    sbit  PWM_2_COUNT_COUNT6_bit at PWM0__2_COUNT.B6;
    const register unsigned short int PWM_2_COUNT_COUNT7 = 7;
    sbit  PWM_2_COUNT_COUNT7_bit at PWM0__2_COUNT.B7;
    const register unsigned short int PWM_2_COUNT_COUNT8 = 8;
    sbit  PWM_2_COUNT_COUNT8_bit at PWM0__2_COUNT.B8;
    const register unsigned short int PWM_2_COUNT_COUNT9 = 9;
    sbit  PWM_2_COUNT_COUNT9_bit at PWM0__2_COUNT.B9;
    const register unsigned short int PWM_2_COUNT_COUNT10 = 10;
    sbit  PWM_2_COUNT_COUNT10_bit at PWM0__2_COUNT.B10;
    const register unsigned short int PWM_2_COUNT_COUNT11 = 11;
    sbit  PWM_2_COUNT_COUNT11_bit at PWM0__2_COUNT.B11;
    const register unsigned short int PWM_2_COUNT_COUNT12 = 12;
    sbit  PWM_2_COUNT_COUNT12_bit at PWM0__2_COUNT.B12;
    const register unsigned short int PWM_2_COUNT_COUNT13 = 13;
    sbit  PWM_2_COUNT_COUNT13_bit at PWM0__2_COUNT.B13;
    const register unsigned short int PWM_2_COUNT_COUNT14 = 14;
    sbit  PWM_2_COUNT_COUNT14_bit at PWM0__2_COUNT.B14;
    const register unsigned short int PWM_2_COUNT_COUNT15 = 15;
    sbit  PWM_2_COUNT_COUNT15_bit at PWM0__2_COUNT.B15;

sfr unsigned long   volatile PWM0__2_CMPA         absolute 0x400280D8;
    const register unsigned short int PWM_2_CMPA_COMPA0 = 0;
    sbit  PWM_2_CMPA_COMPA0_bit at PWM0__2_CMPA.B0;
    const register unsigned short int PWM_2_CMPA_COMPA1 = 1;
    sbit  PWM_2_CMPA_COMPA1_bit at PWM0__2_CMPA.B1;
    const register unsigned short int PWM_2_CMPA_COMPA2 = 2;
    sbit  PWM_2_CMPA_COMPA2_bit at PWM0__2_CMPA.B2;
    const register unsigned short int PWM_2_CMPA_COMPA3 = 3;
    sbit  PWM_2_CMPA_COMPA3_bit at PWM0__2_CMPA.B3;
    const register unsigned short int PWM_2_CMPA_COMPA4 = 4;
    sbit  PWM_2_CMPA_COMPA4_bit at PWM0__2_CMPA.B4;
    const register unsigned short int PWM_2_CMPA_COMPA5 = 5;
    sbit  PWM_2_CMPA_COMPA5_bit at PWM0__2_CMPA.B5;
    const register unsigned short int PWM_2_CMPA_COMPA6 = 6;
    sbit  PWM_2_CMPA_COMPA6_bit at PWM0__2_CMPA.B6;
    const register unsigned short int PWM_2_CMPA_COMPA7 = 7;
    sbit  PWM_2_CMPA_COMPA7_bit at PWM0__2_CMPA.B7;
    const register unsigned short int PWM_2_CMPA_COMPA8 = 8;
    sbit  PWM_2_CMPA_COMPA8_bit at PWM0__2_CMPA.B8;
    const register unsigned short int PWM_2_CMPA_COMPA9 = 9;
    sbit  PWM_2_CMPA_COMPA9_bit at PWM0__2_CMPA.B9;
    const register unsigned short int PWM_2_CMPA_COMPA10 = 10;
    sbit  PWM_2_CMPA_COMPA10_bit at PWM0__2_CMPA.B10;
    const register unsigned short int PWM_2_CMPA_COMPA11 = 11;
    sbit  PWM_2_CMPA_COMPA11_bit at PWM0__2_CMPA.B11;
    const register unsigned short int PWM_2_CMPA_COMPA12 = 12;
    sbit  PWM_2_CMPA_COMPA12_bit at PWM0__2_CMPA.B12;
    const register unsigned short int PWM_2_CMPA_COMPA13 = 13;
    sbit  PWM_2_CMPA_COMPA13_bit at PWM0__2_CMPA.B13;
    const register unsigned short int PWM_2_CMPA_COMPA14 = 14;
    sbit  PWM_2_CMPA_COMPA14_bit at PWM0__2_CMPA.B14;
    const register unsigned short int PWM_2_CMPA_COMPA15 = 15;
    sbit  PWM_2_CMPA_COMPA15_bit at PWM0__2_CMPA.B15;

sfr unsigned long   volatile PWM0__2_CMPB         absolute 0x400280DC;
    const register unsigned short int PWM_2_CMPB_COMPB0 = 0;
    sbit  PWM_2_CMPB_COMPB0_bit at PWM0__2_CMPB.B0;
    const register unsigned short int PWM_2_CMPB_COMPB1 = 1;
    sbit  PWM_2_CMPB_COMPB1_bit at PWM0__2_CMPB.B1;
    const register unsigned short int PWM_2_CMPB_COMPB2 = 2;
    sbit  PWM_2_CMPB_COMPB2_bit at PWM0__2_CMPB.B2;
    const register unsigned short int PWM_2_CMPB_COMPB3 = 3;
    sbit  PWM_2_CMPB_COMPB3_bit at PWM0__2_CMPB.B3;
    const register unsigned short int PWM_2_CMPB_COMPB4 = 4;
    sbit  PWM_2_CMPB_COMPB4_bit at PWM0__2_CMPB.B4;
    const register unsigned short int PWM_2_CMPB_COMPB5 = 5;
    sbit  PWM_2_CMPB_COMPB5_bit at PWM0__2_CMPB.B5;
    const register unsigned short int PWM_2_CMPB_COMPB6 = 6;
    sbit  PWM_2_CMPB_COMPB6_bit at PWM0__2_CMPB.B6;
    const register unsigned short int PWM_2_CMPB_COMPB7 = 7;
    sbit  PWM_2_CMPB_COMPB7_bit at PWM0__2_CMPB.B7;
    const register unsigned short int PWM_2_CMPB_COMPB8 = 8;
    sbit  PWM_2_CMPB_COMPB8_bit at PWM0__2_CMPB.B8;
    const register unsigned short int PWM_2_CMPB_COMPB9 = 9;
    sbit  PWM_2_CMPB_COMPB9_bit at PWM0__2_CMPB.B9;
    const register unsigned short int PWM_2_CMPB_COMPB10 = 10;
    sbit  PWM_2_CMPB_COMPB10_bit at PWM0__2_CMPB.B10;
    const register unsigned short int PWM_2_CMPB_COMPB11 = 11;
    sbit  PWM_2_CMPB_COMPB11_bit at PWM0__2_CMPB.B11;
    const register unsigned short int PWM_2_CMPB_COMPB12 = 12;
    sbit  PWM_2_CMPB_COMPB12_bit at PWM0__2_CMPB.B12;
    const register unsigned short int PWM_2_CMPB_COMPB13 = 13;
    sbit  PWM_2_CMPB_COMPB13_bit at PWM0__2_CMPB.B13;
    const register unsigned short int PWM_2_CMPB_COMPB14 = 14;
    sbit  PWM_2_CMPB_COMPB14_bit at PWM0__2_CMPB.B14;
    const register unsigned short int PWM_2_CMPB_COMPB15 = 15;
    sbit  PWM_2_CMPB_COMPB15_bit at PWM0__2_CMPB.B15;

sfr unsigned long   volatile PWM0__2_GENA         absolute 0x400280E0;
    const register unsigned short int PWM_2_GENA_ACTZERO0 = 0;
    sbit  PWM_2_GENA_ACTZERO0_bit at PWM0__2_GENA.B0;
    const register unsigned short int PWM_2_GENA_ACTZERO1 = 1;
    sbit  PWM_2_GENA_ACTZERO1_bit at PWM0__2_GENA.B1;
    const register unsigned short int PWM_2_GENA_ACTLOAD2 = 2;
    sbit  PWM_2_GENA_ACTLOAD2_bit at PWM0__2_GENA.B2;
    const register unsigned short int PWM_2_GENA_ACTLOAD3 = 3;
    sbit  PWM_2_GENA_ACTLOAD3_bit at PWM0__2_GENA.B3;
    const register unsigned short int PWM_2_GENA_ACTCMPAU4 = 4;
    sbit  PWM_2_GENA_ACTCMPAU4_bit at PWM0__2_GENA.B4;
    const register unsigned short int PWM_2_GENA_ACTCMPAU5 = 5;
    sbit  PWM_2_GENA_ACTCMPAU5_bit at PWM0__2_GENA.B5;
    const register unsigned short int PWM_2_GENA_ACTCMPAD6 = 6;
    sbit  PWM_2_GENA_ACTCMPAD6_bit at PWM0__2_GENA.B6;
    const register unsigned short int PWM_2_GENA_ACTCMPAD7 = 7;
    sbit  PWM_2_GENA_ACTCMPAD7_bit at PWM0__2_GENA.B7;
    const register unsigned short int PWM_2_GENA_ACTCMPBU8 = 8;
    sbit  PWM_2_GENA_ACTCMPBU8_bit at PWM0__2_GENA.B8;
    const register unsigned short int PWM_2_GENA_ACTCMPBU9 = 9;
    sbit  PWM_2_GENA_ACTCMPBU9_bit at PWM0__2_GENA.B9;
    const register unsigned short int PWM_2_GENA_ACTCMPBD10 = 10;
    sbit  PWM_2_GENA_ACTCMPBD10_bit at PWM0__2_GENA.B10;
    const register unsigned short int PWM_2_GENA_ACTCMPBD11 = 11;
    sbit  PWM_2_GENA_ACTCMPBD11_bit at PWM0__2_GENA.B11;

sfr unsigned long   volatile PWM0__2_GENB         absolute 0x400280E4;
    const register unsigned short int PWM_2_GENB_ACTZERO0 = 0;
    sbit  PWM_2_GENB_ACTZERO0_bit at PWM0__2_GENB.B0;
    const register unsigned short int PWM_2_GENB_ACTZERO1 = 1;
    sbit  PWM_2_GENB_ACTZERO1_bit at PWM0__2_GENB.B1;
    const register unsigned short int PWM_2_GENB_ACTLOAD2 = 2;
    sbit  PWM_2_GENB_ACTLOAD2_bit at PWM0__2_GENB.B2;
    const register unsigned short int PWM_2_GENB_ACTLOAD3 = 3;
    sbit  PWM_2_GENB_ACTLOAD3_bit at PWM0__2_GENB.B3;
    const register unsigned short int PWM_2_GENB_ACTCMPAU4 = 4;
    sbit  PWM_2_GENB_ACTCMPAU4_bit at PWM0__2_GENB.B4;
    const register unsigned short int PWM_2_GENB_ACTCMPAU5 = 5;
    sbit  PWM_2_GENB_ACTCMPAU5_bit at PWM0__2_GENB.B5;
    const register unsigned short int PWM_2_GENB_ACTCMPAD6 = 6;
    sbit  PWM_2_GENB_ACTCMPAD6_bit at PWM0__2_GENB.B6;
    const register unsigned short int PWM_2_GENB_ACTCMPAD7 = 7;
    sbit  PWM_2_GENB_ACTCMPAD7_bit at PWM0__2_GENB.B7;
    const register unsigned short int PWM_2_GENB_ACTCMPBU8 = 8;
    sbit  PWM_2_GENB_ACTCMPBU8_bit at PWM0__2_GENB.B8;
    const register unsigned short int PWM_2_GENB_ACTCMPBU9 = 9;
    sbit  PWM_2_GENB_ACTCMPBU9_bit at PWM0__2_GENB.B9;
    const register unsigned short int PWM_2_GENB_ACTCMPBD10 = 10;
    sbit  PWM_2_GENB_ACTCMPBD10_bit at PWM0__2_GENB.B10;
    const register unsigned short int PWM_2_GENB_ACTCMPBD11 = 11;
    sbit  PWM_2_GENB_ACTCMPBD11_bit at PWM0__2_GENB.B11;

sfr unsigned long   volatile PWM0__2_DBCTL        absolute 0x400280E8;
    const register unsigned short int PWM_2_DBCTL_ENABLE = 0;
    sbit  PWM_2_DBCTL_ENABLE_bit at PWM0__2_DBCTL.B0;

sfr unsigned long   volatile PWM0__2_DBRISE       absolute 0x400280EC;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_2_DBRISE_RISEDELAY0_bit at PWM0__2_DBRISE.B0;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_2_DBRISE_RISEDELAY1_bit at PWM0__2_DBRISE.B1;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_2_DBRISE_RISEDELAY2_bit at PWM0__2_DBRISE.B2;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_2_DBRISE_RISEDELAY3_bit at PWM0__2_DBRISE.B3;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_2_DBRISE_RISEDELAY4_bit at PWM0__2_DBRISE.B4;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_2_DBRISE_RISEDELAY5_bit at PWM0__2_DBRISE.B5;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_2_DBRISE_RISEDELAY6_bit at PWM0__2_DBRISE.B6;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_2_DBRISE_RISEDELAY7_bit at PWM0__2_DBRISE.B7;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_2_DBRISE_RISEDELAY8_bit at PWM0__2_DBRISE.B8;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_2_DBRISE_RISEDELAY9_bit at PWM0__2_DBRISE.B9;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_2_DBRISE_RISEDELAY10_bit at PWM0__2_DBRISE.B10;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_2_DBRISE_RISEDELAY11_bit at PWM0__2_DBRISE.B11;

sfr unsigned long   volatile PWM0__2_DBFALL       absolute 0x400280F0;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_2_DBFALL_FALLDELAY0_bit at PWM0__2_DBFALL.B0;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_2_DBFALL_FALLDELAY1_bit at PWM0__2_DBFALL.B1;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_2_DBFALL_FALLDELAY2_bit at PWM0__2_DBFALL.B2;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_2_DBFALL_FALLDELAY3_bit at PWM0__2_DBFALL.B3;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_2_DBFALL_FALLDELAY4_bit at PWM0__2_DBFALL.B4;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_2_DBFALL_FALLDELAY5_bit at PWM0__2_DBFALL.B5;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_2_DBFALL_FALLDELAY6_bit at PWM0__2_DBFALL.B6;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_2_DBFALL_FALLDELAY7_bit at PWM0__2_DBFALL.B7;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_2_DBFALL_FALLDELAY8_bit at PWM0__2_DBFALL.B8;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_2_DBFALL_FALLDELAY9_bit at PWM0__2_DBFALL.B9;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_2_DBFALL_FALLDELAY10_bit at PWM0__2_DBFALL.B10;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_2_DBFALL_FALLDELAY11_bit at PWM0__2_DBFALL.B11;

sfr unsigned long   volatile PWM0__2_FLTSRC0      absolute 0x400280F4;
    const register unsigned short int PWM_2_FLTSRC0_FAULT0 = 0;
    sbit  PWM_2_FLTSRC0_FAULT0_bit at PWM0__2_FLTSRC0.B0;
    const register unsigned short int PWM_2_FLTSRC0_FAULT1 = 1;
    sbit  PWM_2_FLTSRC0_FAULT1_bit at PWM0__2_FLTSRC0.B1;
    const register unsigned short int PWM_2_FLTSRC0_FAULT2 = 2;
    sbit  PWM_2_FLTSRC0_FAULT2_bit at PWM0__2_FLTSRC0.B2;
    const register unsigned short int PWM_2_FLTSRC0_FAULT3 = 3;
    sbit  PWM_2_FLTSRC0_FAULT3_bit at PWM0__2_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__2_FLTSRC1      absolute 0x400280F8;
    const register unsigned short int PWM_2_FLTSRC1_DCMP0 = 0;
    sbit  PWM_2_FLTSRC1_DCMP0_bit at PWM0__2_FLTSRC1.B0;
    const register unsigned short int PWM_2_FLTSRC1_DCMP1 = 1;
    sbit  PWM_2_FLTSRC1_DCMP1_bit at PWM0__2_FLTSRC1.B1;
    const register unsigned short int PWM_2_FLTSRC1_DCMP2 = 2;
    sbit  PWM_2_FLTSRC1_DCMP2_bit at PWM0__2_FLTSRC1.B2;
    const register unsigned short int PWM_2_FLTSRC1_DCMP3 = 3;
    sbit  PWM_2_FLTSRC1_DCMP3_bit at PWM0__2_FLTSRC1.B3;
    const register unsigned short int PWM_2_FLTSRC1_DCMP4 = 4;
    sbit  PWM_2_FLTSRC1_DCMP4_bit at PWM0__2_FLTSRC1.B4;
    const register unsigned short int PWM_2_FLTSRC1_DCMP5 = 5;
    sbit  PWM_2_FLTSRC1_DCMP5_bit at PWM0__2_FLTSRC1.B5;
    const register unsigned short int PWM_2_FLTSRC1_DCMP6 = 6;
    sbit  PWM_2_FLTSRC1_DCMP6_bit at PWM0__2_FLTSRC1.B6;
    const register unsigned short int PWM_2_FLTSRC1_DCMP7 = 7;
    sbit  PWM_2_FLTSRC1_DCMP7_bit at PWM0__2_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__2_MINFLTPER    absolute 0x400280FC;
    const register unsigned short int PWM_2_MINFLTPER_MFP0 = 0;
    sbit  PWM_2_MINFLTPER_MFP0_bit at PWM0__2_MINFLTPER.B0;
    const register unsigned short int PWM_2_MINFLTPER_MFP1 = 1;
    sbit  PWM_2_MINFLTPER_MFP1_bit at PWM0__2_MINFLTPER.B1;
    const register unsigned short int PWM_2_MINFLTPER_MFP2 = 2;
    sbit  PWM_2_MINFLTPER_MFP2_bit at PWM0__2_MINFLTPER.B2;
    const register unsigned short int PWM_2_MINFLTPER_MFP3 = 3;
    sbit  PWM_2_MINFLTPER_MFP3_bit at PWM0__2_MINFLTPER.B3;
    const register unsigned short int PWM_2_MINFLTPER_MFP4 = 4;
    sbit  PWM_2_MINFLTPER_MFP4_bit at PWM0__2_MINFLTPER.B4;
    const register unsigned short int PWM_2_MINFLTPER_MFP5 = 5;
    sbit  PWM_2_MINFLTPER_MFP5_bit at PWM0__2_MINFLTPER.B5;
    const register unsigned short int PWM_2_MINFLTPER_MFP6 = 6;
    sbit  PWM_2_MINFLTPER_MFP6_bit at PWM0__2_MINFLTPER.B6;
    const register unsigned short int PWM_2_MINFLTPER_MFP7 = 7;
    sbit  PWM_2_MINFLTPER_MFP7_bit at PWM0__2_MINFLTPER.B7;
    const register unsigned short int PWM_2_MINFLTPER_MFP8 = 8;
    sbit  PWM_2_MINFLTPER_MFP8_bit at PWM0__2_MINFLTPER.B8;
    const register unsigned short int PWM_2_MINFLTPER_MFP9 = 9;
    sbit  PWM_2_MINFLTPER_MFP9_bit at PWM0__2_MINFLTPER.B9;
    const register unsigned short int PWM_2_MINFLTPER_MFP10 = 10;
    sbit  PWM_2_MINFLTPER_MFP10_bit at PWM0__2_MINFLTPER.B10;
    const register unsigned short int PWM_2_MINFLTPER_MFP11 = 11;
    sbit  PWM_2_MINFLTPER_MFP11_bit at PWM0__2_MINFLTPER.B11;
    const register unsigned short int PWM_2_MINFLTPER_MFP12 = 12;
    sbit  PWM_2_MINFLTPER_MFP12_bit at PWM0__2_MINFLTPER.B12;
    const register unsigned short int PWM_2_MINFLTPER_MFP13 = 13;
    sbit  PWM_2_MINFLTPER_MFP13_bit at PWM0__2_MINFLTPER.B13;
    const register unsigned short int PWM_2_MINFLTPER_MFP14 = 14;
    sbit  PWM_2_MINFLTPER_MFP14_bit at PWM0__2_MINFLTPER.B14;
    const register unsigned short int PWM_2_MINFLTPER_MFP15 = 15;
    sbit  PWM_2_MINFLTPER_MFP15_bit at PWM0__2_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__3_CTL          absolute 0x40028100;
    const register unsigned short int PWM_3_CTL_ENABLE = 0;
    sbit  PWM_3_CTL_ENABLE_bit at PWM0__3_CTL.B0;
    const register unsigned short int PWM_3_CTL_MODE = 1;
    sbit  PWM_3_CTL_MODE_bit at PWM0__3_CTL.B1;
    const register unsigned short int PWM_3_CTL_DEBUG = 2;
    sbit  PWM_3_CTL_DEBUG_bit at PWM0__3_CTL.B2;
    const register unsigned short int PWM_3_CTL_LOADUPD = 3;
    sbit  PWM_3_CTL_LOADUPD_bit at PWM0__3_CTL.B3;
    const register unsigned short int PWM_3_CTL_CMPAUPD = 4;
    sbit  PWM_3_CTL_CMPAUPD_bit at PWM0__3_CTL.B4;
    const register unsigned short int PWM_3_CTL_CMPBUPD = 5;
    sbit  PWM_3_CTL_CMPBUPD_bit at PWM0__3_CTL.B5;
    const register unsigned short int PWM_3_CTL_GENAUPD6 = 6;
    sbit  PWM_3_CTL_GENAUPD6_bit at PWM0__3_CTL.B6;
    const register unsigned short int PWM_3_CTL_GENAUPD7 = 7;
    sbit  PWM_3_CTL_GENAUPD7_bit at PWM0__3_CTL.B7;
    const register unsigned short int PWM_3_CTL_GENBUPD8 = 8;
    sbit  PWM_3_CTL_GENBUPD8_bit at PWM0__3_CTL.B8;
    const register unsigned short int PWM_3_CTL_GENBUPD9 = 9;
    sbit  PWM_3_CTL_GENBUPD9_bit at PWM0__3_CTL.B9;
    const register unsigned short int PWM_3_CTL_DBCTLUPD10 = 10;
    sbit  PWM_3_CTL_DBCTLUPD10_bit at PWM0__3_CTL.B10;
    const register unsigned short int PWM_3_CTL_DBCTLUPD11 = 11;
    sbit  PWM_3_CTL_DBCTLUPD11_bit at PWM0__3_CTL.B11;
    const register unsigned short int PWM_3_CTL_DBRISEUPD12 = 12;
    sbit  PWM_3_CTL_DBRISEUPD12_bit at PWM0__3_CTL.B12;
    const register unsigned short int PWM_3_CTL_DBRISEUPD13 = 13;
    sbit  PWM_3_CTL_DBRISEUPD13_bit at PWM0__3_CTL.B13;
    const register unsigned short int PWM_3_CTL_DBFALLUPD14 = 14;
    sbit  PWM_3_CTL_DBFALLUPD14_bit at PWM0__3_CTL.B14;
    const register unsigned short int PWM_3_CTL_DBFALLUPD15 = 15;
    sbit  PWM_3_CTL_DBFALLUPD15_bit at PWM0__3_CTL.B15;
    const register unsigned short int PWM_3_CTL_FLTSRC = 16;
    sbit  PWM_3_CTL_FLTSRC_bit at PWM0__3_CTL.B16;
    const register unsigned short int PWM_3_CTL_MINFLTPER = 17;
    sbit  PWM_3_CTL_MINFLTPER_bit at PWM0__3_CTL.B17;
    const register unsigned short int PWM_3_CTL_LATCH = 18;
    sbit  PWM_3_CTL_LATCH_bit at PWM0__3_CTL.B18;

sfr unsigned long   volatile PWM0__3_INTEN        absolute 0x40028104;
    const register unsigned short int PWM_3_INTEN_INTCNTZERO = 0;
    sbit  PWM_3_INTEN_INTCNTZERO_bit at PWM0__3_INTEN.B0;
    const register unsigned short int PWM_3_INTEN_INTCNTLOAD = 1;
    sbit  PWM_3_INTEN_INTCNTLOAD_bit at PWM0__3_INTEN.B1;
    const register unsigned short int PWM_3_INTEN_INTCMPAU = 2;
    sbit  PWM_3_INTEN_INTCMPAU_bit at PWM0__3_INTEN.B2;
    const register unsigned short int PWM_3_INTEN_INTCMPAD = 3;
    sbit  PWM_3_INTEN_INTCMPAD_bit at PWM0__3_INTEN.B3;
    const register unsigned short int PWM_3_INTEN_INTCMPBU = 4;
    sbit  PWM_3_INTEN_INTCMPBU_bit at PWM0__3_INTEN.B4;
    const register unsigned short int PWM_3_INTEN_INTCMPBD = 5;
    sbit  PWM_3_INTEN_INTCMPBD_bit at PWM0__3_INTEN.B5;
    const register unsigned short int PWM_3_INTEN_TRCNTZERO = 8;
    sbit  PWM_3_INTEN_TRCNTZERO_bit at PWM0__3_INTEN.B8;
    const register unsigned short int PWM_3_INTEN_TRCNTLOAD = 9;
    sbit  PWM_3_INTEN_TRCNTLOAD_bit at PWM0__3_INTEN.B9;
    const register unsigned short int PWM_3_INTEN_TRCMPAU = 10;
    sbit  PWM_3_INTEN_TRCMPAU_bit at PWM0__3_INTEN.B10;
    const register unsigned short int PWM_3_INTEN_TRCMPAD = 11;
    sbit  PWM_3_INTEN_TRCMPAD_bit at PWM0__3_INTEN.B11;
    const register unsigned short int PWM_3_INTEN_TRCMPBU = 12;
    sbit  PWM_3_INTEN_TRCMPBU_bit at PWM0__3_INTEN.B12;
    const register unsigned short int PWM_3_INTEN_TRCMPBD = 13;
    sbit  PWM_3_INTEN_TRCMPBD_bit at PWM0__3_INTEN.B13;

sfr unsigned long   volatile PWM0__3_RIS          absolute 0x40028108;
    const register unsigned short int PWM_3_RIS_INTCNTZERO = 0;
    sbit  PWM_3_RIS_INTCNTZERO_bit at PWM0__3_RIS.B0;
    const register unsigned short int PWM_3_RIS_INTCNTLOAD = 1;
    sbit  PWM_3_RIS_INTCNTLOAD_bit at PWM0__3_RIS.B1;
    const register unsigned short int PWM_3_RIS_INTCMPAU = 2;
    sbit  PWM_3_RIS_INTCMPAU_bit at PWM0__3_RIS.B2;
    const register unsigned short int PWM_3_RIS_INTCMPAD = 3;
    sbit  PWM_3_RIS_INTCMPAD_bit at PWM0__3_RIS.B3;
    const register unsigned short int PWM_3_RIS_INTCMPBU = 4;
    sbit  PWM_3_RIS_INTCMPBU_bit at PWM0__3_RIS.B4;
    const register unsigned short int PWM_3_RIS_INTCMPBD = 5;
    sbit  PWM_3_RIS_INTCMPBD_bit at PWM0__3_RIS.B5;

sfr unsigned long   volatile PWM0__3_ISC          absolute 0x4002810C;
    const register unsigned short int PWM_3_ISC_INTCNTZERO = 0;
    sbit  PWM_3_ISC_INTCNTZERO_bit at PWM0__3_ISC.B0;
    const register unsigned short int PWM_3_ISC_INTCNTLOAD = 1;
    sbit  PWM_3_ISC_INTCNTLOAD_bit at PWM0__3_ISC.B1;
    const register unsigned short int PWM_3_ISC_INTCMPAU = 2;
    sbit  PWM_3_ISC_INTCMPAU_bit at PWM0__3_ISC.B2;
    const register unsigned short int PWM_3_ISC_INTCMPAD = 3;
    sbit  PWM_3_ISC_INTCMPAD_bit at PWM0__3_ISC.B3;
    const register unsigned short int PWM_3_ISC_INTCMPBU = 4;
    sbit  PWM_3_ISC_INTCMPBU_bit at PWM0__3_ISC.B4;
    const register unsigned short int PWM_3_ISC_INTCMPBD = 5;
    sbit  PWM_3_ISC_INTCMPBD_bit at PWM0__3_ISC.B5;

sfr unsigned long   volatile PWM0__3_LOAD         absolute 0x40028110;
    const register unsigned short int PWM_3_LOAD_LOAD0 = 0;
    sbit  PWM_3_LOAD_LOAD0_bit at PWM0__3_LOAD.B0;
    const register unsigned short int PWM_3_LOAD_LOAD1 = 1;
    sbit  PWM_3_LOAD_LOAD1_bit at PWM0__3_LOAD.B1;
    const register unsigned short int PWM_3_LOAD_LOAD2 = 2;
    sbit  PWM_3_LOAD_LOAD2_bit at PWM0__3_LOAD.B2;
    const register unsigned short int PWM_3_LOAD_LOAD3 = 3;
    sbit  PWM_3_LOAD_LOAD3_bit at PWM0__3_LOAD.B3;
    const register unsigned short int PWM_3_LOAD_LOAD4 = 4;
    sbit  PWM_3_LOAD_LOAD4_bit at PWM0__3_LOAD.B4;
    const register unsigned short int PWM_3_LOAD_LOAD5 = 5;
    sbit  PWM_3_LOAD_LOAD5_bit at PWM0__3_LOAD.B5;
    const register unsigned short int PWM_3_LOAD_LOAD6 = 6;
    sbit  PWM_3_LOAD_LOAD6_bit at PWM0__3_LOAD.B6;
    const register unsigned short int PWM_3_LOAD_LOAD7 = 7;
    sbit  PWM_3_LOAD_LOAD7_bit at PWM0__3_LOAD.B7;
    const register unsigned short int PWM_3_LOAD_LOAD8 = 8;
    sbit  PWM_3_LOAD_LOAD8_bit at PWM0__3_LOAD.B8;
    const register unsigned short int PWM_3_LOAD_LOAD9 = 9;
    sbit  PWM_3_LOAD_LOAD9_bit at PWM0__3_LOAD.B9;
    const register unsigned short int PWM_3_LOAD_LOAD10 = 10;
    sbit  PWM_3_LOAD_LOAD10_bit at PWM0__3_LOAD.B10;
    const register unsigned short int PWM_3_LOAD_LOAD11 = 11;
    sbit  PWM_3_LOAD_LOAD11_bit at PWM0__3_LOAD.B11;
    const register unsigned short int PWM_3_LOAD_LOAD12 = 12;
    sbit  PWM_3_LOAD_LOAD12_bit at PWM0__3_LOAD.B12;
    const register unsigned short int PWM_3_LOAD_LOAD13 = 13;
    sbit  PWM_3_LOAD_LOAD13_bit at PWM0__3_LOAD.B13;
    const register unsigned short int PWM_3_LOAD_LOAD14 = 14;
    sbit  PWM_3_LOAD_LOAD14_bit at PWM0__3_LOAD.B14;
    const register unsigned short int PWM_3_LOAD_LOAD15 = 15;
    sbit  PWM_3_LOAD_LOAD15_bit at PWM0__3_LOAD.B15;

sfr unsigned long   volatile PWM0__3_COUNT        absolute 0x40028114;
    const register unsigned short int PWM_3_COUNT_COUNT0 = 0;
    sbit  PWM_3_COUNT_COUNT0_bit at PWM0__3_COUNT.B0;
    const register unsigned short int PWM_3_COUNT_COUNT1 = 1;
    sbit  PWM_3_COUNT_COUNT1_bit at PWM0__3_COUNT.B1;
    const register unsigned short int PWM_3_COUNT_COUNT2 = 2;
    sbit  PWM_3_COUNT_COUNT2_bit at PWM0__3_COUNT.B2;
    const register unsigned short int PWM_3_COUNT_COUNT3 = 3;
    sbit  PWM_3_COUNT_COUNT3_bit at PWM0__3_COUNT.B3;
    const register unsigned short int PWM_3_COUNT_COUNT4 = 4;
    sbit  PWM_3_COUNT_COUNT4_bit at PWM0__3_COUNT.B4;
    const register unsigned short int PWM_3_COUNT_COUNT5 = 5;
    sbit  PWM_3_COUNT_COUNT5_bit at PWM0__3_COUNT.B5;
    const register unsigned short int PWM_3_COUNT_COUNT6 = 6;
    sbit  PWM_3_COUNT_COUNT6_bit at PWM0__3_COUNT.B6;
    const register unsigned short int PWM_3_COUNT_COUNT7 = 7;
    sbit  PWM_3_COUNT_COUNT7_bit at PWM0__3_COUNT.B7;
    const register unsigned short int PWM_3_COUNT_COUNT8 = 8;
    sbit  PWM_3_COUNT_COUNT8_bit at PWM0__3_COUNT.B8;
    const register unsigned short int PWM_3_COUNT_COUNT9 = 9;
    sbit  PWM_3_COUNT_COUNT9_bit at PWM0__3_COUNT.B9;
    const register unsigned short int PWM_3_COUNT_COUNT10 = 10;
    sbit  PWM_3_COUNT_COUNT10_bit at PWM0__3_COUNT.B10;
    const register unsigned short int PWM_3_COUNT_COUNT11 = 11;
    sbit  PWM_3_COUNT_COUNT11_bit at PWM0__3_COUNT.B11;
    const register unsigned short int PWM_3_COUNT_COUNT12 = 12;
    sbit  PWM_3_COUNT_COUNT12_bit at PWM0__3_COUNT.B12;
    const register unsigned short int PWM_3_COUNT_COUNT13 = 13;
    sbit  PWM_3_COUNT_COUNT13_bit at PWM0__3_COUNT.B13;
    const register unsigned short int PWM_3_COUNT_COUNT14 = 14;
    sbit  PWM_3_COUNT_COUNT14_bit at PWM0__3_COUNT.B14;
    const register unsigned short int PWM_3_COUNT_COUNT15 = 15;
    sbit  PWM_3_COUNT_COUNT15_bit at PWM0__3_COUNT.B15;

sfr unsigned long   volatile PWM0__3_CMPA         absolute 0x40028118;
    const register unsigned short int PWM_3_CMPA_COMPA0 = 0;
    sbit  PWM_3_CMPA_COMPA0_bit at PWM0__3_CMPA.B0;
    const register unsigned short int PWM_3_CMPA_COMPA1 = 1;
    sbit  PWM_3_CMPA_COMPA1_bit at PWM0__3_CMPA.B1;
    const register unsigned short int PWM_3_CMPA_COMPA2 = 2;
    sbit  PWM_3_CMPA_COMPA2_bit at PWM0__3_CMPA.B2;
    const register unsigned short int PWM_3_CMPA_COMPA3 = 3;
    sbit  PWM_3_CMPA_COMPA3_bit at PWM0__3_CMPA.B3;
    const register unsigned short int PWM_3_CMPA_COMPA4 = 4;
    sbit  PWM_3_CMPA_COMPA4_bit at PWM0__3_CMPA.B4;
    const register unsigned short int PWM_3_CMPA_COMPA5 = 5;
    sbit  PWM_3_CMPA_COMPA5_bit at PWM0__3_CMPA.B5;
    const register unsigned short int PWM_3_CMPA_COMPA6 = 6;
    sbit  PWM_3_CMPA_COMPA6_bit at PWM0__3_CMPA.B6;
    const register unsigned short int PWM_3_CMPA_COMPA7 = 7;
    sbit  PWM_3_CMPA_COMPA7_bit at PWM0__3_CMPA.B7;
    const register unsigned short int PWM_3_CMPA_COMPA8 = 8;
    sbit  PWM_3_CMPA_COMPA8_bit at PWM0__3_CMPA.B8;
    const register unsigned short int PWM_3_CMPA_COMPA9 = 9;
    sbit  PWM_3_CMPA_COMPA9_bit at PWM0__3_CMPA.B9;
    const register unsigned short int PWM_3_CMPA_COMPA10 = 10;
    sbit  PWM_3_CMPA_COMPA10_bit at PWM0__3_CMPA.B10;
    const register unsigned short int PWM_3_CMPA_COMPA11 = 11;
    sbit  PWM_3_CMPA_COMPA11_bit at PWM0__3_CMPA.B11;
    const register unsigned short int PWM_3_CMPA_COMPA12 = 12;
    sbit  PWM_3_CMPA_COMPA12_bit at PWM0__3_CMPA.B12;
    const register unsigned short int PWM_3_CMPA_COMPA13 = 13;
    sbit  PWM_3_CMPA_COMPA13_bit at PWM0__3_CMPA.B13;
    const register unsigned short int PWM_3_CMPA_COMPA14 = 14;
    sbit  PWM_3_CMPA_COMPA14_bit at PWM0__3_CMPA.B14;
    const register unsigned short int PWM_3_CMPA_COMPA15 = 15;
    sbit  PWM_3_CMPA_COMPA15_bit at PWM0__3_CMPA.B15;

sfr unsigned long   volatile PWM0__3_CMPB         absolute 0x4002811C;
    const register unsigned short int PWM_3_CMPB_COMPB0 = 0;
    sbit  PWM_3_CMPB_COMPB0_bit at PWM0__3_CMPB.B0;
    const register unsigned short int PWM_3_CMPB_COMPB1 = 1;
    sbit  PWM_3_CMPB_COMPB1_bit at PWM0__3_CMPB.B1;
    const register unsigned short int PWM_3_CMPB_COMPB2 = 2;
    sbit  PWM_3_CMPB_COMPB2_bit at PWM0__3_CMPB.B2;
    const register unsigned short int PWM_3_CMPB_COMPB3 = 3;
    sbit  PWM_3_CMPB_COMPB3_bit at PWM0__3_CMPB.B3;
    const register unsigned short int PWM_3_CMPB_COMPB4 = 4;
    sbit  PWM_3_CMPB_COMPB4_bit at PWM0__3_CMPB.B4;
    const register unsigned short int PWM_3_CMPB_COMPB5 = 5;
    sbit  PWM_3_CMPB_COMPB5_bit at PWM0__3_CMPB.B5;
    const register unsigned short int PWM_3_CMPB_COMPB6 = 6;
    sbit  PWM_3_CMPB_COMPB6_bit at PWM0__3_CMPB.B6;
    const register unsigned short int PWM_3_CMPB_COMPB7 = 7;
    sbit  PWM_3_CMPB_COMPB7_bit at PWM0__3_CMPB.B7;
    const register unsigned short int PWM_3_CMPB_COMPB8 = 8;
    sbit  PWM_3_CMPB_COMPB8_bit at PWM0__3_CMPB.B8;
    const register unsigned short int PWM_3_CMPB_COMPB9 = 9;
    sbit  PWM_3_CMPB_COMPB9_bit at PWM0__3_CMPB.B9;
    const register unsigned short int PWM_3_CMPB_COMPB10 = 10;
    sbit  PWM_3_CMPB_COMPB10_bit at PWM0__3_CMPB.B10;
    const register unsigned short int PWM_3_CMPB_COMPB11 = 11;
    sbit  PWM_3_CMPB_COMPB11_bit at PWM0__3_CMPB.B11;
    const register unsigned short int PWM_3_CMPB_COMPB12 = 12;
    sbit  PWM_3_CMPB_COMPB12_bit at PWM0__3_CMPB.B12;
    const register unsigned short int PWM_3_CMPB_COMPB13 = 13;
    sbit  PWM_3_CMPB_COMPB13_bit at PWM0__3_CMPB.B13;
    const register unsigned short int PWM_3_CMPB_COMPB14 = 14;
    sbit  PWM_3_CMPB_COMPB14_bit at PWM0__3_CMPB.B14;
    const register unsigned short int PWM_3_CMPB_COMPB15 = 15;
    sbit  PWM_3_CMPB_COMPB15_bit at PWM0__3_CMPB.B15;

sfr unsigned long   volatile PWM0__3_GENA         absolute 0x40028120;
    const register unsigned short int PWM_3_GENA_ACTZERO0 = 0;
    sbit  PWM_3_GENA_ACTZERO0_bit at PWM0__3_GENA.B0;
    const register unsigned short int PWM_3_GENA_ACTZERO1 = 1;
    sbit  PWM_3_GENA_ACTZERO1_bit at PWM0__3_GENA.B1;
    const register unsigned short int PWM_3_GENA_ACTLOAD2 = 2;
    sbit  PWM_3_GENA_ACTLOAD2_bit at PWM0__3_GENA.B2;
    const register unsigned short int PWM_3_GENA_ACTLOAD3 = 3;
    sbit  PWM_3_GENA_ACTLOAD3_bit at PWM0__3_GENA.B3;
    const register unsigned short int PWM_3_GENA_ACTCMPAU4 = 4;
    sbit  PWM_3_GENA_ACTCMPAU4_bit at PWM0__3_GENA.B4;
    const register unsigned short int PWM_3_GENA_ACTCMPAU5 = 5;
    sbit  PWM_3_GENA_ACTCMPAU5_bit at PWM0__3_GENA.B5;
    const register unsigned short int PWM_3_GENA_ACTCMPAD6 = 6;
    sbit  PWM_3_GENA_ACTCMPAD6_bit at PWM0__3_GENA.B6;
    const register unsigned short int PWM_3_GENA_ACTCMPAD7 = 7;
    sbit  PWM_3_GENA_ACTCMPAD7_bit at PWM0__3_GENA.B7;
    const register unsigned short int PWM_3_GENA_ACTCMPBU8 = 8;
    sbit  PWM_3_GENA_ACTCMPBU8_bit at PWM0__3_GENA.B8;
    const register unsigned short int PWM_3_GENA_ACTCMPBU9 = 9;
    sbit  PWM_3_GENA_ACTCMPBU9_bit at PWM0__3_GENA.B9;
    const register unsigned short int PWM_3_GENA_ACTCMPBD10 = 10;
    sbit  PWM_3_GENA_ACTCMPBD10_bit at PWM0__3_GENA.B10;
    const register unsigned short int PWM_3_GENA_ACTCMPBD11 = 11;
    sbit  PWM_3_GENA_ACTCMPBD11_bit at PWM0__3_GENA.B11;

sfr unsigned long   volatile PWM0__3_GENB         absolute 0x40028124;
    const register unsigned short int PWM_3_GENB_ACTZERO0 = 0;
    sbit  PWM_3_GENB_ACTZERO0_bit at PWM0__3_GENB.B0;
    const register unsigned short int PWM_3_GENB_ACTZERO1 = 1;
    sbit  PWM_3_GENB_ACTZERO1_bit at PWM0__3_GENB.B1;
    const register unsigned short int PWM_3_GENB_ACTLOAD2 = 2;
    sbit  PWM_3_GENB_ACTLOAD2_bit at PWM0__3_GENB.B2;
    const register unsigned short int PWM_3_GENB_ACTLOAD3 = 3;
    sbit  PWM_3_GENB_ACTLOAD3_bit at PWM0__3_GENB.B3;
    const register unsigned short int PWM_3_GENB_ACTCMPAU4 = 4;
    sbit  PWM_3_GENB_ACTCMPAU4_bit at PWM0__3_GENB.B4;
    const register unsigned short int PWM_3_GENB_ACTCMPAU5 = 5;
    sbit  PWM_3_GENB_ACTCMPAU5_bit at PWM0__3_GENB.B5;
    const register unsigned short int PWM_3_GENB_ACTCMPAD6 = 6;
    sbit  PWM_3_GENB_ACTCMPAD6_bit at PWM0__3_GENB.B6;
    const register unsigned short int PWM_3_GENB_ACTCMPAD7 = 7;
    sbit  PWM_3_GENB_ACTCMPAD7_bit at PWM0__3_GENB.B7;
    const register unsigned short int PWM_3_GENB_ACTCMPBU8 = 8;
    sbit  PWM_3_GENB_ACTCMPBU8_bit at PWM0__3_GENB.B8;
    const register unsigned short int PWM_3_GENB_ACTCMPBU9 = 9;
    sbit  PWM_3_GENB_ACTCMPBU9_bit at PWM0__3_GENB.B9;
    const register unsigned short int PWM_3_GENB_ACTCMPBD10 = 10;
    sbit  PWM_3_GENB_ACTCMPBD10_bit at PWM0__3_GENB.B10;
    const register unsigned short int PWM_3_GENB_ACTCMPBD11 = 11;
    sbit  PWM_3_GENB_ACTCMPBD11_bit at PWM0__3_GENB.B11;

sfr unsigned long   volatile PWM0__3_DBCTL        absolute 0x40028128;
    const register unsigned short int PWM_3_DBCTL_ENABLE = 0;
    sbit  PWM_3_DBCTL_ENABLE_bit at PWM0__3_DBCTL.B0;

sfr unsigned long   volatile PWM0__3_DBRISE       absolute 0x4002812C;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_3_DBRISE_RISEDELAY0_bit at PWM0__3_DBRISE.B0;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_3_DBRISE_RISEDELAY1_bit at PWM0__3_DBRISE.B1;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_3_DBRISE_RISEDELAY2_bit at PWM0__3_DBRISE.B2;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_3_DBRISE_RISEDELAY3_bit at PWM0__3_DBRISE.B3;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_3_DBRISE_RISEDELAY4_bit at PWM0__3_DBRISE.B4;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_3_DBRISE_RISEDELAY5_bit at PWM0__3_DBRISE.B5;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_3_DBRISE_RISEDELAY6_bit at PWM0__3_DBRISE.B6;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_3_DBRISE_RISEDELAY7_bit at PWM0__3_DBRISE.B7;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_3_DBRISE_RISEDELAY8_bit at PWM0__3_DBRISE.B8;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_3_DBRISE_RISEDELAY9_bit at PWM0__3_DBRISE.B9;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_3_DBRISE_RISEDELAY10_bit at PWM0__3_DBRISE.B10;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_3_DBRISE_RISEDELAY11_bit at PWM0__3_DBRISE.B11;

sfr unsigned long   volatile PWM0__3_DBFALL       absolute 0x40028130;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_3_DBFALL_FALLDELAY0_bit at PWM0__3_DBFALL.B0;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_3_DBFALL_FALLDELAY1_bit at PWM0__3_DBFALL.B1;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_3_DBFALL_FALLDELAY2_bit at PWM0__3_DBFALL.B2;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_3_DBFALL_FALLDELAY3_bit at PWM0__3_DBFALL.B3;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_3_DBFALL_FALLDELAY4_bit at PWM0__3_DBFALL.B4;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_3_DBFALL_FALLDELAY5_bit at PWM0__3_DBFALL.B5;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_3_DBFALL_FALLDELAY6_bit at PWM0__3_DBFALL.B6;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_3_DBFALL_FALLDELAY7_bit at PWM0__3_DBFALL.B7;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_3_DBFALL_FALLDELAY8_bit at PWM0__3_DBFALL.B8;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_3_DBFALL_FALLDELAY9_bit at PWM0__3_DBFALL.B9;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_3_DBFALL_FALLDELAY10_bit at PWM0__3_DBFALL.B10;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_3_DBFALL_FALLDELAY11_bit at PWM0__3_DBFALL.B11;

sfr unsigned long   volatile PWM0__3_FLTSRC0      absolute 0x40028134;
    const register unsigned short int PWM_3_FLTSRC0_FAULT0 = 0;
    sbit  PWM_3_FLTSRC0_FAULT0_bit at PWM0__3_FLTSRC0.B0;
    const register unsigned short int PWM_3_FLTSRC0_FAULT1 = 1;
    sbit  PWM_3_FLTSRC0_FAULT1_bit at PWM0__3_FLTSRC0.B1;
    const register unsigned short int PWM_3_FLTSRC0_FAULT2 = 2;
    sbit  PWM_3_FLTSRC0_FAULT2_bit at PWM0__3_FLTSRC0.B2;
    const register unsigned short int PWM_3_FLTSRC0_FAULT3 = 3;
    sbit  PWM_3_FLTSRC0_FAULT3_bit at PWM0__3_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__3_FLTSRC1      absolute 0x40028138;
    const register unsigned short int PWM_3_FLTSRC1_DCMP0 = 0;
    sbit  PWM_3_FLTSRC1_DCMP0_bit at PWM0__3_FLTSRC1.B0;
    const register unsigned short int PWM_3_FLTSRC1_DCMP1 = 1;
    sbit  PWM_3_FLTSRC1_DCMP1_bit at PWM0__3_FLTSRC1.B1;
    const register unsigned short int PWM_3_FLTSRC1_DCMP2 = 2;
    sbit  PWM_3_FLTSRC1_DCMP2_bit at PWM0__3_FLTSRC1.B2;
    const register unsigned short int PWM_3_FLTSRC1_DCMP3 = 3;
    sbit  PWM_3_FLTSRC1_DCMP3_bit at PWM0__3_FLTSRC1.B3;
    const register unsigned short int PWM_3_FLTSRC1_DCMP4 = 4;
    sbit  PWM_3_FLTSRC1_DCMP4_bit at PWM0__3_FLTSRC1.B4;
    const register unsigned short int PWM_3_FLTSRC1_DCMP5 = 5;
    sbit  PWM_3_FLTSRC1_DCMP5_bit at PWM0__3_FLTSRC1.B5;
    const register unsigned short int PWM_3_FLTSRC1_DCMP6 = 6;
    sbit  PWM_3_FLTSRC1_DCMP6_bit at PWM0__3_FLTSRC1.B6;
    const register unsigned short int PWM_3_FLTSRC1_DCMP7 = 7;
    sbit  PWM_3_FLTSRC1_DCMP7_bit at PWM0__3_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__3_MINFLTPER    absolute 0x4002813C;
    const register unsigned short int PWM_3_MINFLTPER_MFP0 = 0;
    sbit  PWM_3_MINFLTPER_MFP0_bit at PWM0__3_MINFLTPER.B0;
    const register unsigned short int PWM_3_MINFLTPER_MFP1 = 1;
    sbit  PWM_3_MINFLTPER_MFP1_bit at PWM0__3_MINFLTPER.B1;
    const register unsigned short int PWM_3_MINFLTPER_MFP2 = 2;
    sbit  PWM_3_MINFLTPER_MFP2_bit at PWM0__3_MINFLTPER.B2;
    const register unsigned short int PWM_3_MINFLTPER_MFP3 = 3;
    sbit  PWM_3_MINFLTPER_MFP3_bit at PWM0__3_MINFLTPER.B3;
    const register unsigned short int PWM_3_MINFLTPER_MFP4 = 4;
    sbit  PWM_3_MINFLTPER_MFP4_bit at PWM0__3_MINFLTPER.B4;
    const register unsigned short int PWM_3_MINFLTPER_MFP5 = 5;
    sbit  PWM_3_MINFLTPER_MFP5_bit at PWM0__3_MINFLTPER.B5;
    const register unsigned short int PWM_3_MINFLTPER_MFP6 = 6;
    sbit  PWM_3_MINFLTPER_MFP6_bit at PWM0__3_MINFLTPER.B6;
    const register unsigned short int PWM_3_MINFLTPER_MFP7 = 7;
    sbit  PWM_3_MINFLTPER_MFP7_bit at PWM0__3_MINFLTPER.B7;
    const register unsigned short int PWM_3_MINFLTPER_MFP8 = 8;
    sbit  PWM_3_MINFLTPER_MFP8_bit at PWM0__3_MINFLTPER.B8;
    const register unsigned short int PWM_3_MINFLTPER_MFP9 = 9;
    sbit  PWM_3_MINFLTPER_MFP9_bit at PWM0__3_MINFLTPER.B9;
    const register unsigned short int PWM_3_MINFLTPER_MFP10 = 10;
    sbit  PWM_3_MINFLTPER_MFP10_bit at PWM0__3_MINFLTPER.B10;
    const register unsigned short int PWM_3_MINFLTPER_MFP11 = 11;
    sbit  PWM_3_MINFLTPER_MFP11_bit at PWM0__3_MINFLTPER.B11;
    const register unsigned short int PWM_3_MINFLTPER_MFP12 = 12;
    sbit  PWM_3_MINFLTPER_MFP12_bit at PWM0__3_MINFLTPER.B12;
    const register unsigned short int PWM_3_MINFLTPER_MFP13 = 13;
    sbit  PWM_3_MINFLTPER_MFP13_bit at PWM0__3_MINFLTPER.B13;
    const register unsigned short int PWM_3_MINFLTPER_MFP14 = 14;
    sbit  PWM_3_MINFLTPER_MFP14_bit at PWM0__3_MINFLTPER.B14;
    const register unsigned short int PWM_3_MINFLTPER_MFP15 = 15;
    sbit  PWM_3_MINFLTPER_MFP15_bit at PWM0__3_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__0_FLTSEN       absolute 0x40028800;
    const register unsigned short int PWM_0_FLTSEN_FAULT0 = 0;
    sbit  PWM_0_FLTSEN_FAULT0_bit at PWM0__0_FLTSEN.B0;
    const register unsigned short int PWM_0_FLTSEN_FAULT1 = 1;
    sbit  PWM_0_FLTSEN_FAULT1_bit at PWM0__0_FLTSEN.B1;
    const register unsigned short int PWM_0_FLTSEN_FAULT2 = 2;
    sbit  PWM_0_FLTSEN_FAULT2_bit at PWM0__0_FLTSEN.B2;
    const register unsigned short int PWM_0_FLTSEN_FAULT3 = 3;
    sbit  PWM_0_FLTSEN_FAULT3_bit at PWM0__0_FLTSEN.B3;

sfr unsigned long   volatile PWM0__0_FLTSTAT0     absolute 0x40028804;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_0_FLTSTAT0_FAULT0_bit at PWM0__0_FLTSTAT0.B0;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_0_FLTSTAT0_FAULT1_bit at PWM0__0_FLTSTAT0.B1;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_0_FLTSTAT0_FAULT2_bit at PWM0__0_FLTSTAT0.B2;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_0_FLTSTAT0_FAULT3_bit at PWM0__0_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__0_FLTSTAT1     absolute 0x40028808;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_0_FLTSTAT1_DCMP0_bit at PWM0__0_FLTSTAT1.B0;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_0_FLTSTAT1_DCMP1_bit at PWM0__0_FLTSTAT1.B1;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_0_FLTSTAT1_DCMP2_bit at PWM0__0_FLTSTAT1.B2;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_0_FLTSTAT1_DCMP3_bit at PWM0__0_FLTSTAT1.B3;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_0_FLTSTAT1_DCMP4_bit at PWM0__0_FLTSTAT1.B4;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_0_FLTSTAT1_DCMP5_bit at PWM0__0_FLTSTAT1.B5;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_0_FLTSTAT1_DCMP6_bit at PWM0__0_FLTSTAT1.B6;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_0_FLTSTAT1_DCMP7_bit at PWM0__0_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__1_FLTSEN       absolute 0x40028880;
    const register unsigned short int PWM_1_FLTSEN_FAULT0 = 0;
    sbit  PWM_1_FLTSEN_FAULT0_bit at PWM0__1_FLTSEN.B0;
    const register unsigned short int PWM_1_FLTSEN_FAULT1 = 1;
    sbit  PWM_1_FLTSEN_FAULT1_bit at PWM0__1_FLTSEN.B1;
    const register unsigned short int PWM_1_FLTSEN_FAULT2 = 2;
    sbit  PWM_1_FLTSEN_FAULT2_bit at PWM0__1_FLTSEN.B2;
    const register unsigned short int PWM_1_FLTSEN_FAULT3 = 3;
    sbit  PWM_1_FLTSEN_FAULT3_bit at PWM0__1_FLTSEN.B3;

sfr unsigned long   volatile PWM0__1_FLTSTAT0     absolute 0x40028884;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_1_FLTSTAT0_FAULT0_bit at PWM0__1_FLTSTAT0.B0;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_1_FLTSTAT0_FAULT1_bit at PWM0__1_FLTSTAT0.B1;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_1_FLTSTAT0_FAULT2_bit at PWM0__1_FLTSTAT0.B2;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_1_FLTSTAT0_FAULT3_bit at PWM0__1_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__1_FLTSTAT1     absolute 0x40028888;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_1_FLTSTAT1_DCMP0_bit at PWM0__1_FLTSTAT1.B0;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_1_FLTSTAT1_DCMP1_bit at PWM0__1_FLTSTAT1.B1;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_1_FLTSTAT1_DCMP2_bit at PWM0__1_FLTSTAT1.B2;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_1_FLTSTAT1_DCMP3_bit at PWM0__1_FLTSTAT1.B3;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_1_FLTSTAT1_DCMP4_bit at PWM0__1_FLTSTAT1.B4;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_1_FLTSTAT1_DCMP5_bit at PWM0__1_FLTSTAT1.B5;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_1_FLTSTAT1_DCMP6_bit at PWM0__1_FLTSTAT1.B6;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_1_FLTSTAT1_DCMP7_bit at PWM0__1_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__2_FLTSEN       absolute 0x40028900;
    const register unsigned short int PWM_2_FLTSEN_FAULT0 = 0;
    sbit  PWM_2_FLTSEN_FAULT0_bit at PWM0__2_FLTSEN.B0;
    const register unsigned short int PWM_2_FLTSEN_FAULT1 = 1;
    sbit  PWM_2_FLTSEN_FAULT1_bit at PWM0__2_FLTSEN.B1;
    const register unsigned short int PWM_2_FLTSEN_FAULT2 = 2;
    sbit  PWM_2_FLTSEN_FAULT2_bit at PWM0__2_FLTSEN.B2;
    const register unsigned short int PWM_2_FLTSEN_FAULT3 = 3;
    sbit  PWM_2_FLTSEN_FAULT3_bit at PWM0__2_FLTSEN.B3;

sfr unsigned long   volatile PWM0__2_FLTSTAT0     absolute 0x40028904;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_2_FLTSTAT0_FAULT0_bit at PWM0__2_FLTSTAT0.B0;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_2_FLTSTAT0_FAULT1_bit at PWM0__2_FLTSTAT0.B1;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_2_FLTSTAT0_FAULT2_bit at PWM0__2_FLTSTAT0.B2;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_2_FLTSTAT0_FAULT3_bit at PWM0__2_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__2_FLTSTAT1     absolute 0x40028908;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_2_FLTSTAT1_DCMP0_bit at PWM0__2_FLTSTAT1.B0;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_2_FLTSTAT1_DCMP1_bit at PWM0__2_FLTSTAT1.B1;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_2_FLTSTAT1_DCMP2_bit at PWM0__2_FLTSTAT1.B2;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_2_FLTSTAT1_DCMP3_bit at PWM0__2_FLTSTAT1.B3;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_2_FLTSTAT1_DCMP4_bit at PWM0__2_FLTSTAT1.B4;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_2_FLTSTAT1_DCMP5_bit at PWM0__2_FLTSTAT1.B5;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_2_FLTSTAT1_DCMP6_bit at PWM0__2_FLTSTAT1.B6;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_2_FLTSTAT1_DCMP7_bit at PWM0__2_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__3_FLTSEN       absolute 0x40028980;
    const register unsigned short int PWM_3_FLTSEN_FAULT0 = 0;
    sbit  PWM_3_FLTSEN_FAULT0_bit at PWM0__3_FLTSEN.B0;
    const register unsigned short int PWM_3_FLTSEN_FAULT1 = 1;
    sbit  PWM_3_FLTSEN_FAULT1_bit at PWM0__3_FLTSEN.B1;
    const register unsigned short int PWM_3_FLTSEN_FAULT2 = 2;
    sbit  PWM_3_FLTSEN_FAULT2_bit at PWM0__3_FLTSEN.B2;
    const register unsigned short int PWM_3_FLTSEN_FAULT3 = 3;
    sbit  PWM_3_FLTSEN_FAULT3_bit at PWM0__3_FLTSEN.B3;

sfr unsigned long   volatile PWM0__3_FLTSTAT0     absolute 0x40028984;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_3_FLTSTAT0_FAULT0_bit at PWM0__3_FLTSTAT0.B0;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_3_FLTSTAT0_FAULT1_bit at PWM0__3_FLTSTAT0.B1;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_3_FLTSTAT0_FAULT2_bit at PWM0__3_FLTSTAT0.B2;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_3_FLTSTAT0_FAULT3_bit at PWM0__3_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__3_FLTSTAT1     absolute 0x40028988;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_3_FLTSTAT1_DCMP0_bit at PWM0__3_FLTSTAT1.B0;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_3_FLTSTAT1_DCMP1_bit at PWM0__3_FLTSTAT1.B1;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_3_FLTSTAT1_DCMP2_bit at PWM0__3_FLTSTAT1.B2;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_3_FLTSTAT1_DCMP3_bit at PWM0__3_FLTSTAT1.B3;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_3_FLTSTAT1_DCMP4_bit at PWM0__3_FLTSTAT1.B4;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_3_FLTSTAT1_DCMP5_bit at PWM0__3_FLTSTAT1.B5;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_3_FLTSTAT1_DCMP6_bit at PWM0__3_FLTSTAT1.B6;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_3_FLTSTAT1_DCMP7_bit at PWM0__3_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0_PP              absolute 0x40028FC0;
    const register unsigned short int PWM_PP_GCNT0 = 0;
    sbit  PWM_PP_GCNT0_bit at PWM0_PP.B0;
    const register unsigned short int PWM_PP_GCNT1 = 1;
    sbit  PWM_PP_GCNT1_bit at PWM0_PP.B1;
    const register unsigned short int PWM_PP_GCNT2 = 2;
    sbit  PWM_PP_GCNT2_bit at PWM0_PP.B2;
    const register unsigned short int PWM_PP_GCNT3 = 3;
    sbit  PWM_PP_GCNT3_bit at PWM0_PP.B3;
    const register unsigned short int PWM_PP_FCNT4 = 4;
    sbit  PWM_PP_FCNT4_bit at PWM0_PP.B4;
    const register unsigned short int PWM_PP_FCNT5 = 5;
    sbit  PWM_PP_FCNT5_bit at PWM0_PP.B5;
    const register unsigned short int PWM_PP_FCNT6 = 6;
    sbit  PWM_PP_FCNT6_bit at PWM0_PP.B6;
    const register unsigned short int PWM_PP_FCNT7 = 7;
    sbit  PWM_PP_FCNT7_bit at PWM0_PP.B7;
    const register unsigned short int PWM_PP_ESYNC = 8;
    sbit  PWM_PP_ESYNC_bit at PWM0_PP.B8;
    const register unsigned short int PWM_PP_EFAULT = 9;
    sbit  PWM_PP_EFAULT_bit at PWM0_PP.B9;
    const register unsigned short int PWM_PP_ONE = 10;
    sbit  PWM_PP_ONE_bit at PWM0_PP.B10;

sfr unsigned long   volatile PWM0_CC              absolute 0x40028FC8;
    const register unsigned short int PWM_CC_PWMDIV0 = 0;
    sbit  PWM_CC_PWMDIV0_bit at PWM0_CC.B0;
    const register unsigned short int PWM_CC_PWMDIV1 = 1;
    sbit  PWM_CC_PWMDIV1_bit at PWM0_CC.B1;
    const register unsigned short int PWM_CC_PWMDIV2 = 2;
    sbit  PWM_CC_PWMDIV2_bit at PWM0_CC.B2;
    const register unsigned short int PWM_CC_USEPWM = 8;
    sbit  PWM_CC_USEPWM_bit at PWM0_CC.B8;

sfr unsigned long   volatile QEI0_CTL             absolute 0x4002C000;
    const register unsigned short int QEI_CTL_ENABLE = 0;
    sbit  QEI_CTL_ENABLE_bit at QEI0_CTL.B0;
    const register unsigned short int QEI_CTL_SWAP = 1;
    sbit  QEI_CTL_SWAP_bit at QEI0_CTL.B1;
    const register unsigned short int QEI_CTL_SIGMODE = 2;
    sbit  QEI_CTL_SIGMODE_bit at QEI0_CTL.B2;
    const register unsigned short int QEI_CTL_CAPMODE = 3;
    sbit  QEI_CTL_CAPMODE_bit at QEI0_CTL.B3;
    const register unsigned short int QEI_CTL_RESMODE = 4;
    sbit  QEI_CTL_RESMODE_bit at QEI0_CTL.B4;
    const register unsigned short int QEI_CTL_VELEN = 5;
    sbit  QEI_CTL_VELEN_bit at QEI0_CTL.B5;
    const register unsigned short int QEI_CTL_VELDIV6 = 6;
    sbit  QEI_CTL_VELDIV6_bit at QEI0_CTL.B6;
    const register unsigned short int QEI_CTL_VELDIV7 = 7;
    sbit  QEI_CTL_VELDIV7_bit at QEI0_CTL.B7;
    const register unsigned short int QEI_CTL_VELDIV8 = 8;
    sbit  QEI_CTL_VELDIV8_bit at QEI0_CTL.B8;
    const register unsigned short int QEI_CTL_INVA = 9;
    sbit  QEI_CTL_INVA_bit at QEI0_CTL.B9;
    const register unsigned short int QEI_CTL_INVB = 10;
    sbit  QEI_CTL_INVB_bit at QEI0_CTL.B10;
    const register unsigned short int QEI_CTL_INVI = 11;
    sbit  QEI_CTL_INVI_bit at QEI0_CTL.B11;
    const register unsigned short int QEI_CTL_STALLEN = 12;
    sbit  QEI_CTL_STALLEN_bit at QEI0_CTL.B12;
    const register unsigned short int QEI_CTL_FILTEN = 13;
    sbit  QEI_CTL_FILTEN_bit at QEI0_CTL.B13;
    const register unsigned short int QEI_CTL_FILTCNT16 = 16;
    sbit  QEI_CTL_FILTCNT16_bit at QEI0_CTL.B16;
    const register unsigned short int QEI_CTL_FILTCNT17 = 17;
    sbit  QEI_CTL_FILTCNT17_bit at QEI0_CTL.B17;
    const register unsigned short int QEI_CTL_FILTCNT18 = 18;
    sbit  QEI_CTL_FILTCNT18_bit at QEI0_CTL.B18;
    const register unsigned short int QEI_CTL_FILTCNT19 = 19;
    sbit  QEI_CTL_FILTCNT19_bit at QEI0_CTL.B19;

sfr unsigned long   volatile QEI0_STAT            absolute 0x4002C004;
    const register unsigned short int QEI_STAT_ERROR = 0;
    sbit  QEI_STAT_ERROR_bit at QEI0_STAT.B0;
    const register unsigned short int QEI_STAT_DIRECTION = 1;
    sbit  QEI_STAT_DIRECTION_bit at QEI0_STAT.B1;

sfr unsigned long   volatile QEI0_POS             absolute 0x4002C008;
    const register unsigned short int QEI_POS0 = 0;
    sbit  QEI_POS0_bit at QEI0_POS.B0;
    const register unsigned short int QEI_POS1 = 1;
    sbit  QEI_POS1_bit at QEI0_POS.B1;
    const register unsigned short int QEI_POS2 = 2;
    sbit  QEI_POS2_bit at QEI0_POS.B2;
    const register unsigned short int QEI_POS3 = 3;
    sbit  QEI_POS3_bit at QEI0_POS.B3;
    const register unsigned short int QEI_POS4 = 4;
    sbit  QEI_POS4_bit at QEI0_POS.B4;
    const register unsigned short int QEI_POS5 = 5;
    sbit  QEI_POS5_bit at QEI0_POS.B5;
    const register unsigned short int QEI_POS6 = 6;
    sbit  QEI_POS6_bit at QEI0_POS.B6;
    const register unsigned short int QEI_POS7 = 7;
    sbit  QEI_POS7_bit at QEI0_POS.B7;
    const register unsigned short int QEI_POS8 = 8;
    sbit  QEI_POS8_bit at QEI0_POS.B8;
    const register unsigned short int QEI_POS9 = 9;
    sbit  QEI_POS9_bit at QEI0_POS.B9;
    const register unsigned short int QEI_POS10 = 10;
    sbit  QEI_POS10_bit at QEI0_POS.B10;
    const register unsigned short int QEI_POS11 = 11;
    sbit  QEI_POS11_bit at QEI0_POS.B11;
    const register unsigned short int QEI_POS12 = 12;
    sbit  QEI_POS12_bit at QEI0_POS.B12;
    const register unsigned short int QEI_POS13 = 13;
    sbit  QEI_POS13_bit at QEI0_POS.B13;
    const register unsigned short int QEI_POS14 = 14;
    sbit  QEI_POS14_bit at QEI0_POS.B14;
    const register unsigned short int QEI_POS15 = 15;
    sbit  QEI_POS15_bit at QEI0_POS.B15;
    const register unsigned short int QEI_POS16 = 16;
    sbit  QEI_POS16_bit at QEI0_POS.B16;
    const register unsigned short int QEI_POS17 = 17;
    sbit  QEI_POS17_bit at QEI0_POS.B17;
    const register unsigned short int QEI_POS18 = 18;
    sbit  QEI_POS18_bit at QEI0_POS.B18;
    const register unsigned short int QEI_POS19 = 19;
    sbit  QEI_POS19_bit at QEI0_POS.B19;
    const register unsigned short int QEI_POS20 = 20;
    sbit  QEI_POS20_bit at QEI0_POS.B20;
    const register unsigned short int QEI_POS21 = 21;
    sbit  QEI_POS21_bit at QEI0_POS.B21;
    const register unsigned short int QEI_POS22 = 22;
    sbit  QEI_POS22_bit at QEI0_POS.B22;
    const register unsigned short int QEI_POS23 = 23;
    sbit  QEI_POS23_bit at QEI0_POS.B23;
    const register unsigned short int QEI_POS24 = 24;
    sbit  QEI_POS24_bit at QEI0_POS.B24;
    const register unsigned short int QEI_POS25 = 25;
    sbit  QEI_POS25_bit at QEI0_POS.B25;
    const register unsigned short int QEI_POS26 = 26;
    sbit  QEI_POS26_bit at QEI0_POS.B26;
    const register unsigned short int QEI_POS27 = 27;
    sbit  QEI_POS27_bit at QEI0_POS.B27;
    const register unsigned short int QEI_POS28 = 28;
    sbit  QEI_POS28_bit at QEI0_POS.B28;
    const register unsigned short int QEI_POS29 = 29;
    sbit  QEI_POS29_bit at QEI0_POS.B29;
    const register unsigned short int QEI_POS30 = 30;
    sbit  QEI_POS30_bit at QEI0_POS.B30;
    const register unsigned short int QEI_POS31 = 31;
    sbit  QEI_POS31_bit at QEI0_POS.B31;

sfr unsigned long   volatile QEI0_MAXPOS          absolute 0x4002C00C;
    const register unsigned short int QEI_MAXPOS0 = 0;
    sbit  QEI_MAXPOS0_bit at QEI0_MAXPOS.B0;
    const register unsigned short int QEI_MAXPOS1 = 1;
    sbit  QEI_MAXPOS1_bit at QEI0_MAXPOS.B1;
    const register unsigned short int QEI_MAXPOS2 = 2;
    sbit  QEI_MAXPOS2_bit at QEI0_MAXPOS.B2;
    const register unsigned short int QEI_MAXPOS3 = 3;
    sbit  QEI_MAXPOS3_bit at QEI0_MAXPOS.B3;
    const register unsigned short int QEI_MAXPOS4 = 4;
    sbit  QEI_MAXPOS4_bit at QEI0_MAXPOS.B4;
    const register unsigned short int QEI_MAXPOS5 = 5;
    sbit  QEI_MAXPOS5_bit at QEI0_MAXPOS.B5;
    const register unsigned short int QEI_MAXPOS6 = 6;
    sbit  QEI_MAXPOS6_bit at QEI0_MAXPOS.B6;
    const register unsigned short int QEI_MAXPOS7 = 7;
    sbit  QEI_MAXPOS7_bit at QEI0_MAXPOS.B7;
    const register unsigned short int QEI_MAXPOS8 = 8;
    sbit  QEI_MAXPOS8_bit at QEI0_MAXPOS.B8;
    const register unsigned short int QEI_MAXPOS9 = 9;
    sbit  QEI_MAXPOS9_bit at QEI0_MAXPOS.B9;
    const register unsigned short int QEI_MAXPOS10 = 10;
    sbit  QEI_MAXPOS10_bit at QEI0_MAXPOS.B10;
    const register unsigned short int QEI_MAXPOS11 = 11;
    sbit  QEI_MAXPOS11_bit at QEI0_MAXPOS.B11;
    const register unsigned short int QEI_MAXPOS12 = 12;
    sbit  QEI_MAXPOS12_bit at QEI0_MAXPOS.B12;
    const register unsigned short int QEI_MAXPOS13 = 13;
    sbit  QEI_MAXPOS13_bit at QEI0_MAXPOS.B13;
    const register unsigned short int QEI_MAXPOS14 = 14;
    sbit  QEI_MAXPOS14_bit at QEI0_MAXPOS.B14;
    const register unsigned short int QEI_MAXPOS15 = 15;
    sbit  QEI_MAXPOS15_bit at QEI0_MAXPOS.B15;
    const register unsigned short int QEI_MAXPOS16 = 16;
    sbit  QEI_MAXPOS16_bit at QEI0_MAXPOS.B16;
    const register unsigned short int QEI_MAXPOS17 = 17;
    sbit  QEI_MAXPOS17_bit at QEI0_MAXPOS.B17;
    const register unsigned short int QEI_MAXPOS18 = 18;
    sbit  QEI_MAXPOS18_bit at QEI0_MAXPOS.B18;
    const register unsigned short int QEI_MAXPOS19 = 19;
    sbit  QEI_MAXPOS19_bit at QEI0_MAXPOS.B19;
    const register unsigned short int QEI_MAXPOS20 = 20;
    sbit  QEI_MAXPOS20_bit at QEI0_MAXPOS.B20;
    const register unsigned short int QEI_MAXPOS21 = 21;
    sbit  QEI_MAXPOS21_bit at QEI0_MAXPOS.B21;
    const register unsigned short int QEI_MAXPOS22 = 22;
    sbit  QEI_MAXPOS22_bit at QEI0_MAXPOS.B22;
    const register unsigned short int QEI_MAXPOS23 = 23;
    sbit  QEI_MAXPOS23_bit at QEI0_MAXPOS.B23;
    const register unsigned short int QEI_MAXPOS24 = 24;
    sbit  QEI_MAXPOS24_bit at QEI0_MAXPOS.B24;
    const register unsigned short int QEI_MAXPOS25 = 25;
    sbit  QEI_MAXPOS25_bit at QEI0_MAXPOS.B25;
    const register unsigned short int QEI_MAXPOS26 = 26;
    sbit  QEI_MAXPOS26_bit at QEI0_MAXPOS.B26;
    const register unsigned short int QEI_MAXPOS27 = 27;
    sbit  QEI_MAXPOS27_bit at QEI0_MAXPOS.B27;
    const register unsigned short int QEI_MAXPOS28 = 28;
    sbit  QEI_MAXPOS28_bit at QEI0_MAXPOS.B28;
    const register unsigned short int QEI_MAXPOS29 = 29;
    sbit  QEI_MAXPOS29_bit at QEI0_MAXPOS.B29;
    const register unsigned short int QEI_MAXPOS30 = 30;
    sbit  QEI_MAXPOS30_bit at QEI0_MAXPOS.B30;
    const register unsigned short int QEI_MAXPOS31 = 31;
    sbit  QEI_MAXPOS31_bit at QEI0_MAXPOS.B31;

sfr unsigned long   volatile QEI0_LOAD            absolute 0x4002C010;
    const register unsigned short int QEI_LOAD0 = 0;
    sbit  QEI_LOAD0_bit at QEI0_LOAD.B0;
    const register unsigned short int QEI_LOAD1 = 1;
    sbit  QEI_LOAD1_bit at QEI0_LOAD.B1;
    const register unsigned short int QEI_LOAD2 = 2;
    sbit  QEI_LOAD2_bit at QEI0_LOAD.B2;
    const register unsigned short int QEI_LOAD3 = 3;
    sbit  QEI_LOAD3_bit at QEI0_LOAD.B3;
    const register unsigned short int QEI_LOAD4 = 4;
    sbit  QEI_LOAD4_bit at QEI0_LOAD.B4;
    const register unsigned short int QEI_LOAD5 = 5;
    sbit  QEI_LOAD5_bit at QEI0_LOAD.B5;
    const register unsigned short int QEI_LOAD6 = 6;
    sbit  QEI_LOAD6_bit at QEI0_LOAD.B6;
    const register unsigned short int QEI_LOAD7 = 7;
    sbit  QEI_LOAD7_bit at QEI0_LOAD.B7;
    const register unsigned short int QEI_LOAD8 = 8;
    sbit  QEI_LOAD8_bit at QEI0_LOAD.B8;
    const register unsigned short int QEI_LOAD9 = 9;
    sbit  QEI_LOAD9_bit at QEI0_LOAD.B9;
    const register unsigned short int QEI_LOAD10 = 10;
    sbit  QEI_LOAD10_bit at QEI0_LOAD.B10;
    const register unsigned short int QEI_LOAD11 = 11;
    sbit  QEI_LOAD11_bit at QEI0_LOAD.B11;
    const register unsigned short int QEI_LOAD12 = 12;
    sbit  QEI_LOAD12_bit at QEI0_LOAD.B12;
    const register unsigned short int QEI_LOAD13 = 13;
    sbit  QEI_LOAD13_bit at QEI0_LOAD.B13;
    const register unsigned short int QEI_LOAD14 = 14;
    sbit  QEI_LOAD14_bit at QEI0_LOAD.B14;
    const register unsigned short int QEI_LOAD15 = 15;
    sbit  QEI_LOAD15_bit at QEI0_LOAD.B15;
    const register unsigned short int QEI_LOAD16 = 16;
    sbit  QEI_LOAD16_bit at QEI0_LOAD.B16;
    const register unsigned short int QEI_LOAD17 = 17;
    sbit  QEI_LOAD17_bit at QEI0_LOAD.B17;
    const register unsigned short int QEI_LOAD18 = 18;
    sbit  QEI_LOAD18_bit at QEI0_LOAD.B18;
    const register unsigned short int QEI_LOAD19 = 19;
    sbit  QEI_LOAD19_bit at QEI0_LOAD.B19;
    const register unsigned short int QEI_LOAD20 = 20;
    sbit  QEI_LOAD20_bit at QEI0_LOAD.B20;
    const register unsigned short int QEI_LOAD21 = 21;
    sbit  QEI_LOAD21_bit at QEI0_LOAD.B21;
    const register unsigned short int QEI_LOAD22 = 22;
    sbit  QEI_LOAD22_bit at QEI0_LOAD.B22;
    const register unsigned short int QEI_LOAD23 = 23;
    sbit  QEI_LOAD23_bit at QEI0_LOAD.B23;
    const register unsigned short int QEI_LOAD24 = 24;
    sbit  QEI_LOAD24_bit at QEI0_LOAD.B24;
    const register unsigned short int QEI_LOAD25 = 25;
    sbit  QEI_LOAD25_bit at QEI0_LOAD.B25;
    const register unsigned short int QEI_LOAD26 = 26;
    sbit  QEI_LOAD26_bit at QEI0_LOAD.B26;
    const register unsigned short int QEI_LOAD27 = 27;
    sbit  QEI_LOAD27_bit at QEI0_LOAD.B27;
    const register unsigned short int QEI_LOAD28 = 28;
    sbit  QEI_LOAD28_bit at QEI0_LOAD.B28;
    const register unsigned short int QEI_LOAD29 = 29;
    sbit  QEI_LOAD29_bit at QEI0_LOAD.B29;
    const register unsigned short int QEI_LOAD30 = 30;
    sbit  QEI_LOAD30_bit at QEI0_LOAD.B30;
    const register unsigned short int QEI_LOAD31 = 31;
    sbit  QEI_LOAD31_bit at QEI0_LOAD.B31;

sfr unsigned long   volatile QEI0_TIME            absolute 0x4002C014;
    const register unsigned short int QEI_TIME0 = 0;
    sbit  QEI_TIME0_bit at QEI0_TIME.B0;
    const register unsigned short int QEI_TIME1 = 1;
    sbit  QEI_TIME1_bit at QEI0_TIME.B1;
    const register unsigned short int QEI_TIME2 = 2;
    sbit  QEI_TIME2_bit at QEI0_TIME.B2;
    const register unsigned short int QEI_TIME3 = 3;
    sbit  QEI_TIME3_bit at QEI0_TIME.B3;
    const register unsigned short int QEI_TIME4 = 4;
    sbit  QEI_TIME4_bit at QEI0_TIME.B4;
    const register unsigned short int QEI_TIME5 = 5;
    sbit  QEI_TIME5_bit at QEI0_TIME.B5;
    const register unsigned short int QEI_TIME6 = 6;
    sbit  QEI_TIME6_bit at QEI0_TIME.B6;
    const register unsigned short int QEI_TIME7 = 7;
    sbit  QEI_TIME7_bit at QEI0_TIME.B7;
    const register unsigned short int QEI_TIME8 = 8;
    sbit  QEI_TIME8_bit at QEI0_TIME.B8;
    const register unsigned short int QEI_TIME9 = 9;
    sbit  QEI_TIME9_bit at QEI0_TIME.B9;
    const register unsigned short int QEI_TIME10 = 10;
    sbit  QEI_TIME10_bit at QEI0_TIME.B10;
    const register unsigned short int QEI_TIME11 = 11;
    sbit  QEI_TIME11_bit at QEI0_TIME.B11;
    const register unsigned short int QEI_TIME12 = 12;
    sbit  QEI_TIME12_bit at QEI0_TIME.B12;
    const register unsigned short int QEI_TIME13 = 13;
    sbit  QEI_TIME13_bit at QEI0_TIME.B13;
    const register unsigned short int QEI_TIME14 = 14;
    sbit  QEI_TIME14_bit at QEI0_TIME.B14;
    const register unsigned short int QEI_TIME15 = 15;
    sbit  QEI_TIME15_bit at QEI0_TIME.B15;
    const register unsigned short int QEI_TIME16 = 16;
    sbit  QEI_TIME16_bit at QEI0_TIME.B16;
    const register unsigned short int QEI_TIME17 = 17;
    sbit  QEI_TIME17_bit at QEI0_TIME.B17;
    const register unsigned short int QEI_TIME18 = 18;
    sbit  QEI_TIME18_bit at QEI0_TIME.B18;
    const register unsigned short int QEI_TIME19 = 19;
    sbit  QEI_TIME19_bit at QEI0_TIME.B19;
    const register unsigned short int QEI_TIME20 = 20;
    sbit  QEI_TIME20_bit at QEI0_TIME.B20;
    const register unsigned short int QEI_TIME21 = 21;
    sbit  QEI_TIME21_bit at QEI0_TIME.B21;
    const register unsigned short int QEI_TIME22 = 22;
    sbit  QEI_TIME22_bit at QEI0_TIME.B22;
    const register unsigned short int QEI_TIME23 = 23;
    sbit  QEI_TIME23_bit at QEI0_TIME.B23;
    const register unsigned short int QEI_TIME24 = 24;
    sbit  QEI_TIME24_bit at QEI0_TIME.B24;
    const register unsigned short int QEI_TIME25 = 25;
    sbit  QEI_TIME25_bit at QEI0_TIME.B25;
    const register unsigned short int QEI_TIME26 = 26;
    sbit  QEI_TIME26_bit at QEI0_TIME.B26;
    const register unsigned short int QEI_TIME27 = 27;
    sbit  QEI_TIME27_bit at QEI0_TIME.B27;
    const register unsigned short int QEI_TIME28 = 28;
    sbit  QEI_TIME28_bit at QEI0_TIME.B28;
    const register unsigned short int QEI_TIME29 = 29;
    sbit  QEI_TIME29_bit at QEI0_TIME.B29;
    const register unsigned short int QEI_TIME30 = 30;
    sbit  QEI_TIME30_bit at QEI0_TIME.B30;
    const register unsigned short int QEI_TIME31 = 31;
    sbit  QEI_TIME31_bit at QEI0_TIME.B31;

sfr unsigned long   volatile QEI0_COUNT           absolute 0x4002C018;
    const register unsigned short int QEI_COUNT0 = 0;
    sbit  QEI_COUNT0_bit at QEI0_COUNT.B0;
    const register unsigned short int QEI_COUNT1 = 1;
    sbit  QEI_COUNT1_bit at QEI0_COUNT.B1;
    const register unsigned short int QEI_COUNT2 = 2;
    sbit  QEI_COUNT2_bit at QEI0_COUNT.B2;
    const register unsigned short int QEI_COUNT3 = 3;
    sbit  QEI_COUNT3_bit at QEI0_COUNT.B3;
    const register unsigned short int QEI_COUNT4 = 4;
    sbit  QEI_COUNT4_bit at QEI0_COUNT.B4;
    const register unsigned short int QEI_COUNT5 = 5;
    sbit  QEI_COUNT5_bit at QEI0_COUNT.B5;
    const register unsigned short int QEI_COUNT6 = 6;
    sbit  QEI_COUNT6_bit at QEI0_COUNT.B6;
    const register unsigned short int QEI_COUNT7 = 7;
    sbit  QEI_COUNT7_bit at QEI0_COUNT.B7;
    const register unsigned short int QEI_COUNT8 = 8;
    sbit  QEI_COUNT8_bit at QEI0_COUNT.B8;
    const register unsigned short int QEI_COUNT9 = 9;
    sbit  QEI_COUNT9_bit at QEI0_COUNT.B9;
    const register unsigned short int QEI_COUNT10 = 10;
    sbit  QEI_COUNT10_bit at QEI0_COUNT.B10;
    const register unsigned short int QEI_COUNT11 = 11;
    sbit  QEI_COUNT11_bit at QEI0_COUNT.B11;
    const register unsigned short int QEI_COUNT12 = 12;
    sbit  QEI_COUNT12_bit at QEI0_COUNT.B12;
    const register unsigned short int QEI_COUNT13 = 13;
    sbit  QEI_COUNT13_bit at QEI0_COUNT.B13;
    const register unsigned short int QEI_COUNT14 = 14;
    sbit  QEI_COUNT14_bit at QEI0_COUNT.B14;
    const register unsigned short int QEI_COUNT15 = 15;
    sbit  QEI_COUNT15_bit at QEI0_COUNT.B15;
    const register unsigned short int QEI_COUNT16 = 16;
    sbit  QEI_COUNT16_bit at QEI0_COUNT.B16;
    const register unsigned short int QEI_COUNT17 = 17;
    sbit  QEI_COUNT17_bit at QEI0_COUNT.B17;
    const register unsigned short int QEI_COUNT18 = 18;
    sbit  QEI_COUNT18_bit at QEI0_COUNT.B18;
    const register unsigned short int QEI_COUNT19 = 19;
    sbit  QEI_COUNT19_bit at QEI0_COUNT.B19;
    const register unsigned short int QEI_COUNT20 = 20;
    sbit  QEI_COUNT20_bit at QEI0_COUNT.B20;
    const register unsigned short int QEI_COUNT21 = 21;
    sbit  QEI_COUNT21_bit at QEI0_COUNT.B21;
    const register unsigned short int QEI_COUNT22 = 22;
    sbit  QEI_COUNT22_bit at QEI0_COUNT.B22;
    const register unsigned short int QEI_COUNT23 = 23;
    sbit  QEI_COUNT23_bit at QEI0_COUNT.B23;
    const register unsigned short int QEI_COUNT24 = 24;
    sbit  QEI_COUNT24_bit at QEI0_COUNT.B24;
    const register unsigned short int QEI_COUNT25 = 25;
    sbit  QEI_COUNT25_bit at QEI0_COUNT.B25;
    const register unsigned short int QEI_COUNT26 = 26;
    sbit  QEI_COUNT26_bit at QEI0_COUNT.B26;
    const register unsigned short int QEI_COUNT27 = 27;
    sbit  QEI_COUNT27_bit at QEI0_COUNT.B27;
    const register unsigned short int QEI_COUNT28 = 28;
    sbit  QEI_COUNT28_bit at QEI0_COUNT.B28;
    const register unsigned short int QEI_COUNT29 = 29;
    sbit  QEI_COUNT29_bit at QEI0_COUNT.B29;
    const register unsigned short int QEI_COUNT30 = 30;
    sbit  QEI_COUNT30_bit at QEI0_COUNT.B30;
    const register unsigned short int QEI_COUNT31 = 31;
    sbit  QEI_COUNT31_bit at QEI0_COUNT.B31;

sfr unsigned long   volatile QEI0_SPEED           absolute 0x4002C01C;
    const register unsigned short int QEI_SPEED0 = 0;
    sbit  QEI_SPEED0_bit at QEI0_SPEED.B0;
    const register unsigned short int QEI_SPEED1 = 1;
    sbit  QEI_SPEED1_bit at QEI0_SPEED.B1;
    const register unsigned short int QEI_SPEED2 = 2;
    sbit  QEI_SPEED2_bit at QEI0_SPEED.B2;
    const register unsigned short int QEI_SPEED3 = 3;
    sbit  QEI_SPEED3_bit at QEI0_SPEED.B3;
    const register unsigned short int QEI_SPEED4 = 4;
    sbit  QEI_SPEED4_bit at QEI0_SPEED.B4;
    const register unsigned short int QEI_SPEED5 = 5;
    sbit  QEI_SPEED5_bit at QEI0_SPEED.B5;
    const register unsigned short int QEI_SPEED6 = 6;
    sbit  QEI_SPEED6_bit at QEI0_SPEED.B6;
    const register unsigned short int QEI_SPEED7 = 7;
    sbit  QEI_SPEED7_bit at QEI0_SPEED.B7;
    const register unsigned short int QEI_SPEED8 = 8;
    sbit  QEI_SPEED8_bit at QEI0_SPEED.B8;
    const register unsigned short int QEI_SPEED9 = 9;
    sbit  QEI_SPEED9_bit at QEI0_SPEED.B9;
    const register unsigned short int QEI_SPEED10 = 10;
    sbit  QEI_SPEED10_bit at QEI0_SPEED.B10;
    const register unsigned short int QEI_SPEED11 = 11;
    sbit  QEI_SPEED11_bit at QEI0_SPEED.B11;
    const register unsigned short int QEI_SPEED12 = 12;
    sbit  QEI_SPEED12_bit at QEI0_SPEED.B12;
    const register unsigned short int QEI_SPEED13 = 13;
    sbit  QEI_SPEED13_bit at QEI0_SPEED.B13;
    const register unsigned short int QEI_SPEED14 = 14;
    sbit  QEI_SPEED14_bit at QEI0_SPEED.B14;
    const register unsigned short int QEI_SPEED15 = 15;
    sbit  QEI_SPEED15_bit at QEI0_SPEED.B15;
    const register unsigned short int QEI_SPEED16 = 16;
    sbit  QEI_SPEED16_bit at QEI0_SPEED.B16;
    const register unsigned short int QEI_SPEED17 = 17;
    sbit  QEI_SPEED17_bit at QEI0_SPEED.B17;
    const register unsigned short int QEI_SPEED18 = 18;
    sbit  QEI_SPEED18_bit at QEI0_SPEED.B18;
    const register unsigned short int QEI_SPEED19 = 19;
    sbit  QEI_SPEED19_bit at QEI0_SPEED.B19;
    const register unsigned short int QEI_SPEED20 = 20;
    sbit  QEI_SPEED20_bit at QEI0_SPEED.B20;
    const register unsigned short int QEI_SPEED21 = 21;
    sbit  QEI_SPEED21_bit at QEI0_SPEED.B21;
    const register unsigned short int QEI_SPEED22 = 22;
    sbit  QEI_SPEED22_bit at QEI0_SPEED.B22;
    const register unsigned short int QEI_SPEED23 = 23;
    sbit  QEI_SPEED23_bit at QEI0_SPEED.B23;
    const register unsigned short int QEI_SPEED24 = 24;
    sbit  QEI_SPEED24_bit at QEI0_SPEED.B24;
    const register unsigned short int QEI_SPEED25 = 25;
    sbit  QEI_SPEED25_bit at QEI0_SPEED.B25;
    const register unsigned short int QEI_SPEED26 = 26;
    sbit  QEI_SPEED26_bit at QEI0_SPEED.B26;
    const register unsigned short int QEI_SPEED27 = 27;
    sbit  QEI_SPEED27_bit at QEI0_SPEED.B27;
    const register unsigned short int QEI_SPEED28 = 28;
    sbit  QEI_SPEED28_bit at QEI0_SPEED.B28;
    const register unsigned short int QEI_SPEED29 = 29;
    sbit  QEI_SPEED29_bit at QEI0_SPEED.B29;
    const register unsigned short int QEI_SPEED30 = 30;
    sbit  QEI_SPEED30_bit at QEI0_SPEED.B30;
    const register unsigned short int QEI_SPEED31 = 31;
    sbit  QEI_SPEED31_bit at QEI0_SPEED.B31;

sfr unsigned long   volatile QEI0_INTEN           absolute 0x4002C020;
    const register unsigned short int QEI_INTEN_INDEX = 0;
    sbit  QEI_INTEN_INDEX_bit at QEI0_INTEN.B0;
    const register unsigned short int QEI_INTEN_TIMER = 1;
    sbit  QEI_INTEN_TIMER_bit at QEI0_INTEN.B1;
    const register unsigned short int QEI_INTEN_DIR = 2;
    sbit  QEI_INTEN_DIR_bit at QEI0_INTEN.B2;
    const register unsigned short int QEI_INTEN_ERROR = 3;
    sbit  QEI_INTEN_ERROR_bit at QEI0_INTEN.B3;

sfr unsigned long   volatile QEI0_RIS             absolute 0x4002C024;
    const register unsigned short int QEI_RIS_INDEX = 0;
    sbit  QEI_RIS_INDEX_bit at QEI0_RIS.B0;
    const register unsigned short int QEI_RIS_TIMER = 1;
    sbit  QEI_RIS_TIMER_bit at QEI0_RIS.B1;
    const register unsigned short int QEI_RIS_DIR = 2;
    sbit  QEI_RIS_DIR_bit at QEI0_RIS.B2;
    const register unsigned short int QEI_RIS_ERROR = 3;
    sbit  QEI_RIS_ERROR_bit at QEI0_RIS.B3;

sfr unsigned long   volatile QEI0_ISC             absolute 0x4002C028;
    const register unsigned short int QEI_ISC_INDEX = 0;
    sbit  QEI_ISC_INDEX_bit at QEI0_ISC.B0;
    const register unsigned short int QEI_ISC_TIMER = 1;
    sbit  QEI_ISC_TIMER_bit at QEI0_ISC.B1;
    const register unsigned short int QEI_ISC_DIR = 2;
    sbit  QEI_ISC_DIR_bit at QEI0_ISC.B2;
    const register unsigned short int QEI_ISC_ERROR = 3;
    sbit  QEI_ISC_ERROR_bit at QEI0_ISC.B3;

sfr unsigned long   volatile TIMER0_CFG           absolute 0x40030000;
    const register unsigned short int TIMER_CFG0 = 0;
    sbit  TIMER_CFG0_bit at TIMER0_CFG.B0;
    const register unsigned short int TIMER_CFG1 = 1;
    sbit  TIMER_CFG1_bit at TIMER0_CFG.B1;
    const register unsigned short int TIMER_CFG2 = 2;
    sbit  TIMER_CFG2_bit at TIMER0_CFG.B2;

sfr unsigned long   volatile TIMER0_TAMR          absolute 0x40030004;
    const register unsigned short int TIMER_TAMR_TAMR0 = 0;
    sbit  TIMER_TAMR_TAMR0_bit at TIMER0_TAMR.B0;
    const register unsigned short int TIMER_TAMR_TAMR1 = 1;
    sbit  TIMER_TAMR_TAMR1_bit at TIMER0_TAMR.B1;
    const register unsigned short int TIMER_TAMR_TACMR = 2;
    sbit  TIMER_TAMR_TACMR_bit at TIMER0_TAMR.B2;
    const register unsigned short int TIMER_TAMR_TAAMS = 3;
    sbit  TIMER_TAMR_TAAMS_bit at TIMER0_TAMR.B3;
    const register unsigned short int TIMER_TAMR_TACDIR = 4;
    sbit  TIMER_TAMR_TACDIR_bit at TIMER0_TAMR.B4;
    const register unsigned short int TIMER_TAMR_TAMIE = 5;
    sbit  TIMER_TAMR_TAMIE_bit at TIMER0_TAMR.B5;
    const register unsigned short int TIMER_TAMR_TAWOT = 6;
    sbit  TIMER_TAMR_TAWOT_bit at TIMER0_TAMR.B6;
    const register unsigned short int TIMER_TAMR_TASNAPS = 7;
    sbit  TIMER_TAMR_TASNAPS_bit at TIMER0_TAMR.B7;
    const register unsigned short int TIMER_TAMR_TAILD = 8;
    sbit  TIMER_TAMR_TAILD_bit at TIMER0_TAMR.B8;
    const register unsigned short int TIMER_TAMR_TAPWMIE = 9;
    sbit  TIMER_TAMR_TAPWMIE_bit at TIMER0_TAMR.B9;
    const register unsigned short int TIMER_TAMR_TAMRSU = 10;
    sbit  TIMER_TAMR_TAMRSU_bit at TIMER0_TAMR.B10;
    const register unsigned short int TIMER_TAMR_TAPLO = 11;
    sbit  TIMER_TAMR_TAPLO_bit at TIMER0_TAMR.B11;
    const register unsigned short int TIMER_TAMR_TACINTD = 12;
    sbit  TIMER_TAMR_TACINTD_bit at TIMER0_TAMR.B12;
    const register unsigned short int TIMER_TAMR_TCACT13 = 13;
    sbit  TIMER_TAMR_TCACT13_bit at TIMER0_TAMR.B13;
    const register unsigned short int TIMER_TAMR_TCACT14 = 14;
    sbit  TIMER_TAMR_TCACT14_bit at TIMER0_TAMR.B14;
    const register unsigned short int TIMER_TAMR_TCACT15 = 15;
    sbit  TIMER_TAMR_TCACT15_bit at TIMER0_TAMR.B15;

sfr unsigned long   volatile TIMER0_TBMR          absolute 0x40030008;
    const register unsigned short int TIMER_TBMR_TBMR0 = 0;
    sbit  TIMER_TBMR_TBMR0_bit at TIMER0_TBMR.B0;
    const register unsigned short int TIMER_TBMR_TBMR1 = 1;
    sbit  TIMER_TBMR_TBMR1_bit at TIMER0_TBMR.B1;
    const register unsigned short int TIMER_TBMR_TBCMR = 2;
    sbit  TIMER_TBMR_TBCMR_bit at TIMER0_TBMR.B2;
    const register unsigned short int TIMER_TBMR_TBAMS = 3;
    sbit  TIMER_TBMR_TBAMS_bit at TIMER0_TBMR.B3;
    const register unsigned short int TIMER_TBMR_TBCDIR = 4;
    sbit  TIMER_TBMR_TBCDIR_bit at TIMER0_TBMR.B4;
    const register unsigned short int TIMER_TBMR_TBMIE = 5;
    sbit  TIMER_TBMR_TBMIE_bit at TIMER0_TBMR.B5;
    const register unsigned short int TIMER_TBMR_TBWOT = 6;
    sbit  TIMER_TBMR_TBWOT_bit at TIMER0_TBMR.B6;
    const register unsigned short int TIMER_TBMR_TBSNAPS = 7;
    sbit  TIMER_TBMR_TBSNAPS_bit at TIMER0_TBMR.B7;
    const register unsigned short int TIMER_TBMR_TBILD = 8;
    sbit  TIMER_TBMR_TBILD_bit at TIMER0_TBMR.B8;
    const register unsigned short int TIMER_TBMR_TBPWMIE = 9;
    sbit  TIMER_TBMR_TBPWMIE_bit at TIMER0_TBMR.B9;
    const register unsigned short int TIMER_TBMR_TBMRSU = 10;
    sbit  TIMER_TBMR_TBMRSU_bit at TIMER0_TBMR.B10;
    const register unsigned short int TIMER_TBMR_TBPLO = 11;
    sbit  TIMER_TBMR_TBPLO_bit at TIMER0_TBMR.B11;
    const register unsigned short int TIMER_TBMR_TBCINTD = 12;
    sbit  TIMER_TBMR_TBCINTD_bit at TIMER0_TBMR.B12;
    const register unsigned short int TIMER_TBMR_TCACT13 = 13;
    sbit  TIMER_TBMR_TCACT13_bit at TIMER0_TBMR.B13;
    const register unsigned short int TIMER_TBMR_TCACT14 = 14;
    sbit  TIMER_TBMR_TCACT14_bit at TIMER0_TBMR.B14;
    const register unsigned short int TIMER_TBMR_TCACT15 = 15;
    sbit  TIMER_TBMR_TCACT15_bit at TIMER0_TBMR.B15;

sfr unsigned long   volatile TIMER0_CTL           absolute 0x4003000C;
    const register unsigned short int TIMER_CTL_TAEN = 0;
    sbit  TIMER_CTL_TAEN_bit at TIMER0_CTL.B0;
    const register unsigned short int TIMER_CTL_TASTALL = 1;
    sbit  TIMER_CTL_TASTALL_bit at TIMER0_CTL.B1;
    const register unsigned short int TIMER_CTL_TAEVENT2 = 2;
    sbit  TIMER_CTL_TAEVENT2_bit at TIMER0_CTL.B2;
    const register unsigned short int TIMER_CTL_TAEVENT3 = 3;
    sbit  TIMER_CTL_TAEVENT3_bit at TIMER0_CTL.B3;
    const register unsigned short int TIMER_CTL_RTCEN = 4;
    sbit  TIMER_CTL_RTCEN_bit at TIMER0_CTL.B4;
    const register unsigned short int TIMER_CTL_TAOTE = 5;
    sbit  TIMER_CTL_TAOTE_bit at TIMER0_CTL.B5;
    const register unsigned short int TIMER_CTL_TAPWML = 6;
    sbit  TIMER_CTL_TAPWML_bit at TIMER0_CTL.B6;
    const register unsigned short int TIMER_CTL_TBEN = 8;
    sbit  TIMER_CTL_TBEN_bit at TIMER0_CTL.B8;
    const register unsigned short int TIMER_CTL_TBSTALL = 9;
    sbit  TIMER_CTL_TBSTALL_bit at TIMER0_CTL.B9;
    const register unsigned short int TIMER_CTL_TBEVENT10 = 10;
    sbit  TIMER_CTL_TBEVENT10_bit at TIMER0_CTL.B10;
    const register unsigned short int TIMER_CTL_TBEVENT11 = 11;
    sbit  TIMER_CTL_TBEVENT11_bit at TIMER0_CTL.B11;
    const register unsigned short int TIMER_CTL_TBOTE = 13;
    sbit  TIMER_CTL_TBOTE_bit at TIMER0_CTL.B13;
    const register unsigned short int TIMER_CTL_TBPWML = 14;
    sbit  TIMER_CTL_TBPWML_bit at TIMER0_CTL.B14;

sfr unsigned long   volatile TIMER0_SYNC          absolute 0x40030010;
    const register unsigned short int TIMER_SYNC_SYNCT00 = 0;
    sbit  TIMER_SYNC_SYNCT00_bit at TIMER0_SYNC.B0;
    const register unsigned short int TIMER_SYNC_SYNCT01 = 1;
    sbit  TIMER_SYNC_SYNCT01_bit at TIMER0_SYNC.B1;
    const register unsigned short int TIMER_SYNC_SYNCT12 = 2;
    sbit  TIMER_SYNC_SYNCT12_bit at TIMER0_SYNC.B2;
    const register unsigned short int TIMER_SYNC_SYNCT13 = 3;
    sbit  TIMER_SYNC_SYNCT13_bit at TIMER0_SYNC.B3;
    const register unsigned short int TIMER_SYNC_SYNCT24 = 4;
    sbit  TIMER_SYNC_SYNCT24_bit at TIMER0_SYNC.B4;
    const register unsigned short int TIMER_SYNC_SYNCT25 = 5;
    sbit  TIMER_SYNC_SYNCT25_bit at TIMER0_SYNC.B5;
    const register unsigned short int TIMER_SYNC_SYNCT36 = 6;
    sbit  TIMER_SYNC_SYNCT36_bit at TIMER0_SYNC.B6;
    const register unsigned short int TIMER_SYNC_SYNCT37 = 7;
    sbit  TIMER_SYNC_SYNCT37_bit at TIMER0_SYNC.B7;
    const register unsigned short int TIMER_SYNC_SYNCT48 = 8;
    sbit  TIMER_SYNC_SYNCT48_bit at TIMER0_SYNC.B8;
    const register unsigned short int TIMER_SYNC_SYNCT49 = 9;
    sbit  TIMER_SYNC_SYNCT49_bit at TIMER0_SYNC.B9;
    const register unsigned short int TIMER_SYNC_SYNCT510 = 10;
    sbit  TIMER_SYNC_SYNCT510_bit at TIMER0_SYNC.B10;
    const register unsigned short int TIMER_SYNC_SYNCT511 = 11;
    sbit  TIMER_SYNC_SYNCT511_bit at TIMER0_SYNC.B11;
    const register unsigned short int TIMER_SYNC_SYNCT612 = 12;
    sbit  TIMER_SYNC_SYNCT612_bit at TIMER0_SYNC.B12;
    const register unsigned short int TIMER_SYNC_SYNCT613 = 13;
    sbit  TIMER_SYNC_SYNCT613_bit at TIMER0_SYNC.B13;
    const register unsigned short int TIMER_SYNC_SYNCT714 = 14;
    sbit  TIMER_SYNC_SYNCT714_bit at TIMER0_SYNC.B14;
    const register unsigned short int TIMER_SYNC_SYNCT715 = 15;
    sbit  TIMER_SYNC_SYNCT715_bit at TIMER0_SYNC.B15;

sfr unsigned long   volatile TIMER0_IMR           absolute 0x40030018;
    const register unsigned short int TIMER_IMR_TATOIM = 0;
    sbit  TIMER_IMR_TATOIM_bit at TIMER0_IMR.B0;
    const register unsigned short int TIMER_IMR_CAMIM = 1;
    sbit  TIMER_IMR_CAMIM_bit at TIMER0_IMR.B1;
    const register unsigned short int TIMER_IMR_CAEIM = 2;
    sbit  TIMER_IMR_CAEIM_bit at TIMER0_IMR.B2;
    const register unsigned short int TIMER_IMR_RTCIM = 3;
    sbit  TIMER_IMR_RTCIM_bit at TIMER0_IMR.B3;
    const register unsigned short int TIMER_IMR_TAMIM = 4;
    sbit  TIMER_IMR_TAMIM_bit at TIMER0_IMR.B4;
    const register unsigned short int TIMER_IMR_DMAAIM = 5;
    sbit  TIMER_IMR_DMAAIM_bit at TIMER0_IMR.B5;
    const register unsigned short int TIMER_IMR_TBTOIM = 8;
    sbit  TIMER_IMR_TBTOIM_bit at TIMER0_IMR.B8;
    const register unsigned short int TIMER_IMR_CBMIM = 9;
    sbit  TIMER_IMR_CBMIM_bit at TIMER0_IMR.B9;
    const register unsigned short int TIMER_IMR_CBEIM = 10;
    sbit  TIMER_IMR_CBEIM_bit at TIMER0_IMR.B10;
    const register unsigned short int TIMER_IMR_TBMIM = 11;
    sbit  TIMER_IMR_TBMIM_bit at TIMER0_IMR.B11;
    const register unsigned short int TIMER_IMR_DMABIM = 13;
    sbit  TIMER_IMR_DMABIM_bit at TIMER0_IMR.B13;

sfr unsigned long   volatile TIMER0_RIS           absolute 0x4003001C;
    const register unsigned short int TIMER_RIS_TATORIS = 0;
    sbit  TIMER_RIS_TATORIS_bit at TIMER0_RIS.B0;
    const register unsigned short int TIMER_RIS_CAMRIS = 1;
    sbit  TIMER_RIS_CAMRIS_bit at TIMER0_RIS.B1;
    const register unsigned short int TIMER_RIS_CAERIS = 2;
    sbit  TIMER_RIS_CAERIS_bit at TIMER0_RIS.B2;
    const register unsigned short int TIMER_RIS_RTCRIS = 3;
    sbit  TIMER_RIS_RTCRIS_bit at TIMER0_RIS.B3;
    const register unsigned short int TIMER_RIS_TAMRIS = 4;
    sbit  TIMER_RIS_TAMRIS_bit at TIMER0_RIS.B4;
    const register unsigned short int TIMER_RIS_DMAARIS = 5;
    sbit  TIMER_RIS_DMAARIS_bit at TIMER0_RIS.B5;
    const register unsigned short int TIMER_RIS_TBTORIS = 8;
    sbit  TIMER_RIS_TBTORIS_bit at TIMER0_RIS.B8;
    const register unsigned short int TIMER_RIS_CBMRIS = 9;
    sbit  TIMER_RIS_CBMRIS_bit at TIMER0_RIS.B9;
    const register unsigned short int TIMER_RIS_CBERIS = 10;
    sbit  TIMER_RIS_CBERIS_bit at TIMER0_RIS.B10;
    const register unsigned short int TIMER_RIS_TBMRIS = 11;
    sbit  TIMER_RIS_TBMRIS_bit at TIMER0_RIS.B11;
    const register unsigned short int TIMER_RIS_DMABRIS = 13;
    sbit  TIMER_RIS_DMABRIS_bit at TIMER0_RIS.B13;

sfr unsigned long   volatile TIMER0_MIS           absolute 0x40030020;
    const register unsigned short int TIMER_MIS_TATOMIS = 0;
    sbit  TIMER_MIS_TATOMIS_bit at TIMER0_MIS.B0;
    const register unsigned short int TIMER_MIS_CAMMIS = 1;
    sbit  TIMER_MIS_CAMMIS_bit at TIMER0_MIS.B1;
    const register unsigned short int TIMER_MIS_CAEMIS = 2;
    sbit  TIMER_MIS_CAEMIS_bit at TIMER0_MIS.B2;
    const register unsigned short int TIMER_MIS_RTCMIS = 3;
    sbit  TIMER_MIS_RTCMIS_bit at TIMER0_MIS.B3;
    const register unsigned short int TIMER_MIS_TAMMIS = 4;
    sbit  TIMER_MIS_TAMMIS_bit at TIMER0_MIS.B4;
    const register unsigned short int TIMER_MIS_DMAAMIS = 5;
    sbit  TIMER_MIS_DMAAMIS_bit at TIMER0_MIS.B5;
    const register unsigned short int TIMER_MIS_TBTOMIS = 8;
    sbit  TIMER_MIS_TBTOMIS_bit at TIMER0_MIS.B8;
    const register unsigned short int TIMER_MIS_CBMMIS = 9;
    sbit  TIMER_MIS_CBMMIS_bit at TIMER0_MIS.B9;
    const register unsigned short int TIMER_MIS_CBEMIS = 10;
    sbit  TIMER_MIS_CBEMIS_bit at TIMER0_MIS.B10;
    const register unsigned short int TIMER_MIS_TBMMIS = 11;
    sbit  TIMER_MIS_TBMMIS_bit at TIMER0_MIS.B11;
    const register unsigned short int TIMER_MIS_DMABMIS = 13;
    sbit  TIMER_MIS_DMABMIS_bit at TIMER0_MIS.B13;

sfr unsigned long   volatile TIMER0_ICR           absolute 0x40030024;
    const register unsigned short int TIMER_ICR_TATOCINT = 0;
    sbit  TIMER_ICR_TATOCINT_bit at TIMER0_ICR.B0;
    const register unsigned short int TIMER_ICR_CAMCINT = 1;
    sbit  TIMER_ICR_CAMCINT_bit at TIMER0_ICR.B1;
    const register unsigned short int TIMER_ICR_CAECINT = 2;
    sbit  TIMER_ICR_CAECINT_bit at TIMER0_ICR.B2;
    const register unsigned short int TIMER_ICR_RTCCINT = 3;
    sbit  TIMER_ICR_RTCCINT_bit at TIMER0_ICR.B3;
    const register unsigned short int TIMER_ICR_TAMCINT = 4;
    sbit  TIMER_ICR_TAMCINT_bit at TIMER0_ICR.B4;
    const register unsigned short int TIMER_ICR_DMAAINT = 5;
    sbit  TIMER_ICR_DMAAINT_bit at TIMER0_ICR.B5;
    const register unsigned short int TIMER_ICR_TBTOCINT = 8;
    sbit  TIMER_ICR_TBTOCINT_bit at TIMER0_ICR.B8;
    const register unsigned short int TIMER_ICR_CBMCINT = 9;
    sbit  TIMER_ICR_CBMCINT_bit at TIMER0_ICR.B9;
    const register unsigned short int TIMER_ICR_CBECINT = 10;
    sbit  TIMER_ICR_CBECINT_bit at TIMER0_ICR.B10;
    const register unsigned short int TIMER_ICR_TBMCINT = 11;
    sbit  TIMER_ICR_TBMCINT_bit at TIMER0_ICR.B11;
    const register unsigned short int TIMER_ICR_DMABINT = 13;
    sbit  TIMER_ICR_DMABINT_bit at TIMER0_ICR.B13;

sfr unsigned long   volatile TIMER0_TAILR         absolute 0x40030028;
sfr unsigned long   volatile TIMER0_TBILR         absolute 0x4003002C;
sfr unsigned long   volatile TIMER0_TAMATCHR      absolute 0x40030030;
sfr unsigned long   volatile TIMER0_TBMATCHR      absolute 0x40030034;
sfr unsigned long   volatile TIMER0_TAPR          absolute 0x40030038;
    const register unsigned short int TIMER_TAPR_TAPSR0 = 0;
    sbit  TIMER_TAPR_TAPSR0_bit at TIMER0_TAPR.B0;
    const register unsigned short int TIMER_TAPR_TAPSR1 = 1;
    sbit  TIMER_TAPR_TAPSR1_bit at TIMER0_TAPR.B1;
    const register unsigned short int TIMER_TAPR_TAPSR2 = 2;
    sbit  TIMER_TAPR_TAPSR2_bit at TIMER0_TAPR.B2;
    const register unsigned short int TIMER_TAPR_TAPSR3 = 3;
    sbit  TIMER_TAPR_TAPSR3_bit at TIMER0_TAPR.B3;
    const register unsigned short int TIMER_TAPR_TAPSR4 = 4;
    sbit  TIMER_TAPR_TAPSR4_bit at TIMER0_TAPR.B4;
    const register unsigned short int TIMER_TAPR_TAPSR5 = 5;
    sbit  TIMER_TAPR_TAPSR5_bit at TIMER0_TAPR.B5;
    const register unsigned short int TIMER_TAPR_TAPSR6 = 6;
    sbit  TIMER_TAPR_TAPSR6_bit at TIMER0_TAPR.B6;
    const register unsigned short int TIMER_TAPR_TAPSR7 = 7;
    sbit  TIMER_TAPR_TAPSR7_bit at TIMER0_TAPR.B7;

sfr unsigned long   volatile TIMER0_TBPR          absolute 0x4003003C;
    const register unsigned short int TIMER_TBPR_TBPSR0 = 0;
    sbit  TIMER_TBPR_TBPSR0_bit at TIMER0_TBPR.B0;
    const register unsigned short int TIMER_TBPR_TBPSR1 = 1;
    sbit  TIMER_TBPR_TBPSR1_bit at TIMER0_TBPR.B1;
    const register unsigned short int TIMER_TBPR_TBPSR2 = 2;
    sbit  TIMER_TBPR_TBPSR2_bit at TIMER0_TBPR.B2;
    const register unsigned short int TIMER_TBPR_TBPSR3 = 3;
    sbit  TIMER_TBPR_TBPSR3_bit at TIMER0_TBPR.B3;
    const register unsigned short int TIMER_TBPR_TBPSR4 = 4;
    sbit  TIMER_TBPR_TBPSR4_bit at TIMER0_TBPR.B4;
    const register unsigned short int TIMER_TBPR_TBPSR5 = 5;
    sbit  TIMER_TBPR_TBPSR5_bit at TIMER0_TBPR.B5;
    const register unsigned short int TIMER_TBPR_TBPSR6 = 6;
    sbit  TIMER_TBPR_TBPSR6_bit at TIMER0_TBPR.B6;
    const register unsigned short int TIMER_TBPR_TBPSR7 = 7;
    sbit  TIMER_TBPR_TBPSR7_bit at TIMER0_TBPR.B7;

sfr unsigned long   volatile TIMER0_TAPMR         absolute 0x40030040;
    const register unsigned short int TIMER_TAPMR_TAPSMR0 = 0;
    sbit  TIMER_TAPMR_TAPSMR0_bit at TIMER0_TAPMR.B0;
    const register unsigned short int TIMER_TAPMR_TAPSMR1 = 1;
    sbit  TIMER_TAPMR_TAPSMR1_bit at TIMER0_TAPMR.B1;
    const register unsigned short int TIMER_TAPMR_TAPSMR2 = 2;
    sbit  TIMER_TAPMR_TAPSMR2_bit at TIMER0_TAPMR.B2;
    const register unsigned short int TIMER_TAPMR_TAPSMR3 = 3;
    sbit  TIMER_TAPMR_TAPSMR3_bit at TIMER0_TAPMR.B3;
    const register unsigned short int TIMER_TAPMR_TAPSMR4 = 4;
    sbit  TIMER_TAPMR_TAPSMR4_bit at TIMER0_TAPMR.B4;
    const register unsigned short int TIMER_TAPMR_TAPSMR5 = 5;
    sbit  TIMER_TAPMR_TAPSMR5_bit at TIMER0_TAPMR.B5;
    const register unsigned short int TIMER_TAPMR_TAPSMR6 = 6;
    sbit  TIMER_TAPMR_TAPSMR6_bit at TIMER0_TAPMR.B6;
    const register unsigned short int TIMER_TAPMR_TAPSMR7 = 7;
    sbit  TIMER_TAPMR_TAPSMR7_bit at TIMER0_TAPMR.B7;

sfr unsigned long   volatile TIMER0_TBPMR         absolute 0x40030044;
    const register unsigned short int TIMER_TBPMR_TBPSMR0 = 0;
    sbit  TIMER_TBPMR_TBPSMR0_bit at TIMER0_TBPMR.B0;
    const register unsigned short int TIMER_TBPMR_TBPSMR1 = 1;
    sbit  TIMER_TBPMR_TBPSMR1_bit at TIMER0_TBPMR.B1;
    const register unsigned short int TIMER_TBPMR_TBPSMR2 = 2;
    sbit  TIMER_TBPMR_TBPSMR2_bit at TIMER0_TBPMR.B2;
    const register unsigned short int TIMER_TBPMR_TBPSMR3 = 3;
    sbit  TIMER_TBPMR_TBPSMR3_bit at TIMER0_TBPMR.B3;
    const register unsigned short int TIMER_TBPMR_TBPSMR4 = 4;
    sbit  TIMER_TBPMR_TBPSMR4_bit at TIMER0_TBPMR.B4;
    const register unsigned short int TIMER_TBPMR_TBPSMR5 = 5;
    sbit  TIMER_TBPMR_TBPSMR5_bit at TIMER0_TBPMR.B5;
    const register unsigned short int TIMER_TBPMR_TBPSMR6 = 6;
    sbit  TIMER_TBPMR_TBPSMR6_bit at TIMER0_TBPMR.B6;
    const register unsigned short int TIMER_TBPMR_TBPSMR7 = 7;
    sbit  TIMER_TBPMR_TBPSMR7_bit at TIMER0_TBPMR.B7;

sfr unsigned long   volatile TIMER0_TAR           absolute 0x40030048;
sfr unsigned long   volatile TIMER0_TBR           absolute 0x4003004C;
sfr unsigned long   volatile TIMER0_TAV           absolute 0x40030050;
sfr unsigned long   volatile TIMER0_TBV           absolute 0x40030054;
sfr unsigned long   volatile TIMER0_RTCPD         absolute 0x40030058;
    const register unsigned short int TIMER_RTCPD_RTCPD0 = 0;
    sbit  TIMER_RTCPD_RTCPD0_bit at TIMER0_RTCPD.B0;
    const register unsigned short int TIMER_RTCPD_RTCPD1 = 1;
    sbit  TIMER_RTCPD_RTCPD1_bit at TIMER0_RTCPD.B1;
    const register unsigned short int TIMER_RTCPD_RTCPD2 = 2;
    sbit  TIMER_RTCPD_RTCPD2_bit at TIMER0_RTCPD.B2;
    const register unsigned short int TIMER_RTCPD_RTCPD3 = 3;
    sbit  TIMER_RTCPD_RTCPD3_bit at TIMER0_RTCPD.B3;
    const register unsigned short int TIMER_RTCPD_RTCPD4 = 4;
    sbit  TIMER_RTCPD_RTCPD4_bit at TIMER0_RTCPD.B4;
    const register unsigned short int TIMER_RTCPD_RTCPD5 = 5;
    sbit  TIMER_RTCPD_RTCPD5_bit at TIMER0_RTCPD.B5;
    const register unsigned short int TIMER_RTCPD_RTCPD6 = 6;
    sbit  TIMER_RTCPD_RTCPD6_bit at TIMER0_RTCPD.B6;
    const register unsigned short int TIMER_RTCPD_RTCPD7 = 7;
    sbit  TIMER_RTCPD_RTCPD7_bit at TIMER0_RTCPD.B7;
    const register unsigned short int TIMER_RTCPD_RTCPD8 = 8;
    sbit  TIMER_RTCPD_RTCPD8_bit at TIMER0_RTCPD.B8;
    const register unsigned short int TIMER_RTCPD_RTCPD9 = 9;
    sbit  TIMER_RTCPD_RTCPD9_bit at TIMER0_RTCPD.B9;
    const register unsigned short int TIMER_RTCPD_RTCPD10 = 10;
    sbit  TIMER_RTCPD_RTCPD10_bit at TIMER0_RTCPD.B10;
    const register unsigned short int TIMER_RTCPD_RTCPD11 = 11;
    sbit  TIMER_RTCPD_RTCPD11_bit at TIMER0_RTCPD.B11;
    const register unsigned short int TIMER_RTCPD_RTCPD12 = 12;
    sbit  TIMER_RTCPD_RTCPD12_bit at TIMER0_RTCPD.B12;
    const register unsigned short int TIMER_RTCPD_RTCPD13 = 13;
    sbit  TIMER_RTCPD_RTCPD13_bit at TIMER0_RTCPD.B13;
    const register unsigned short int TIMER_RTCPD_RTCPD14 = 14;
    sbit  TIMER_RTCPD_RTCPD14_bit at TIMER0_RTCPD.B14;
    const register unsigned short int TIMER_RTCPD_RTCPD15 = 15;
    sbit  TIMER_RTCPD_RTCPD15_bit at TIMER0_RTCPD.B15;

sfr unsigned long   volatile TIMER0_TAPS          absolute 0x4003005C;
    const register unsigned short int TIMER_TAPS_PSS0 = 0;
    sbit  TIMER_TAPS_PSS0_bit at TIMER0_TAPS.B0;
    const register unsigned short int TIMER_TAPS_PSS1 = 1;
    sbit  TIMER_TAPS_PSS1_bit at TIMER0_TAPS.B1;
    const register unsigned short int TIMER_TAPS_PSS2 = 2;
    sbit  TIMER_TAPS_PSS2_bit at TIMER0_TAPS.B2;
    const register unsigned short int TIMER_TAPS_PSS3 = 3;
    sbit  TIMER_TAPS_PSS3_bit at TIMER0_TAPS.B3;
    const register unsigned short int TIMER_TAPS_PSS4 = 4;
    sbit  TIMER_TAPS_PSS4_bit at TIMER0_TAPS.B4;
    const register unsigned short int TIMER_TAPS_PSS5 = 5;
    sbit  TIMER_TAPS_PSS5_bit at TIMER0_TAPS.B5;
    const register unsigned short int TIMER_TAPS_PSS6 = 6;
    sbit  TIMER_TAPS_PSS6_bit at TIMER0_TAPS.B6;
    const register unsigned short int TIMER_TAPS_PSS7 = 7;
    sbit  TIMER_TAPS_PSS7_bit at TIMER0_TAPS.B7;
    const register unsigned short int TIMER_TAPS_PSS8 = 8;
    sbit  TIMER_TAPS_PSS8_bit at TIMER0_TAPS.B8;
    const register unsigned short int TIMER_TAPS_PSS9 = 9;
    sbit  TIMER_TAPS_PSS9_bit at TIMER0_TAPS.B9;
    const register unsigned short int TIMER_TAPS_PSS10 = 10;
    sbit  TIMER_TAPS_PSS10_bit at TIMER0_TAPS.B10;
    const register unsigned short int TIMER_TAPS_PSS11 = 11;
    sbit  TIMER_TAPS_PSS11_bit at TIMER0_TAPS.B11;
    const register unsigned short int TIMER_TAPS_PSS12 = 12;
    sbit  TIMER_TAPS_PSS12_bit at TIMER0_TAPS.B12;
    const register unsigned short int TIMER_TAPS_PSS13 = 13;
    sbit  TIMER_TAPS_PSS13_bit at TIMER0_TAPS.B13;
    const register unsigned short int TIMER_TAPS_PSS14 = 14;
    sbit  TIMER_TAPS_PSS14_bit at TIMER0_TAPS.B14;
    const register unsigned short int TIMER_TAPS_PSS15 = 15;
    sbit  TIMER_TAPS_PSS15_bit at TIMER0_TAPS.B15;

sfr unsigned long   volatile TIMER0_TBPS          absolute 0x40030060;
    const register unsigned short int TIMER_TBPS_PSS0 = 0;
    sbit  TIMER_TBPS_PSS0_bit at TIMER0_TBPS.B0;
    const register unsigned short int TIMER_TBPS_PSS1 = 1;
    sbit  TIMER_TBPS_PSS1_bit at TIMER0_TBPS.B1;
    const register unsigned short int TIMER_TBPS_PSS2 = 2;
    sbit  TIMER_TBPS_PSS2_bit at TIMER0_TBPS.B2;
    const register unsigned short int TIMER_TBPS_PSS3 = 3;
    sbit  TIMER_TBPS_PSS3_bit at TIMER0_TBPS.B3;
    const register unsigned short int TIMER_TBPS_PSS4 = 4;
    sbit  TIMER_TBPS_PSS4_bit at TIMER0_TBPS.B4;
    const register unsigned short int TIMER_TBPS_PSS5 = 5;
    sbit  TIMER_TBPS_PSS5_bit at TIMER0_TBPS.B5;
    const register unsigned short int TIMER_TBPS_PSS6 = 6;
    sbit  TIMER_TBPS_PSS6_bit at TIMER0_TBPS.B6;
    const register unsigned short int TIMER_TBPS_PSS7 = 7;
    sbit  TIMER_TBPS_PSS7_bit at TIMER0_TBPS.B7;
    const register unsigned short int TIMER_TBPS_PSS8 = 8;
    sbit  TIMER_TBPS_PSS8_bit at TIMER0_TBPS.B8;
    const register unsigned short int TIMER_TBPS_PSS9 = 9;
    sbit  TIMER_TBPS_PSS9_bit at TIMER0_TBPS.B9;
    const register unsigned short int TIMER_TBPS_PSS10 = 10;
    sbit  TIMER_TBPS_PSS10_bit at TIMER0_TBPS.B10;
    const register unsigned short int TIMER_TBPS_PSS11 = 11;
    sbit  TIMER_TBPS_PSS11_bit at TIMER0_TBPS.B11;
    const register unsigned short int TIMER_TBPS_PSS12 = 12;
    sbit  TIMER_TBPS_PSS12_bit at TIMER0_TBPS.B12;
    const register unsigned short int TIMER_TBPS_PSS13 = 13;
    sbit  TIMER_TBPS_PSS13_bit at TIMER0_TBPS.B13;
    const register unsigned short int TIMER_TBPS_PSS14 = 14;
    sbit  TIMER_TBPS_PSS14_bit at TIMER0_TBPS.B14;
    const register unsigned short int TIMER_TBPS_PSS15 = 15;
    sbit  TIMER_TBPS_PSS15_bit at TIMER0_TBPS.B15;

sfr unsigned long   volatile TIMER0_DMAEV         absolute 0x4003006C;
    const register unsigned short int TIMER_DMAEV_TATODMAEN = 0;
    sbit  TIMER_DMAEV_TATODMAEN_bit at TIMER0_DMAEV.B0;
    const register unsigned short int TIMER_DMAEV_CAMDMAEN = 1;
    sbit  TIMER_DMAEV_CAMDMAEN_bit at TIMER0_DMAEV.B1;
    const register unsigned short int TIMER_DMAEV_CAEDMAEN = 2;
    sbit  TIMER_DMAEV_CAEDMAEN_bit at TIMER0_DMAEV.B2;
    const register unsigned short int TIMER_DMAEV_RTCDMAEN = 3;
    sbit  TIMER_DMAEV_RTCDMAEN_bit at TIMER0_DMAEV.B3;
    const register unsigned short int TIMER_DMAEV_TAMDMAEN = 4;
    sbit  TIMER_DMAEV_TAMDMAEN_bit at TIMER0_DMAEV.B4;
    const register unsigned short int TIMER_DMAEV_TBTODMAEN = 8;
    sbit  TIMER_DMAEV_TBTODMAEN_bit at TIMER0_DMAEV.B8;
    const register unsigned short int TIMER_DMAEV_CBMDMAEN = 9;
    sbit  TIMER_DMAEV_CBMDMAEN_bit at TIMER0_DMAEV.B9;
    const register unsigned short int TIMER_DMAEV_CBEDMAEN = 10;
    sbit  TIMER_DMAEV_CBEDMAEN_bit at TIMER0_DMAEV.B10;
    const register unsigned short int TIMER_DMAEV_TBMDMAEN = 11;
    sbit  TIMER_DMAEV_TBMDMAEN_bit at TIMER0_DMAEV.B11;

sfr unsigned long   volatile TIMER0_ADCEV         absolute 0x40030070;
    const register unsigned short int TIMER_ADCEV_TATOADCEN = 0;
    sbit  TIMER_ADCEV_TATOADCEN_bit at TIMER0_ADCEV.B0;
    const register unsigned short int TIMER_ADCEV_CAMADCEN = 1;
    sbit  TIMER_ADCEV_CAMADCEN_bit at TIMER0_ADCEV.B1;
    const register unsigned short int TIMER_ADCEV_CAEADCEN = 2;
    sbit  TIMER_ADCEV_CAEADCEN_bit at TIMER0_ADCEV.B2;
    const register unsigned short int TIMER_ADCEV_RTCADCEN = 3;
    sbit  TIMER_ADCEV_RTCADCEN_bit at TIMER0_ADCEV.B3;
    const register unsigned short int TIMER_ADCEV_TAMADCEN = 4;
    sbit  TIMER_ADCEV_TAMADCEN_bit at TIMER0_ADCEV.B4;
    const register unsigned short int TIMER_ADCEV_TBTOADCEN = 8;
    sbit  TIMER_ADCEV_TBTOADCEN_bit at TIMER0_ADCEV.B8;
    const register unsigned short int TIMER_ADCEV_CBMADCEN = 9;
    sbit  TIMER_ADCEV_CBMADCEN_bit at TIMER0_ADCEV.B9;
    const register unsigned short int TIMER_ADCEV_CBEADCEN = 10;
    sbit  TIMER_ADCEV_CBEADCEN_bit at TIMER0_ADCEV.B10;
    const register unsigned short int TIMER_ADCEV_TBMADCEN = 11;
    sbit  TIMER_ADCEV_TBMADCEN_bit at TIMER0_ADCEV.B11;

sfr unsigned long   volatile TIMER0_PP            absolute 0x40030FC0;
    const register unsigned short int TIMER_PP_SIZE0 = 0;
    sbit  TIMER_PP_SIZE0_bit at TIMER0_PP.B0;
    const register unsigned short int TIMER_PP_SIZE1 = 1;
    sbit  TIMER_PP_SIZE1_bit at TIMER0_PP.B1;
    const register unsigned short int TIMER_PP_SIZE2 = 2;
    sbit  TIMER_PP_SIZE2_bit at TIMER0_PP.B2;
    const register unsigned short int TIMER_PP_SIZE3 = 3;
    sbit  TIMER_PP_SIZE3_bit at TIMER0_PP.B3;
    const register unsigned short int TIMER_PP_CHAIN = 4;
    sbit  TIMER_PP_CHAIN_bit at TIMER0_PP.B4;
    const register unsigned short int TIMER_PP_SYNCCNT = 5;
    sbit  TIMER_PP_SYNCCNT_bit at TIMER0_PP.B5;
    const register unsigned short int TIMER_PP_ALTCLK = 6;
    sbit  TIMER_PP_ALTCLK_bit at TIMER0_PP.B6;

sfr unsigned long   volatile TIMER0_CC            absolute 0x40030FC8;
    const register unsigned short int TIMER_CC_ALTCLK = 0;
    sbit  TIMER_CC_ALTCLK_bit at TIMER0_CC.B0;

sfr unsigned long   volatile TIMER1_CFG           absolute 0x40031000;
    sbit  TIMER_CFG0_TIMER1_CFG_bit at TIMER1_CFG.B0;
    sbit  TIMER_CFG1_TIMER1_CFG_bit at TIMER1_CFG.B1;
    sbit  TIMER_CFG2_TIMER1_CFG_bit at TIMER1_CFG.B2;

sfr unsigned long   volatile TIMER1_TAMR          absolute 0x40031004;
    sbit  TIMER_TAMR_TAMR0_TIMER1_TAMR_bit at TIMER1_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER1_TAMR_bit at TIMER1_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER1_TAMR_bit at TIMER1_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER1_TAMR_bit at TIMER1_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER1_TAMR_bit at TIMER1_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER1_TAMR_bit at TIMER1_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER1_TAMR_bit at TIMER1_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER1_TAMR_bit at TIMER1_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER1_TAMR_bit at TIMER1_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER1_TAMR_bit at TIMER1_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER1_TAMR_bit at TIMER1_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER1_TAMR_bit at TIMER1_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER1_TAMR_bit at TIMER1_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER1_TAMR_bit at TIMER1_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER1_TAMR_bit at TIMER1_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER1_TAMR_bit at TIMER1_TAMR.B15;

sfr unsigned long   volatile TIMER1_TBMR          absolute 0x40031008;
    sbit  TIMER_TBMR_TBMR0_TIMER1_TBMR_bit at TIMER1_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER1_TBMR_bit at TIMER1_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER1_TBMR_bit at TIMER1_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER1_TBMR_bit at TIMER1_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER1_TBMR_bit at TIMER1_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER1_TBMR_bit at TIMER1_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER1_TBMR_bit at TIMER1_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER1_TBMR_bit at TIMER1_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER1_TBMR_bit at TIMER1_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER1_TBMR_bit at TIMER1_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER1_TBMR_bit at TIMER1_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER1_TBMR_bit at TIMER1_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER1_TBMR_bit at TIMER1_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER1_TBMR_bit at TIMER1_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER1_TBMR_bit at TIMER1_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER1_TBMR_bit at TIMER1_TBMR.B15;

sfr unsigned long   volatile TIMER1_CTL           absolute 0x4003100C;
    sbit  TIMER_CTL_TAEN_TIMER1_CTL_bit at TIMER1_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER1_CTL_bit at TIMER1_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER1_CTL_bit at TIMER1_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER1_CTL_bit at TIMER1_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER1_CTL_bit at TIMER1_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER1_CTL_bit at TIMER1_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER1_CTL_bit at TIMER1_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER1_CTL_bit at TIMER1_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER1_CTL_bit at TIMER1_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER1_CTL_bit at TIMER1_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER1_CTL_bit at TIMER1_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER1_CTL_bit at TIMER1_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER1_CTL_bit at TIMER1_CTL.B14;

sfr unsigned long   volatile TIMER1_SYNC          absolute 0x40031010;
    sbit  TIMER_SYNC_SYNCT00_TIMER1_SYNC_bit at TIMER1_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER1_SYNC_bit at TIMER1_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER1_SYNC_bit at TIMER1_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER1_SYNC_bit at TIMER1_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER1_SYNC_bit at TIMER1_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER1_SYNC_bit at TIMER1_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER1_SYNC_bit at TIMER1_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER1_SYNC_bit at TIMER1_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER1_SYNC_bit at TIMER1_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER1_SYNC_bit at TIMER1_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER1_SYNC_bit at TIMER1_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER1_SYNC_bit at TIMER1_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER1_SYNC_bit at TIMER1_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER1_SYNC_bit at TIMER1_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER1_SYNC_bit at TIMER1_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER1_SYNC_bit at TIMER1_SYNC.B15;

sfr unsigned long   volatile TIMER1_IMR           absolute 0x40031018;
    sbit  TIMER_IMR_TATOIM_TIMER1_IMR_bit at TIMER1_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER1_IMR_bit at TIMER1_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER1_IMR_bit at TIMER1_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER1_IMR_bit at TIMER1_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER1_IMR_bit at TIMER1_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER1_IMR_bit at TIMER1_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER1_IMR_bit at TIMER1_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER1_IMR_bit at TIMER1_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER1_IMR_bit at TIMER1_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER1_IMR_bit at TIMER1_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER1_IMR_bit at TIMER1_IMR.B13;

sfr unsigned long   volatile TIMER1_RIS           absolute 0x4003101C;
    sbit  TIMER_RIS_TATORIS_TIMER1_RIS_bit at TIMER1_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER1_RIS_bit at TIMER1_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER1_RIS_bit at TIMER1_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER1_RIS_bit at TIMER1_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER1_RIS_bit at TIMER1_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER1_RIS_bit at TIMER1_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER1_RIS_bit at TIMER1_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER1_RIS_bit at TIMER1_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER1_RIS_bit at TIMER1_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER1_RIS_bit at TIMER1_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER1_RIS_bit at TIMER1_RIS.B13;

sfr unsigned long   volatile TIMER1_MIS           absolute 0x40031020;
    sbit  TIMER_MIS_TATOMIS_TIMER1_MIS_bit at TIMER1_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER1_MIS_bit at TIMER1_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER1_MIS_bit at TIMER1_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER1_MIS_bit at TIMER1_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER1_MIS_bit at TIMER1_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER1_MIS_bit at TIMER1_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER1_MIS_bit at TIMER1_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER1_MIS_bit at TIMER1_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER1_MIS_bit at TIMER1_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER1_MIS_bit at TIMER1_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER1_MIS_bit at TIMER1_MIS.B13;

sfr unsigned long   volatile TIMER1_ICR           absolute 0x40031024;
    sbit  TIMER_ICR_TATOCINT_TIMER1_ICR_bit at TIMER1_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER1_ICR_bit at TIMER1_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER1_ICR_bit at TIMER1_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER1_ICR_bit at TIMER1_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER1_ICR_bit at TIMER1_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER1_ICR_bit at TIMER1_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER1_ICR_bit at TIMER1_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER1_ICR_bit at TIMER1_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER1_ICR_bit at TIMER1_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER1_ICR_bit at TIMER1_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER1_ICR_bit at TIMER1_ICR.B13;

sfr unsigned long   volatile TIMER1_TAILR         absolute 0x40031028;
sfr unsigned long   volatile TIMER1_TBILR         absolute 0x4003102C;
sfr unsigned long   volatile TIMER1_TAMATCHR      absolute 0x40031030;
sfr unsigned long   volatile TIMER1_TBMATCHR      absolute 0x40031034;
sfr unsigned long   volatile TIMER1_TAPR          absolute 0x40031038;
    sbit  TIMER_TAPR_TAPSR0_TIMER1_TAPR_bit at TIMER1_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER1_TAPR_bit at TIMER1_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER1_TAPR_bit at TIMER1_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER1_TAPR_bit at TIMER1_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER1_TAPR_bit at TIMER1_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER1_TAPR_bit at TIMER1_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER1_TAPR_bit at TIMER1_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER1_TAPR_bit at TIMER1_TAPR.B7;

sfr unsigned long   volatile TIMER1_TBPR          absolute 0x4003103C;
    sbit  TIMER_TBPR_TBPSR0_TIMER1_TBPR_bit at TIMER1_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER1_TBPR_bit at TIMER1_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER1_TBPR_bit at TIMER1_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER1_TBPR_bit at TIMER1_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER1_TBPR_bit at TIMER1_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER1_TBPR_bit at TIMER1_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER1_TBPR_bit at TIMER1_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER1_TBPR_bit at TIMER1_TBPR.B7;

sfr unsigned long   volatile TIMER1_TAPMR         absolute 0x40031040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER1_TAPMR_bit at TIMER1_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER1_TAPMR_bit at TIMER1_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER1_TAPMR_bit at TIMER1_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER1_TAPMR_bit at TIMER1_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER1_TAPMR_bit at TIMER1_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER1_TAPMR_bit at TIMER1_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER1_TAPMR_bit at TIMER1_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER1_TAPMR_bit at TIMER1_TAPMR.B7;

sfr unsigned long   volatile TIMER1_TBPMR         absolute 0x40031044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER1_TBPMR_bit at TIMER1_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER1_TBPMR_bit at TIMER1_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER1_TBPMR_bit at TIMER1_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER1_TBPMR_bit at TIMER1_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER1_TBPMR_bit at TIMER1_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER1_TBPMR_bit at TIMER1_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER1_TBPMR_bit at TIMER1_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER1_TBPMR_bit at TIMER1_TBPMR.B7;

sfr unsigned long   volatile TIMER1_TAR           absolute 0x40031048;
sfr unsigned long   volatile TIMER1_TBR           absolute 0x4003104C;
sfr unsigned long   volatile TIMER1_TAV           absolute 0x40031050;
sfr unsigned long   volatile TIMER1_TBV           absolute 0x40031054;
sfr unsigned long   volatile TIMER1_RTCPD         absolute 0x40031058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER1_RTCPD_bit at TIMER1_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER1_RTCPD_bit at TIMER1_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER1_RTCPD_bit at TIMER1_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER1_RTCPD_bit at TIMER1_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER1_RTCPD_bit at TIMER1_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER1_RTCPD_bit at TIMER1_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER1_RTCPD_bit at TIMER1_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER1_RTCPD_bit at TIMER1_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER1_RTCPD_bit at TIMER1_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER1_RTCPD_bit at TIMER1_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER1_RTCPD_bit at TIMER1_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER1_RTCPD_bit at TIMER1_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER1_RTCPD_bit at TIMER1_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER1_RTCPD_bit at TIMER1_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER1_RTCPD_bit at TIMER1_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER1_RTCPD_bit at TIMER1_RTCPD.B15;

sfr unsigned long   volatile TIMER1_TAPS          absolute 0x4003105C;
    sbit  TIMER_TAPS_PSS0_TIMER1_TAPS_bit at TIMER1_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER1_TAPS_bit at TIMER1_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER1_TAPS_bit at TIMER1_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER1_TAPS_bit at TIMER1_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER1_TAPS_bit at TIMER1_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER1_TAPS_bit at TIMER1_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER1_TAPS_bit at TIMER1_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER1_TAPS_bit at TIMER1_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER1_TAPS_bit at TIMER1_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER1_TAPS_bit at TIMER1_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER1_TAPS_bit at TIMER1_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER1_TAPS_bit at TIMER1_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER1_TAPS_bit at TIMER1_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER1_TAPS_bit at TIMER1_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER1_TAPS_bit at TIMER1_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER1_TAPS_bit at TIMER1_TAPS.B15;

sfr unsigned long   volatile TIMER1_TBPS          absolute 0x40031060;
    sbit  TIMER_TBPS_PSS0_TIMER1_TBPS_bit at TIMER1_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER1_TBPS_bit at TIMER1_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER1_TBPS_bit at TIMER1_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER1_TBPS_bit at TIMER1_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER1_TBPS_bit at TIMER1_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER1_TBPS_bit at TIMER1_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER1_TBPS_bit at TIMER1_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER1_TBPS_bit at TIMER1_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER1_TBPS_bit at TIMER1_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER1_TBPS_bit at TIMER1_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER1_TBPS_bit at TIMER1_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER1_TBPS_bit at TIMER1_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER1_TBPS_bit at TIMER1_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER1_TBPS_bit at TIMER1_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER1_TBPS_bit at TIMER1_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER1_TBPS_bit at TIMER1_TBPS.B15;

sfr unsigned long   volatile TIMER1_DMAEV         absolute 0x4003106C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER1_DMAEV_bit at TIMER1_DMAEV.B11;

sfr unsigned long   volatile TIMER1_ADCEV         absolute 0x40031070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER1_ADCEV_bit at TIMER1_ADCEV.B11;

sfr unsigned long   volatile TIMER1_PP            absolute 0x40031FC0;
    sbit  TIMER_PP_SIZE0_TIMER1_PP_bit at TIMER1_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER1_PP_bit at TIMER1_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER1_PP_bit at TIMER1_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER1_PP_bit at TIMER1_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER1_PP_bit at TIMER1_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER1_PP_bit at TIMER1_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER1_PP_bit at TIMER1_PP.B6;

sfr unsigned long   volatile TIMER1_CC            absolute 0x40031FC8;
    sbit  TIMER_CC_ALTCLK_TIMER1_CC_bit at TIMER1_CC.B0;

sfr unsigned long   volatile TIMER2_CFG           absolute 0x40032000;
    sbit  TIMER_CFG0_TIMER2_CFG_bit at TIMER2_CFG.B0;
    sbit  TIMER_CFG1_TIMER2_CFG_bit at TIMER2_CFG.B1;
    sbit  TIMER_CFG2_TIMER2_CFG_bit at TIMER2_CFG.B2;

sfr unsigned long   volatile TIMER2_TAMR          absolute 0x40032004;
    sbit  TIMER_TAMR_TAMR0_TIMER2_TAMR_bit at TIMER2_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER2_TAMR_bit at TIMER2_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER2_TAMR_bit at TIMER2_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER2_TAMR_bit at TIMER2_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER2_TAMR_bit at TIMER2_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER2_TAMR_bit at TIMER2_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER2_TAMR_bit at TIMER2_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER2_TAMR_bit at TIMER2_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER2_TAMR_bit at TIMER2_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER2_TAMR_bit at TIMER2_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER2_TAMR_bit at TIMER2_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER2_TAMR_bit at TIMER2_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER2_TAMR_bit at TIMER2_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER2_TAMR_bit at TIMER2_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER2_TAMR_bit at TIMER2_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER2_TAMR_bit at TIMER2_TAMR.B15;

sfr unsigned long   volatile TIMER2_TBMR          absolute 0x40032008;
    sbit  TIMER_TBMR_TBMR0_TIMER2_TBMR_bit at TIMER2_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER2_TBMR_bit at TIMER2_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER2_TBMR_bit at TIMER2_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER2_TBMR_bit at TIMER2_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER2_TBMR_bit at TIMER2_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER2_TBMR_bit at TIMER2_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER2_TBMR_bit at TIMER2_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER2_TBMR_bit at TIMER2_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER2_TBMR_bit at TIMER2_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER2_TBMR_bit at TIMER2_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER2_TBMR_bit at TIMER2_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER2_TBMR_bit at TIMER2_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER2_TBMR_bit at TIMER2_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER2_TBMR_bit at TIMER2_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER2_TBMR_bit at TIMER2_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER2_TBMR_bit at TIMER2_TBMR.B15;

sfr unsigned long   volatile TIMER2_CTL           absolute 0x4003200C;
    sbit  TIMER_CTL_TAEN_TIMER2_CTL_bit at TIMER2_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER2_CTL_bit at TIMER2_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER2_CTL_bit at TIMER2_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER2_CTL_bit at TIMER2_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER2_CTL_bit at TIMER2_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER2_CTL_bit at TIMER2_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER2_CTL_bit at TIMER2_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER2_CTL_bit at TIMER2_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER2_CTL_bit at TIMER2_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER2_CTL_bit at TIMER2_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER2_CTL_bit at TIMER2_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER2_CTL_bit at TIMER2_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER2_CTL_bit at TIMER2_CTL.B14;

sfr unsigned long   volatile TIMER2_SYNC          absolute 0x40032010;
    sbit  TIMER_SYNC_SYNCT00_TIMER2_SYNC_bit at TIMER2_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER2_SYNC_bit at TIMER2_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER2_SYNC_bit at TIMER2_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER2_SYNC_bit at TIMER2_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER2_SYNC_bit at TIMER2_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER2_SYNC_bit at TIMER2_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER2_SYNC_bit at TIMER2_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER2_SYNC_bit at TIMER2_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER2_SYNC_bit at TIMER2_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER2_SYNC_bit at TIMER2_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER2_SYNC_bit at TIMER2_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER2_SYNC_bit at TIMER2_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER2_SYNC_bit at TIMER2_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER2_SYNC_bit at TIMER2_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER2_SYNC_bit at TIMER2_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER2_SYNC_bit at TIMER2_SYNC.B15;

sfr unsigned long   volatile TIMER2_IMR           absolute 0x40032018;
    sbit  TIMER_IMR_TATOIM_TIMER2_IMR_bit at TIMER2_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER2_IMR_bit at TIMER2_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER2_IMR_bit at TIMER2_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER2_IMR_bit at TIMER2_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER2_IMR_bit at TIMER2_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER2_IMR_bit at TIMER2_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER2_IMR_bit at TIMER2_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER2_IMR_bit at TIMER2_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER2_IMR_bit at TIMER2_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER2_IMR_bit at TIMER2_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER2_IMR_bit at TIMER2_IMR.B13;

sfr unsigned long   volatile TIMER2_RIS           absolute 0x4003201C;
    sbit  TIMER_RIS_TATORIS_TIMER2_RIS_bit at TIMER2_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER2_RIS_bit at TIMER2_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER2_RIS_bit at TIMER2_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER2_RIS_bit at TIMER2_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER2_RIS_bit at TIMER2_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER2_RIS_bit at TIMER2_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER2_RIS_bit at TIMER2_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER2_RIS_bit at TIMER2_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER2_RIS_bit at TIMER2_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER2_RIS_bit at TIMER2_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER2_RIS_bit at TIMER2_RIS.B13;

sfr unsigned long   volatile TIMER2_MIS           absolute 0x40032020;
    sbit  TIMER_MIS_TATOMIS_TIMER2_MIS_bit at TIMER2_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER2_MIS_bit at TIMER2_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER2_MIS_bit at TIMER2_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER2_MIS_bit at TIMER2_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER2_MIS_bit at TIMER2_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER2_MIS_bit at TIMER2_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER2_MIS_bit at TIMER2_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER2_MIS_bit at TIMER2_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER2_MIS_bit at TIMER2_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER2_MIS_bit at TIMER2_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER2_MIS_bit at TIMER2_MIS.B13;

sfr unsigned long   volatile TIMER2_ICR           absolute 0x40032024;
    sbit  TIMER_ICR_TATOCINT_TIMER2_ICR_bit at TIMER2_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER2_ICR_bit at TIMER2_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER2_ICR_bit at TIMER2_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER2_ICR_bit at TIMER2_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER2_ICR_bit at TIMER2_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER2_ICR_bit at TIMER2_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER2_ICR_bit at TIMER2_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER2_ICR_bit at TIMER2_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER2_ICR_bit at TIMER2_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER2_ICR_bit at TIMER2_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER2_ICR_bit at TIMER2_ICR.B13;

sfr unsigned long   volatile TIMER2_TAILR         absolute 0x40032028;
sfr unsigned long   volatile TIMER2_TBILR         absolute 0x4003202C;
sfr unsigned long   volatile TIMER2_TAMATCHR      absolute 0x40032030;
sfr unsigned long   volatile TIMER2_TBMATCHR      absolute 0x40032034;
sfr unsigned long   volatile TIMER2_TAPR          absolute 0x40032038;
    sbit  TIMER_TAPR_TAPSR0_TIMER2_TAPR_bit at TIMER2_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER2_TAPR_bit at TIMER2_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER2_TAPR_bit at TIMER2_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER2_TAPR_bit at TIMER2_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER2_TAPR_bit at TIMER2_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER2_TAPR_bit at TIMER2_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER2_TAPR_bit at TIMER2_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER2_TAPR_bit at TIMER2_TAPR.B7;

sfr unsigned long   volatile TIMER2_TBPR          absolute 0x4003203C;
    sbit  TIMER_TBPR_TBPSR0_TIMER2_TBPR_bit at TIMER2_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER2_TBPR_bit at TIMER2_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER2_TBPR_bit at TIMER2_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER2_TBPR_bit at TIMER2_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER2_TBPR_bit at TIMER2_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER2_TBPR_bit at TIMER2_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER2_TBPR_bit at TIMER2_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER2_TBPR_bit at TIMER2_TBPR.B7;

sfr unsigned long   volatile TIMER2_TAPMR         absolute 0x40032040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER2_TAPMR_bit at TIMER2_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER2_TAPMR_bit at TIMER2_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER2_TAPMR_bit at TIMER2_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER2_TAPMR_bit at TIMER2_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER2_TAPMR_bit at TIMER2_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER2_TAPMR_bit at TIMER2_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER2_TAPMR_bit at TIMER2_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER2_TAPMR_bit at TIMER2_TAPMR.B7;

sfr unsigned long   volatile TIMER2_TBPMR         absolute 0x40032044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER2_TBPMR_bit at TIMER2_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER2_TBPMR_bit at TIMER2_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER2_TBPMR_bit at TIMER2_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER2_TBPMR_bit at TIMER2_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER2_TBPMR_bit at TIMER2_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER2_TBPMR_bit at TIMER2_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER2_TBPMR_bit at TIMER2_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER2_TBPMR_bit at TIMER2_TBPMR.B7;

sfr unsigned long   volatile TIMER2_TAR           absolute 0x40032048;
sfr unsigned long   volatile TIMER2_TBR           absolute 0x4003204C;
sfr unsigned long   volatile TIMER2_TAV           absolute 0x40032050;
sfr unsigned long   volatile TIMER2_TBV           absolute 0x40032054;
sfr unsigned long   volatile TIMER2_RTCPD         absolute 0x40032058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER2_RTCPD_bit at TIMER2_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER2_RTCPD_bit at TIMER2_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER2_RTCPD_bit at TIMER2_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER2_RTCPD_bit at TIMER2_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER2_RTCPD_bit at TIMER2_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER2_RTCPD_bit at TIMER2_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER2_RTCPD_bit at TIMER2_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER2_RTCPD_bit at TIMER2_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER2_RTCPD_bit at TIMER2_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER2_RTCPD_bit at TIMER2_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER2_RTCPD_bit at TIMER2_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER2_RTCPD_bit at TIMER2_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER2_RTCPD_bit at TIMER2_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER2_RTCPD_bit at TIMER2_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER2_RTCPD_bit at TIMER2_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER2_RTCPD_bit at TIMER2_RTCPD.B15;

sfr unsigned long   volatile TIMER2_TAPS          absolute 0x4003205C;
    sbit  TIMER_TAPS_PSS0_TIMER2_TAPS_bit at TIMER2_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER2_TAPS_bit at TIMER2_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER2_TAPS_bit at TIMER2_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER2_TAPS_bit at TIMER2_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER2_TAPS_bit at TIMER2_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER2_TAPS_bit at TIMER2_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER2_TAPS_bit at TIMER2_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER2_TAPS_bit at TIMER2_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER2_TAPS_bit at TIMER2_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER2_TAPS_bit at TIMER2_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER2_TAPS_bit at TIMER2_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER2_TAPS_bit at TIMER2_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER2_TAPS_bit at TIMER2_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER2_TAPS_bit at TIMER2_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER2_TAPS_bit at TIMER2_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER2_TAPS_bit at TIMER2_TAPS.B15;

sfr unsigned long   volatile TIMER2_TBPS          absolute 0x40032060;
    sbit  TIMER_TBPS_PSS0_TIMER2_TBPS_bit at TIMER2_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER2_TBPS_bit at TIMER2_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER2_TBPS_bit at TIMER2_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER2_TBPS_bit at TIMER2_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER2_TBPS_bit at TIMER2_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER2_TBPS_bit at TIMER2_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER2_TBPS_bit at TIMER2_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER2_TBPS_bit at TIMER2_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER2_TBPS_bit at TIMER2_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER2_TBPS_bit at TIMER2_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER2_TBPS_bit at TIMER2_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER2_TBPS_bit at TIMER2_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER2_TBPS_bit at TIMER2_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER2_TBPS_bit at TIMER2_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER2_TBPS_bit at TIMER2_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER2_TBPS_bit at TIMER2_TBPS.B15;

sfr unsigned long   volatile TIMER2_DMAEV         absolute 0x4003206C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER2_DMAEV_bit at TIMER2_DMAEV.B11;

sfr unsigned long   volatile TIMER2_ADCEV         absolute 0x40032070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER2_ADCEV_bit at TIMER2_ADCEV.B11;

sfr unsigned long   volatile TIMER2_PP            absolute 0x40032FC0;
    sbit  TIMER_PP_SIZE0_TIMER2_PP_bit at TIMER2_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER2_PP_bit at TIMER2_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER2_PP_bit at TIMER2_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER2_PP_bit at TIMER2_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER2_PP_bit at TIMER2_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER2_PP_bit at TIMER2_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER2_PP_bit at TIMER2_PP.B6;

sfr unsigned long   volatile TIMER2_CC            absolute 0x40032FC8;
    sbit  TIMER_CC_ALTCLK_TIMER2_CC_bit at TIMER2_CC.B0;

sfr unsigned long   volatile TIMER3_CFG           absolute 0x40033000;
    sbit  TIMER_CFG0_TIMER3_CFG_bit at TIMER3_CFG.B0;
    sbit  TIMER_CFG1_TIMER3_CFG_bit at TIMER3_CFG.B1;
    sbit  TIMER_CFG2_TIMER3_CFG_bit at TIMER3_CFG.B2;

sfr unsigned long   volatile TIMER3_TAMR          absolute 0x40033004;
    sbit  TIMER_TAMR_TAMR0_TIMER3_TAMR_bit at TIMER3_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER3_TAMR_bit at TIMER3_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER3_TAMR_bit at TIMER3_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER3_TAMR_bit at TIMER3_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER3_TAMR_bit at TIMER3_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER3_TAMR_bit at TIMER3_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER3_TAMR_bit at TIMER3_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER3_TAMR_bit at TIMER3_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER3_TAMR_bit at TIMER3_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER3_TAMR_bit at TIMER3_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER3_TAMR_bit at TIMER3_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER3_TAMR_bit at TIMER3_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER3_TAMR_bit at TIMER3_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER3_TAMR_bit at TIMER3_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER3_TAMR_bit at TIMER3_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER3_TAMR_bit at TIMER3_TAMR.B15;

sfr unsigned long   volatile TIMER3_TBMR          absolute 0x40033008;
    sbit  TIMER_TBMR_TBMR0_TIMER3_TBMR_bit at TIMER3_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER3_TBMR_bit at TIMER3_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER3_TBMR_bit at TIMER3_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER3_TBMR_bit at TIMER3_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER3_TBMR_bit at TIMER3_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER3_TBMR_bit at TIMER3_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER3_TBMR_bit at TIMER3_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER3_TBMR_bit at TIMER3_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER3_TBMR_bit at TIMER3_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER3_TBMR_bit at TIMER3_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER3_TBMR_bit at TIMER3_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER3_TBMR_bit at TIMER3_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER3_TBMR_bit at TIMER3_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER3_TBMR_bit at TIMER3_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER3_TBMR_bit at TIMER3_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER3_TBMR_bit at TIMER3_TBMR.B15;

sfr unsigned long   volatile TIMER3_CTL           absolute 0x4003300C;
    sbit  TIMER_CTL_TAEN_TIMER3_CTL_bit at TIMER3_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER3_CTL_bit at TIMER3_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER3_CTL_bit at TIMER3_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER3_CTL_bit at TIMER3_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER3_CTL_bit at TIMER3_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER3_CTL_bit at TIMER3_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER3_CTL_bit at TIMER3_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER3_CTL_bit at TIMER3_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER3_CTL_bit at TIMER3_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER3_CTL_bit at TIMER3_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER3_CTL_bit at TIMER3_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER3_CTL_bit at TIMER3_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER3_CTL_bit at TIMER3_CTL.B14;

sfr unsigned long   volatile TIMER3_SYNC          absolute 0x40033010;
    sbit  TIMER_SYNC_SYNCT00_TIMER3_SYNC_bit at TIMER3_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER3_SYNC_bit at TIMER3_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER3_SYNC_bit at TIMER3_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER3_SYNC_bit at TIMER3_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER3_SYNC_bit at TIMER3_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER3_SYNC_bit at TIMER3_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER3_SYNC_bit at TIMER3_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER3_SYNC_bit at TIMER3_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER3_SYNC_bit at TIMER3_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER3_SYNC_bit at TIMER3_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER3_SYNC_bit at TIMER3_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER3_SYNC_bit at TIMER3_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER3_SYNC_bit at TIMER3_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER3_SYNC_bit at TIMER3_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER3_SYNC_bit at TIMER3_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER3_SYNC_bit at TIMER3_SYNC.B15;

sfr unsigned long   volatile TIMER3_IMR           absolute 0x40033018;
    sbit  TIMER_IMR_TATOIM_TIMER3_IMR_bit at TIMER3_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER3_IMR_bit at TIMER3_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER3_IMR_bit at TIMER3_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER3_IMR_bit at TIMER3_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER3_IMR_bit at TIMER3_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER3_IMR_bit at TIMER3_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER3_IMR_bit at TIMER3_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER3_IMR_bit at TIMER3_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER3_IMR_bit at TIMER3_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER3_IMR_bit at TIMER3_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER3_IMR_bit at TIMER3_IMR.B13;

sfr unsigned long   volatile TIMER3_RIS           absolute 0x4003301C;
    sbit  TIMER_RIS_TATORIS_TIMER3_RIS_bit at TIMER3_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER3_RIS_bit at TIMER3_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER3_RIS_bit at TIMER3_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER3_RIS_bit at TIMER3_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER3_RIS_bit at TIMER3_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER3_RIS_bit at TIMER3_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER3_RIS_bit at TIMER3_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER3_RIS_bit at TIMER3_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER3_RIS_bit at TIMER3_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER3_RIS_bit at TIMER3_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER3_RIS_bit at TIMER3_RIS.B13;

sfr unsigned long   volatile TIMER3_MIS           absolute 0x40033020;
    sbit  TIMER_MIS_TATOMIS_TIMER3_MIS_bit at TIMER3_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER3_MIS_bit at TIMER3_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER3_MIS_bit at TIMER3_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER3_MIS_bit at TIMER3_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER3_MIS_bit at TIMER3_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER3_MIS_bit at TIMER3_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER3_MIS_bit at TIMER3_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER3_MIS_bit at TIMER3_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER3_MIS_bit at TIMER3_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER3_MIS_bit at TIMER3_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER3_MIS_bit at TIMER3_MIS.B13;

sfr unsigned long   volatile TIMER3_ICR           absolute 0x40033024;
    sbit  TIMER_ICR_TATOCINT_TIMER3_ICR_bit at TIMER3_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER3_ICR_bit at TIMER3_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER3_ICR_bit at TIMER3_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER3_ICR_bit at TIMER3_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER3_ICR_bit at TIMER3_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER3_ICR_bit at TIMER3_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER3_ICR_bit at TIMER3_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER3_ICR_bit at TIMER3_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER3_ICR_bit at TIMER3_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER3_ICR_bit at TIMER3_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER3_ICR_bit at TIMER3_ICR.B13;

sfr unsigned long   volatile TIMER3_TAILR         absolute 0x40033028;
sfr unsigned long   volatile TIMER3_TBILR         absolute 0x4003302C;
sfr unsigned long   volatile TIMER3_TAMATCHR      absolute 0x40033030;
sfr unsigned long   volatile TIMER3_TBMATCHR      absolute 0x40033034;
sfr unsigned long   volatile TIMER3_TAPR          absolute 0x40033038;
    sbit  TIMER_TAPR_TAPSR0_TIMER3_TAPR_bit at TIMER3_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER3_TAPR_bit at TIMER3_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER3_TAPR_bit at TIMER3_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER3_TAPR_bit at TIMER3_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER3_TAPR_bit at TIMER3_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER3_TAPR_bit at TIMER3_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER3_TAPR_bit at TIMER3_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER3_TAPR_bit at TIMER3_TAPR.B7;

sfr unsigned long   volatile TIMER3_TBPR          absolute 0x4003303C;
    sbit  TIMER_TBPR_TBPSR0_TIMER3_TBPR_bit at TIMER3_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER3_TBPR_bit at TIMER3_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER3_TBPR_bit at TIMER3_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER3_TBPR_bit at TIMER3_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER3_TBPR_bit at TIMER3_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER3_TBPR_bit at TIMER3_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER3_TBPR_bit at TIMER3_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER3_TBPR_bit at TIMER3_TBPR.B7;

sfr unsigned long   volatile TIMER3_TAPMR         absolute 0x40033040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER3_TAPMR_bit at TIMER3_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER3_TAPMR_bit at TIMER3_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER3_TAPMR_bit at TIMER3_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER3_TAPMR_bit at TIMER3_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER3_TAPMR_bit at TIMER3_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER3_TAPMR_bit at TIMER3_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER3_TAPMR_bit at TIMER3_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER3_TAPMR_bit at TIMER3_TAPMR.B7;

sfr unsigned long   volatile TIMER3_TBPMR         absolute 0x40033044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER3_TBPMR_bit at TIMER3_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER3_TBPMR_bit at TIMER3_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER3_TBPMR_bit at TIMER3_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER3_TBPMR_bit at TIMER3_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER3_TBPMR_bit at TIMER3_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER3_TBPMR_bit at TIMER3_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER3_TBPMR_bit at TIMER3_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER3_TBPMR_bit at TIMER3_TBPMR.B7;

sfr unsigned long   volatile TIMER3_TAR           absolute 0x40033048;
sfr unsigned long   volatile TIMER3_TBR           absolute 0x4003304C;
sfr unsigned long   volatile TIMER3_TAV           absolute 0x40033050;
sfr unsigned long   volatile TIMER3_TBV           absolute 0x40033054;
sfr unsigned long   volatile TIMER3_RTCPD         absolute 0x40033058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER3_RTCPD_bit at TIMER3_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER3_RTCPD_bit at TIMER3_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER3_RTCPD_bit at TIMER3_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER3_RTCPD_bit at TIMER3_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER3_RTCPD_bit at TIMER3_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER3_RTCPD_bit at TIMER3_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER3_RTCPD_bit at TIMER3_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER3_RTCPD_bit at TIMER3_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER3_RTCPD_bit at TIMER3_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER3_RTCPD_bit at TIMER3_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER3_RTCPD_bit at TIMER3_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER3_RTCPD_bit at TIMER3_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER3_RTCPD_bit at TIMER3_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER3_RTCPD_bit at TIMER3_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER3_RTCPD_bit at TIMER3_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER3_RTCPD_bit at TIMER3_RTCPD.B15;

sfr unsigned long   volatile TIMER3_TAPS          absolute 0x4003305C;
    sbit  TIMER_TAPS_PSS0_TIMER3_TAPS_bit at TIMER3_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER3_TAPS_bit at TIMER3_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER3_TAPS_bit at TIMER3_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER3_TAPS_bit at TIMER3_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER3_TAPS_bit at TIMER3_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER3_TAPS_bit at TIMER3_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER3_TAPS_bit at TIMER3_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER3_TAPS_bit at TIMER3_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER3_TAPS_bit at TIMER3_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER3_TAPS_bit at TIMER3_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER3_TAPS_bit at TIMER3_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER3_TAPS_bit at TIMER3_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER3_TAPS_bit at TIMER3_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER3_TAPS_bit at TIMER3_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER3_TAPS_bit at TIMER3_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER3_TAPS_bit at TIMER3_TAPS.B15;

sfr unsigned long   volatile TIMER3_TBPS          absolute 0x40033060;
    sbit  TIMER_TBPS_PSS0_TIMER3_TBPS_bit at TIMER3_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER3_TBPS_bit at TIMER3_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER3_TBPS_bit at TIMER3_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER3_TBPS_bit at TIMER3_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER3_TBPS_bit at TIMER3_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER3_TBPS_bit at TIMER3_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER3_TBPS_bit at TIMER3_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER3_TBPS_bit at TIMER3_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER3_TBPS_bit at TIMER3_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER3_TBPS_bit at TIMER3_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER3_TBPS_bit at TIMER3_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER3_TBPS_bit at TIMER3_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER3_TBPS_bit at TIMER3_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER3_TBPS_bit at TIMER3_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER3_TBPS_bit at TIMER3_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER3_TBPS_bit at TIMER3_TBPS.B15;

sfr unsigned long   volatile TIMER3_DMAEV         absolute 0x4003306C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER3_DMAEV_bit at TIMER3_DMAEV.B11;

sfr unsigned long   volatile TIMER3_ADCEV         absolute 0x40033070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER3_ADCEV_bit at TIMER3_ADCEV.B11;

sfr unsigned long   volatile TIMER3_PP            absolute 0x40033FC0;
    sbit  TIMER_PP_SIZE0_TIMER3_PP_bit at TIMER3_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER3_PP_bit at TIMER3_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER3_PP_bit at TIMER3_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER3_PP_bit at TIMER3_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER3_PP_bit at TIMER3_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER3_PP_bit at TIMER3_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER3_PP_bit at TIMER3_PP.B6;

sfr unsigned long   volatile TIMER3_CC            absolute 0x40033FC8;
    sbit  TIMER_CC_ALTCLK_TIMER3_CC_bit at TIMER3_CC.B0;

sfr unsigned long   volatile TIMER4_CFG           absolute 0x40034000;
    sbit  TIMER_CFG0_TIMER4_CFG_bit at TIMER4_CFG.B0;
    sbit  TIMER_CFG1_TIMER4_CFG_bit at TIMER4_CFG.B1;
    sbit  TIMER_CFG2_TIMER4_CFG_bit at TIMER4_CFG.B2;

sfr unsigned long   volatile TIMER4_TAMR          absolute 0x40034004;
    sbit  TIMER_TAMR_TAMR0_TIMER4_TAMR_bit at TIMER4_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER4_TAMR_bit at TIMER4_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER4_TAMR_bit at TIMER4_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER4_TAMR_bit at TIMER4_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER4_TAMR_bit at TIMER4_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER4_TAMR_bit at TIMER4_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER4_TAMR_bit at TIMER4_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER4_TAMR_bit at TIMER4_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER4_TAMR_bit at TIMER4_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER4_TAMR_bit at TIMER4_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER4_TAMR_bit at TIMER4_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER4_TAMR_bit at TIMER4_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER4_TAMR_bit at TIMER4_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER4_TAMR_bit at TIMER4_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER4_TAMR_bit at TIMER4_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER4_TAMR_bit at TIMER4_TAMR.B15;

sfr unsigned long   volatile TIMER4_TBMR          absolute 0x40034008;
    sbit  TIMER_TBMR_TBMR0_TIMER4_TBMR_bit at TIMER4_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER4_TBMR_bit at TIMER4_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER4_TBMR_bit at TIMER4_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER4_TBMR_bit at TIMER4_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER4_TBMR_bit at TIMER4_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER4_TBMR_bit at TIMER4_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER4_TBMR_bit at TIMER4_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER4_TBMR_bit at TIMER4_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER4_TBMR_bit at TIMER4_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER4_TBMR_bit at TIMER4_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER4_TBMR_bit at TIMER4_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER4_TBMR_bit at TIMER4_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER4_TBMR_bit at TIMER4_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER4_TBMR_bit at TIMER4_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER4_TBMR_bit at TIMER4_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER4_TBMR_bit at TIMER4_TBMR.B15;

sfr unsigned long   volatile TIMER4_CTL           absolute 0x4003400C;
    sbit  TIMER_CTL_TAEN_TIMER4_CTL_bit at TIMER4_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER4_CTL_bit at TIMER4_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER4_CTL_bit at TIMER4_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER4_CTL_bit at TIMER4_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER4_CTL_bit at TIMER4_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER4_CTL_bit at TIMER4_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER4_CTL_bit at TIMER4_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER4_CTL_bit at TIMER4_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER4_CTL_bit at TIMER4_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER4_CTL_bit at TIMER4_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER4_CTL_bit at TIMER4_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER4_CTL_bit at TIMER4_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER4_CTL_bit at TIMER4_CTL.B14;

sfr unsigned long   volatile TIMER4_SYNC          absolute 0x40034010;
    sbit  TIMER_SYNC_SYNCT00_TIMER4_SYNC_bit at TIMER4_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER4_SYNC_bit at TIMER4_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER4_SYNC_bit at TIMER4_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER4_SYNC_bit at TIMER4_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER4_SYNC_bit at TIMER4_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER4_SYNC_bit at TIMER4_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER4_SYNC_bit at TIMER4_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER4_SYNC_bit at TIMER4_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER4_SYNC_bit at TIMER4_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER4_SYNC_bit at TIMER4_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER4_SYNC_bit at TIMER4_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER4_SYNC_bit at TIMER4_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER4_SYNC_bit at TIMER4_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER4_SYNC_bit at TIMER4_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER4_SYNC_bit at TIMER4_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER4_SYNC_bit at TIMER4_SYNC.B15;

sfr unsigned long   volatile TIMER4_IMR           absolute 0x40034018;
    sbit  TIMER_IMR_TATOIM_TIMER4_IMR_bit at TIMER4_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER4_IMR_bit at TIMER4_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER4_IMR_bit at TIMER4_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER4_IMR_bit at TIMER4_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER4_IMR_bit at TIMER4_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER4_IMR_bit at TIMER4_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER4_IMR_bit at TIMER4_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER4_IMR_bit at TIMER4_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER4_IMR_bit at TIMER4_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER4_IMR_bit at TIMER4_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER4_IMR_bit at TIMER4_IMR.B13;

sfr unsigned long   volatile TIMER4_RIS           absolute 0x4003401C;
    sbit  TIMER_RIS_TATORIS_TIMER4_RIS_bit at TIMER4_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER4_RIS_bit at TIMER4_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER4_RIS_bit at TIMER4_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER4_RIS_bit at TIMER4_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER4_RIS_bit at TIMER4_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER4_RIS_bit at TIMER4_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER4_RIS_bit at TIMER4_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER4_RIS_bit at TIMER4_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER4_RIS_bit at TIMER4_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER4_RIS_bit at TIMER4_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER4_RIS_bit at TIMER4_RIS.B13;

sfr unsigned long   volatile TIMER4_MIS           absolute 0x40034020;
    sbit  TIMER_MIS_TATOMIS_TIMER4_MIS_bit at TIMER4_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER4_MIS_bit at TIMER4_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER4_MIS_bit at TIMER4_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER4_MIS_bit at TIMER4_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER4_MIS_bit at TIMER4_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER4_MIS_bit at TIMER4_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER4_MIS_bit at TIMER4_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER4_MIS_bit at TIMER4_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER4_MIS_bit at TIMER4_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER4_MIS_bit at TIMER4_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER4_MIS_bit at TIMER4_MIS.B13;

sfr unsigned long   volatile TIMER4_ICR           absolute 0x40034024;
    sbit  TIMER_ICR_TATOCINT_TIMER4_ICR_bit at TIMER4_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER4_ICR_bit at TIMER4_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER4_ICR_bit at TIMER4_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER4_ICR_bit at TIMER4_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER4_ICR_bit at TIMER4_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER4_ICR_bit at TIMER4_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER4_ICR_bit at TIMER4_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER4_ICR_bit at TIMER4_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER4_ICR_bit at TIMER4_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER4_ICR_bit at TIMER4_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER4_ICR_bit at TIMER4_ICR.B13;

sfr unsigned long   volatile TIMER4_TAILR         absolute 0x40034028;
sfr unsigned long   volatile TIMER4_TBILR         absolute 0x4003402C;
sfr unsigned long   volatile TIMER4_TAMATCHR      absolute 0x40034030;
sfr unsigned long   volatile TIMER4_TBMATCHR      absolute 0x40034034;
sfr unsigned long   volatile TIMER4_TAPR          absolute 0x40034038;
    sbit  TIMER_TAPR_TAPSR0_TIMER4_TAPR_bit at TIMER4_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER4_TAPR_bit at TIMER4_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER4_TAPR_bit at TIMER4_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER4_TAPR_bit at TIMER4_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER4_TAPR_bit at TIMER4_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER4_TAPR_bit at TIMER4_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER4_TAPR_bit at TIMER4_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER4_TAPR_bit at TIMER4_TAPR.B7;

sfr unsigned long   volatile TIMER4_TBPR          absolute 0x4003403C;
    sbit  TIMER_TBPR_TBPSR0_TIMER4_TBPR_bit at TIMER4_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER4_TBPR_bit at TIMER4_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER4_TBPR_bit at TIMER4_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER4_TBPR_bit at TIMER4_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER4_TBPR_bit at TIMER4_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER4_TBPR_bit at TIMER4_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER4_TBPR_bit at TIMER4_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER4_TBPR_bit at TIMER4_TBPR.B7;

sfr unsigned long   volatile TIMER4_TAPMR         absolute 0x40034040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER4_TAPMR_bit at TIMER4_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER4_TAPMR_bit at TIMER4_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER4_TAPMR_bit at TIMER4_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER4_TAPMR_bit at TIMER4_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER4_TAPMR_bit at TIMER4_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER4_TAPMR_bit at TIMER4_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER4_TAPMR_bit at TIMER4_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER4_TAPMR_bit at TIMER4_TAPMR.B7;

sfr unsigned long   volatile TIMER4_TBPMR         absolute 0x40034044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER4_TBPMR_bit at TIMER4_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER4_TBPMR_bit at TIMER4_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER4_TBPMR_bit at TIMER4_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER4_TBPMR_bit at TIMER4_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER4_TBPMR_bit at TIMER4_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER4_TBPMR_bit at TIMER4_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER4_TBPMR_bit at TIMER4_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER4_TBPMR_bit at TIMER4_TBPMR.B7;

sfr unsigned long   volatile TIMER4_TAR           absolute 0x40034048;
sfr unsigned long   volatile TIMER4_TBR           absolute 0x4003404C;
sfr unsigned long   volatile TIMER4_TAV           absolute 0x40034050;
sfr unsigned long   volatile TIMER4_TBV           absolute 0x40034054;
sfr unsigned long   volatile TIMER4_RTCPD         absolute 0x40034058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER4_RTCPD_bit at TIMER4_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER4_RTCPD_bit at TIMER4_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER4_RTCPD_bit at TIMER4_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER4_RTCPD_bit at TIMER4_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER4_RTCPD_bit at TIMER4_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER4_RTCPD_bit at TIMER4_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER4_RTCPD_bit at TIMER4_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER4_RTCPD_bit at TIMER4_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER4_RTCPD_bit at TIMER4_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER4_RTCPD_bit at TIMER4_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER4_RTCPD_bit at TIMER4_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER4_RTCPD_bit at TIMER4_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER4_RTCPD_bit at TIMER4_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER4_RTCPD_bit at TIMER4_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER4_RTCPD_bit at TIMER4_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER4_RTCPD_bit at TIMER4_RTCPD.B15;

sfr unsigned long   volatile TIMER4_TAPS          absolute 0x4003405C;
    sbit  TIMER_TAPS_PSS0_TIMER4_TAPS_bit at TIMER4_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER4_TAPS_bit at TIMER4_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER4_TAPS_bit at TIMER4_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER4_TAPS_bit at TIMER4_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER4_TAPS_bit at TIMER4_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER4_TAPS_bit at TIMER4_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER4_TAPS_bit at TIMER4_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER4_TAPS_bit at TIMER4_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER4_TAPS_bit at TIMER4_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER4_TAPS_bit at TIMER4_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER4_TAPS_bit at TIMER4_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER4_TAPS_bit at TIMER4_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER4_TAPS_bit at TIMER4_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER4_TAPS_bit at TIMER4_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER4_TAPS_bit at TIMER4_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER4_TAPS_bit at TIMER4_TAPS.B15;

sfr unsigned long   volatile TIMER4_TBPS          absolute 0x40034060;
    sbit  TIMER_TBPS_PSS0_TIMER4_TBPS_bit at TIMER4_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER4_TBPS_bit at TIMER4_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER4_TBPS_bit at TIMER4_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER4_TBPS_bit at TIMER4_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER4_TBPS_bit at TIMER4_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER4_TBPS_bit at TIMER4_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER4_TBPS_bit at TIMER4_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER4_TBPS_bit at TIMER4_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER4_TBPS_bit at TIMER4_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER4_TBPS_bit at TIMER4_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER4_TBPS_bit at TIMER4_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER4_TBPS_bit at TIMER4_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER4_TBPS_bit at TIMER4_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER4_TBPS_bit at TIMER4_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER4_TBPS_bit at TIMER4_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER4_TBPS_bit at TIMER4_TBPS.B15;

sfr unsigned long   volatile TIMER4_DMAEV         absolute 0x4003406C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER4_DMAEV_bit at TIMER4_DMAEV.B11;

sfr unsigned long   volatile TIMER4_ADCEV         absolute 0x40034070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER4_ADCEV_bit at TIMER4_ADCEV.B11;

sfr unsigned long   volatile TIMER4_PP            absolute 0x40034FC0;
    sbit  TIMER_PP_SIZE0_TIMER4_PP_bit at TIMER4_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER4_PP_bit at TIMER4_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER4_PP_bit at TIMER4_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER4_PP_bit at TIMER4_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER4_PP_bit at TIMER4_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER4_PP_bit at TIMER4_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER4_PP_bit at TIMER4_PP.B6;

sfr unsigned long   volatile TIMER4_CC            absolute 0x40034FC8;
    sbit  TIMER_CC_ALTCLK_TIMER4_CC_bit at TIMER4_CC.B0;

sfr unsigned long   volatile TIMER5_CFG           absolute 0x40035000;
    sbit  TIMER_CFG0_TIMER5_CFG_bit at TIMER5_CFG.B0;
    sbit  TIMER_CFG1_TIMER5_CFG_bit at TIMER5_CFG.B1;
    sbit  TIMER_CFG2_TIMER5_CFG_bit at TIMER5_CFG.B2;

sfr unsigned long   volatile TIMER5_TAMR          absolute 0x40035004;
    sbit  TIMER_TAMR_TAMR0_TIMER5_TAMR_bit at TIMER5_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER5_TAMR_bit at TIMER5_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER5_TAMR_bit at TIMER5_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER5_TAMR_bit at TIMER5_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER5_TAMR_bit at TIMER5_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER5_TAMR_bit at TIMER5_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER5_TAMR_bit at TIMER5_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER5_TAMR_bit at TIMER5_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER5_TAMR_bit at TIMER5_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER5_TAMR_bit at TIMER5_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER5_TAMR_bit at TIMER5_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER5_TAMR_bit at TIMER5_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER5_TAMR_bit at TIMER5_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER5_TAMR_bit at TIMER5_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER5_TAMR_bit at TIMER5_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER5_TAMR_bit at TIMER5_TAMR.B15;

sfr unsigned long   volatile TIMER5_TBMR          absolute 0x40035008;
    sbit  TIMER_TBMR_TBMR0_TIMER5_TBMR_bit at TIMER5_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER5_TBMR_bit at TIMER5_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER5_TBMR_bit at TIMER5_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER5_TBMR_bit at TIMER5_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER5_TBMR_bit at TIMER5_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER5_TBMR_bit at TIMER5_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER5_TBMR_bit at TIMER5_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER5_TBMR_bit at TIMER5_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER5_TBMR_bit at TIMER5_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER5_TBMR_bit at TIMER5_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER5_TBMR_bit at TIMER5_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER5_TBMR_bit at TIMER5_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER5_TBMR_bit at TIMER5_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER5_TBMR_bit at TIMER5_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER5_TBMR_bit at TIMER5_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER5_TBMR_bit at TIMER5_TBMR.B15;

sfr unsigned long   volatile TIMER5_CTL           absolute 0x4003500C;
    sbit  TIMER_CTL_TAEN_TIMER5_CTL_bit at TIMER5_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER5_CTL_bit at TIMER5_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER5_CTL_bit at TIMER5_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER5_CTL_bit at TIMER5_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER5_CTL_bit at TIMER5_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER5_CTL_bit at TIMER5_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER5_CTL_bit at TIMER5_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER5_CTL_bit at TIMER5_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER5_CTL_bit at TIMER5_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER5_CTL_bit at TIMER5_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER5_CTL_bit at TIMER5_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER5_CTL_bit at TIMER5_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER5_CTL_bit at TIMER5_CTL.B14;

sfr unsigned long   volatile TIMER5_SYNC          absolute 0x40035010;
    sbit  TIMER_SYNC_SYNCT00_TIMER5_SYNC_bit at TIMER5_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER5_SYNC_bit at TIMER5_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER5_SYNC_bit at TIMER5_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER5_SYNC_bit at TIMER5_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER5_SYNC_bit at TIMER5_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER5_SYNC_bit at TIMER5_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER5_SYNC_bit at TIMER5_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER5_SYNC_bit at TIMER5_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER5_SYNC_bit at TIMER5_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER5_SYNC_bit at TIMER5_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER5_SYNC_bit at TIMER5_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER5_SYNC_bit at TIMER5_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER5_SYNC_bit at TIMER5_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER5_SYNC_bit at TIMER5_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER5_SYNC_bit at TIMER5_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER5_SYNC_bit at TIMER5_SYNC.B15;

sfr unsigned long   volatile TIMER5_IMR           absolute 0x40035018;
    sbit  TIMER_IMR_TATOIM_TIMER5_IMR_bit at TIMER5_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER5_IMR_bit at TIMER5_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER5_IMR_bit at TIMER5_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER5_IMR_bit at TIMER5_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER5_IMR_bit at TIMER5_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER5_IMR_bit at TIMER5_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER5_IMR_bit at TIMER5_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER5_IMR_bit at TIMER5_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER5_IMR_bit at TIMER5_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER5_IMR_bit at TIMER5_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER5_IMR_bit at TIMER5_IMR.B13;

sfr unsigned long   volatile TIMER5_RIS           absolute 0x4003501C;
    sbit  TIMER_RIS_TATORIS_TIMER5_RIS_bit at TIMER5_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER5_RIS_bit at TIMER5_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER5_RIS_bit at TIMER5_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER5_RIS_bit at TIMER5_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER5_RIS_bit at TIMER5_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER5_RIS_bit at TIMER5_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER5_RIS_bit at TIMER5_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER5_RIS_bit at TIMER5_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER5_RIS_bit at TIMER5_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER5_RIS_bit at TIMER5_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER5_RIS_bit at TIMER5_RIS.B13;

sfr unsigned long   volatile TIMER5_MIS           absolute 0x40035020;
    sbit  TIMER_MIS_TATOMIS_TIMER5_MIS_bit at TIMER5_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER5_MIS_bit at TIMER5_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER5_MIS_bit at TIMER5_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER5_MIS_bit at TIMER5_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER5_MIS_bit at TIMER5_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER5_MIS_bit at TIMER5_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER5_MIS_bit at TIMER5_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER5_MIS_bit at TIMER5_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER5_MIS_bit at TIMER5_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER5_MIS_bit at TIMER5_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER5_MIS_bit at TIMER5_MIS.B13;

sfr unsigned long   volatile TIMER5_ICR           absolute 0x40035024;
    sbit  TIMER_ICR_TATOCINT_TIMER5_ICR_bit at TIMER5_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER5_ICR_bit at TIMER5_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER5_ICR_bit at TIMER5_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER5_ICR_bit at TIMER5_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER5_ICR_bit at TIMER5_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER5_ICR_bit at TIMER5_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER5_ICR_bit at TIMER5_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER5_ICR_bit at TIMER5_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER5_ICR_bit at TIMER5_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER5_ICR_bit at TIMER5_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER5_ICR_bit at TIMER5_ICR.B13;

sfr unsigned long   volatile TIMER5_TAILR         absolute 0x40035028;
sfr unsigned long   volatile TIMER5_TBILR         absolute 0x4003502C;
sfr unsigned long   volatile TIMER5_TAMATCHR      absolute 0x40035030;
sfr unsigned long   volatile TIMER5_TBMATCHR      absolute 0x40035034;
sfr unsigned long   volatile TIMER5_TAPR          absolute 0x40035038;
    sbit  TIMER_TAPR_TAPSR0_TIMER5_TAPR_bit at TIMER5_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER5_TAPR_bit at TIMER5_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER5_TAPR_bit at TIMER5_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER5_TAPR_bit at TIMER5_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER5_TAPR_bit at TIMER5_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER5_TAPR_bit at TIMER5_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER5_TAPR_bit at TIMER5_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER5_TAPR_bit at TIMER5_TAPR.B7;

sfr unsigned long   volatile TIMER5_TBPR          absolute 0x4003503C;
    sbit  TIMER_TBPR_TBPSR0_TIMER5_TBPR_bit at TIMER5_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER5_TBPR_bit at TIMER5_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER5_TBPR_bit at TIMER5_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER5_TBPR_bit at TIMER5_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER5_TBPR_bit at TIMER5_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER5_TBPR_bit at TIMER5_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER5_TBPR_bit at TIMER5_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER5_TBPR_bit at TIMER5_TBPR.B7;

sfr unsigned long   volatile TIMER5_TAPMR         absolute 0x40035040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER5_TAPMR_bit at TIMER5_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER5_TAPMR_bit at TIMER5_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER5_TAPMR_bit at TIMER5_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER5_TAPMR_bit at TIMER5_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER5_TAPMR_bit at TIMER5_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER5_TAPMR_bit at TIMER5_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER5_TAPMR_bit at TIMER5_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER5_TAPMR_bit at TIMER5_TAPMR.B7;

sfr unsigned long   volatile TIMER5_TBPMR         absolute 0x40035044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER5_TBPMR_bit at TIMER5_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER5_TBPMR_bit at TIMER5_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER5_TBPMR_bit at TIMER5_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER5_TBPMR_bit at TIMER5_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER5_TBPMR_bit at TIMER5_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER5_TBPMR_bit at TIMER5_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER5_TBPMR_bit at TIMER5_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER5_TBPMR_bit at TIMER5_TBPMR.B7;

sfr unsigned long   volatile TIMER5_TAR           absolute 0x40035048;
sfr unsigned long   volatile TIMER5_TBR           absolute 0x4003504C;
sfr unsigned long   volatile TIMER5_TAV           absolute 0x40035050;
sfr unsigned long   volatile TIMER5_TBV           absolute 0x40035054;
sfr unsigned long   volatile TIMER5_RTCPD         absolute 0x40035058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER5_RTCPD_bit at TIMER5_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER5_RTCPD_bit at TIMER5_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER5_RTCPD_bit at TIMER5_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER5_RTCPD_bit at TIMER5_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER5_RTCPD_bit at TIMER5_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER5_RTCPD_bit at TIMER5_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER5_RTCPD_bit at TIMER5_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER5_RTCPD_bit at TIMER5_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER5_RTCPD_bit at TIMER5_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER5_RTCPD_bit at TIMER5_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER5_RTCPD_bit at TIMER5_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER5_RTCPD_bit at TIMER5_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER5_RTCPD_bit at TIMER5_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER5_RTCPD_bit at TIMER5_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER5_RTCPD_bit at TIMER5_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER5_RTCPD_bit at TIMER5_RTCPD.B15;

sfr unsigned long   volatile TIMER5_TAPS          absolute 0x4003505C;
    sbit  TIMER_TAPS_PSS0_TIMER5_TAPS_bit at TIMER5_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER5_TAPS_bit at TIMER5_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER5_TAPS_bit at TIMER5_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER5_TAPS_bit at TIMER5_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER5_TAPS_bit at TIMER5_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER5_TAPS_bit at TIMER5_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER5_TAPS_bit at TIMER5_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER5_TAPS_bit at TIMER5_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER5_TAPS_bit at TIMER5_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER5_TAPS_bit at TIMER5_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER5_TAPS_bit at TIMER5_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER5_TAPS_bit at TIMER5_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER5_TAPS_bit at TIMER5_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER5_TAPS_bit at TIMER5_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER5_TAPS_bit at TIMER5_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER5_TAPS_bit at TIMER5_TAPS.B15;

sfr unsigned long   volatile TIMER5_TBPS          absolute 0x40035060;
    sbit  TIMER_TBPS_PSS0_TIMER5_TBPS_bit at TIMER5_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER5_TBPS_bit at TIMER5_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER5_TBPS_bit at TIMER5_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER5_TBPS_bit at TIMER5_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER5_TBPS_bit at TIMER5_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER5_TBPS_bit at TIMER5_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER5_TBPS_bit at TIMER5_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER5_TBPS_bit at TIMER5_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER5_TBPS_bit at TIMER5_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER5_TBPS_bit at TIMER5_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER5_TBPS_bit at TIMER5_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER5_TBPS_bit at TIMER5_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER5_TBPS_bit at TIMER5_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER5_TBPS_bit at TIMER5_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER5_TBPS_bit at TIMER5_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER5_TBPS_bit at TIMER5_TBPS.B15;

sfr unsigned long   volatile TIMER5_DMAEV         absolute 0x4003506C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER5_DMAEV_bit at TIMER5_DMAEV.B11;

sfr unsigned long   volatile TIMER5_ADCEV         absolute 0x40035070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER5_ADCEV_bit at TIMER5_ADCEV.B11;

sfr unsigned long   volatile TIMER5_PP            absolute 0x40035FC0;
    sbit  TIMER_PP_SIZE0_TIMER5_PP_bit at TIMER5_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER5_PP_bit at TIMER5_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER5_PP_bit at TIMER5_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER5_PP_bit at TIMER5_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER5_PP_bit at TIMER5_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER5_PP_bit at TIMER5_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER5_PP_bit at TIMER5_PP.B6;

sfr unsigned long   volatile TIMER5_CC            absolute 0x40035FC8;
    sbit  TIMER_CC_ALTCLK_TIMER5_CC_bit at TIMER5_CC.B0;

sfr unsigned long   volatile ADC0_ACTSS           absolute 0x40038000;
    const register unsigned short int ADC_ACTSS_ASEN0 = 0;
    sbit  ADC_ACTSS_ASEN0_bit at ADC0_ACTSS.B0;
    const register unsigned short int ADC_ACTSS_ASEN1 = 1;
    sbit  ADC_ACTSS_ASEN1_bit at ADC0_ACTSS.B1;
    const register unsigned short int ADC_ACTSS_ASEN2 = 2;
    sbit  ADC_ACTSS_ASEN2_bit at ADC0_ACTSS.B2;
    const register unsigned short int ADC_ACTSS_ASEN3 = 3;
    sbit  ADC_ACTSS_ASEN3_bit at ADC0_ACTSS.B3;
    const register unsigned short int ADC_ACTSS_ADEN0 = 8;
    sbit  ADC_ACTSS_ADEN0_bit at ADC0_ACTSS.B8;
    const register unsigned short int ADC_ACTSS_ADEN1 = 9;
    sbit  ADC_ACTSS_ADEN1_bit at ADC0_ACTSS.B9;
    const register unsigned short int ADC_ACTSS_ADEN2 = 10;
    sbit  ADC_ACTSS_ADEN2_bit at ADC0_ACTSS.B10;
    const register unsigned short int ADC_ACTSS_ADEN3 = 11;
    sbit  ADC_ACTSS_ADEN3_bit at ADC0_ACTSS.B11;
    const register unsigned short int ADC_ACTSS_BUSY = 16;
    sbit  ADC_ACTSS_BUSY_bit at ADC0_ACTSS.B16;

sfr unsigned long   volatile ADC0_RIS             absolute 0x40038004;
    const register unsigned short int ADC_RIS_INR0 = 0;
    sbit  ADC_RIS_INR0_bit at ADC0_RIS.B0;
    const register unsigned short int ADC_RIS_INR1 = 1;
    sbit  ADC_RIS_INR1_bit at ADC0_RIS.B1;
    const register unsigned short int ADC_RIS_INR2 = 2;
    sbit  ADC_RIS_INR2_bit at ADC0_RIS.B2;
    const register unsigned short int ADC_RIS_INR3 = 3;
    sbit  ADC_RIS_INR3_bit at ADC0_RIS.B3;
    const register unsigned short int ADC_RIS_DMAINR0 = 8;
    sbit  ADC_RIS_DMAINR0_bit at ADC0_RIS.B8;
    const register unsigned short int ADC_RIS_DMAINR1 = 9;
    sbit  ADC_RIS_DMAINR1_bit at ADC0_RIS.B9;
    const register unsigned short int ADC_RIS_DMAINR2 = 10;
    sbit  ADC_RIS_DMAINR2_bit at ADC0_RIS.B10;
    const register unsigned short int ADC_RIS_DMAINR3 = 11;
    sbit  ADC_RIS_DMAINR3_bit at ADC0_RIS.B11;
    const register unsigned short int ADC_RIS_INRDC = 16;
    sbit  ADC_RIS_INRDC_bit at ADC0_RIS.B16;

sfr unsigned long   volatile ADC0_IM              absolute 0x40038008;
    const register unsigned short int ADC_IM_MASK0 = 0;
    sbit  ADC_IM_MASK0_bit at ADC0_IM.B0;
    const register unsigned short int ADC_IM_MASK1 = 1;
    sbit  ADC_IM_MASK1_bit at ADC0_IM.B1;
    const register unsigned short int ADC_IM_MASK2 = 2;
    sbit  ADC_IM_MASK2_bit at ADC0_IM.B2;
    const register unsigned short int ADC_IM_MASK3 = 3;
    sbit  ADC_IM_MASK3_bit at ADC0_IM.B3;
    const register unsigned short int ADC_IM_DMAMASK0 = 8;
    sbit  ADC_IM_DMAMASK0_bit at ADC0_IM.B8;
    const register unsigned short int ADC_IM_DMAMASK1 = 9;
    sbit  ADC_IM_DMAMASK1_bit at ADC0_IM.B9;
    const register unsigned short int ADC_IM_DMAMASK2 = 10;
    sbit  ADC_IM_DMAMASK2_bit at ADC0_IM.B10;
    const register unsigned short int ADC_IM_DMAMASK3 = 11;
    sbit  ADC_IM_DMAMASK3_bit at ADC0_IM.B11;
    const register unsigned short int ADC_IM_DCONSS0 = 16;
    sbit  ADC_IM_DCONSS0_bit at ADC0_IM.B16;
    const register unsigned short int ADC_IM_DCONSS1 = 17;
    sbit  ADC_IM_DCONSS1_bit at ADC0_IM.B17;
    const register unsigned short int ADC_IM_DCONSS2 = 18;
    sbit  ADC_IM_DCONSS2_bit at ADC0_IM.B18;
    const register unsigned short int ADC_IM_DCONSS3 = 19;
    sbit  ADC_IM_DCONSS3_bit at ADC0_IM.B19;

sfr unsigned long   volatile ADC0_ISC             absolute 0x4003800C;
    const register unsigned short int ADC_ISC_IN0 = 0;
    sbit  ADC_ISC_IN0_bit at ADC0_ISC.B0;
    const register unsigned short int ADC_ISC_IN1 = 1;
    sbit  ADC_ISC_IN1_bit at ADC0_ISC.B1;
    const register unsigned short int ADC_ISC_IN2 = 2;
    sbit  ADC_ISC_IN2_bit at ADC0_ISC.B2;
    const register unsigned short int ADC_ISC_IN3 = 3;
    sbit  ADC_ISC_IN3_bit at ADC0_ISC.B3;
    const register unsigned short int ADC_ISC_DMAIN0 = 8;
    sbit  ADC_ISC_DMAIN0_bit at ADC0_ISC.B8;
    const register unsigned short int ADC_ISC_DMAIN1 = 9;
    sbit  ADC_ISC_DMAIN1_bit at ADC0_ISC.B9;
    const register unsigned short int ADC_ISC_DMAIN2 = 10;
    sbit  ADC_ISC_DMAIN2_bit at ADC0_ISC.B10;
    const register unsigned short int ADC_ISC_DMAIN3 = 11;
    sbit  ADC_ISC_DMAIN3_bit at ADC0_ISC.B11;
    const register unsigned short int ADC_ISC_DCINSS0 = 16;
    sbit  ADC_ISC_DCINSS0_bit at ADC0_ISC.B16;
    const register unsigned short int ADC_ISC_DCINSS1 = 17;
    sbit  ADC_ISC_DCINSS1_bit at ADC0_ISC.B17;
    const register unsigned short int ADC_ISC_DCINSS2 = 18;
    sbit  ADC_ISC_DCINSS2_bit at ADC0_ISC.B18;
    const register unsigned short int ADC_ISC_DCINSS3 = 19;
    sbit  ADC_ISC_DCINSS3_bit at ADC0_ISC.B19;

sfr unsigned long   volatile ADC0_OSTAT           absolute 0x40038010;
    const register unsigned short int ADC_OSTAT_OV0 = 0;
    sbit  ADC_OSTAT_OV0_bit at ADC0_OSTAT.B0;
    const register unsigned short int ADC_OSTAT_OV1 = 1;
    sbit  ADC_OSTAT_OV1_bit at ADC0_OSTAT.B1;
    const register unsigned short int ADC_OSTAT_OV2 = 2;
    sbit  ADC_OSTAT_OV2_bit at ADC0_OSTAT.B2;
    const register unsigned short int ADC_OSTAT_OV3 = 3;
    sbit  ADC_OSTAT_OV3_bit at ADC0_OSTAT.B3;

sfr unsigned long   volatile ADC0_EMUX            absolute 0x40038014;
    const register unsigned short int ADC_EMUX_EM00 = 0;
    sbit  ADC_EMUX_EM00_bit at ADC0_EMUX.B0;
    const register unsigned short int ADC_EMUX_EM01 = 1;
    sbit  ADC_EMUX_EM01_bit at ADC0_EMUX.B1;
    const register unsigned short int ADC_EMUX_EM02 = 2;
    sbit  ADC_EMUX_EM02_bit at ADC0_EMUX.B2;
    const register unsigned short int ADC_EMUX_EM03 = 3;
    sbit  ADC_EMUX_EM03_bit at ADC0_EMUX.B3;
    const register unsigned short int ADC_EMUX_EM14 = 4;
    sbit  ADC_EMUX_EM14_bit at ADC0_EMUX.B4;
    const register unsigned short int ADC_EMUX_EM15 = 5;
    sbit  ADC_EMUX_EM15_bit at ADC0_EMUX.B5;
    const register unsigned short int ADC_EMUX_EM16 = 6;
    sbit  ADC_EMUX_EM16_bit at ADC0_EMUX.B6;
    const register unsigned short int ADC_EMUX_EM17 = 7;
    sbit  ADC_EMUX_EM17_bit at ADC0_EMUX.B7;
    const register unsigned short int ADC_EMUX_EM28 = 8;
    sbit  ADC_EMUX_EM28_bit at ADC0_EMUX.B8;
    const register unsigned short int ADC_EMUX_EM29 = 9;
    sbit  ADC_EMUX_EM29_bit at ADC0_EMUX.B9;
    const register unsigned short int ADC_EMUX_EM210 = 10;
    sbit  ADC_EMUX_EM210_bit at ADC0_EMUX.B10;
    const register unsigned short int ADC_EMUX_EM211 = 11;
    sbit  ADC_EMUX_EM211_bit at ADC0_EMUX.B11;
    const register unsigned short int ADC_EMUX_EM312 = 12;
    sbit  ADC_EMUX_EM312_bit at ADC0_EMUX.B12;
    const register unsigned short int ADC_EMUX_EM313 = 13;
    sbit  ADC_EMUX_EM313_bit at ADC0_EMUX.B13;
    const register unsigned short int ADC_EMUX_EM314 = 14;
    sbit  ADC_EMUX_EM314_bit at ADC0_EMUX.B14;
    const register unsigned short int ADC_EMUX_EM315 = 15;
    sbit  ADC_EMUX_EM315_bit at ADC0_EMUX.B15;

sfr unsigned long   volatile ADC0_USTAT           absolute 0x40038018;
    const register unsigned short int ADC_USTAT_UV0 = 0;
    sbit  ADC_USTAT_UV0_bit at ADC0_USTAT.B0;
    const register unsigned short int ADC_USTAT_UV1 = 1;
    sbit  ADC_USTAT_UV1_bit at ADC0_USTAT.B1;
    const register unsigned short int ADC_USTAT_UV2 = 2;
    sbit  ADC_USTAT_UV2_bit at ADC0_USTAT.B2;
    const register unsigned short int ADC_USTAT_UV3 = 3;
    sbit  ADC_USTAT_UV3_bit at ADC0_USTAT.B3;

sfr unsigned long   volatile ADC0_TSSEL           absolute 0x4003801C;
    const register unsigned short int ADC_TSSEL_PS04 = 4;
    sbit  ADC_TSSEL_PS04_bit at ADC0_TSSEL.B4;
    const register unsigned short int ADC_TSSEL_PS05 = 5;
    sbit  ADC_TSSEL_PS05_bit at ADC0_TSSEL.B5;
    const register unsigned short int ADC_TSSEL_PS112 = 12;
    sbit  ADC_TSSEL_PS112_bit at ADC0_TSSEL.B12;
    const register unsigned short int ADC_TSSEL_PS113 = 13;
    sbit  ADC_TSSEL_PS113_bit at ADC0_TSSEL.B13;
    const register unsigned short int ADC_TSSEL_PS220 = 20;
    sbit  ADC_TSSEL_PS220_bit at ADC0_TSSEL.B20;
    const register unsigned short int ADC_TSSEL_PS221 = 21;
    sbit  ADC_TSSEL_PS221_bit at ADC0_TSSEL.B21;
    const register unsigned short int ADC_TSSEL_PS328 = 28;
    sbit  ADC_TSSEL_PS328_bit at ADC0_TSSEL.B28;
    const register unsigned short int ADC_TSSEL_PS329 = 29;
    sbit  ADC_TSSEL_PS329_bit at ADC0_TSSEL.B29;

sfr unsigned long   volatile ADC0_SSPRI           absolute 0x40038020;
    const register unsigned short int ADC_SSPRI_SS00 = 0;
    sbit  ADC_SSPRI_SS00_bit at ADC0_SSPRI.B0;
    const register unsigned short int ADC_SSPRI_SS01 = 1;
    sbit  ADC_SSPRI_SS01_bit at ADC0_SSPRI.B1;
    const register unsigned short int ADC_SSPRI_SS14 = 4;
    sbit  ADC_SSPRI_SS14_bit at ADC0_SSPRI.B4;
    const register unsigned short int ADC_SSPRI_SS15 = 5;
    sbit  ADC_SSPRI_SS15_bit at ADC0_SSPRI.B5;
    const register unsigned short int ADC_SSPRI_SS28 = 8;
    sbit  ADC_SSPRI_SS28_bit at ADC0_SSPRI.B8;
    const register unsigned short int ADC_SSPRI_SS29 = 9;
    sbit  ADC_SSPRI_SS29_bit at ADC0_SSPRI.B9;
    const register unsigned short int ADC_SSPRI_SS312 = 12;
    sbit  ADC_SSPRI_SS312_bit at ADC0_SSPRI.B12;
    const register unsigned short int ADC_SSPRI_SS313 = 13;
    sbit  ADC_SSPRI_SS313_bit at ADC0_SSPRI.B13;

sfr unsigned long   volatile ADC0_SPC             absolute 0x40038024;
    const register unsigned short int ADC_SPC_PHASE0 = 0;
    sbit  ADC_SPC_PHASE0_bit at ADC0_SPC.B0;
    const register unsigned short int ADC_SPC_PHASE1 = 1;
    sbit  ADC_SPC_PHASE1_bit at ADC0_SPC.B1;
    const register unsigned short int ADC_SPC_PHASE2 = 2;
    sbit  ADC_SPC_PHASE2_bit at ADC0_SPC.B2;
    const register unsigned short int ADC_SPC_PHASE3 = 3;
    sbit  ADC_SPC_PHASE3_bit at ADC0_SPC.B3;

sfr unsigned long   volatile ADC0_PSSI            absolute 0x40038028;
    const register unsigned short int ADC_PSSI_SS0 = 0;
    sbit  ADC_PSSI_SS0_bit at ADC0_PSSI.B0;
    const register unsigned short int ADC_PSSI_SS1 = 1;
    sbit  ADC_PSSI_SS1_bit at ADC0_PSSI.B1;
    const register unsigned short int ADC_PSSI_SS2 = 2;
    sbit  ADC_PSSI_SS2_bit at ADC0_PSSI.B2;
    const register unsigned short int ADC_PSSI_SS3 = 3;
    sbit  ADC_PSSI_SS3_bit at ADC0_PSSI.B3;
    const register unsigned short int ADC_PSSI_SYNCWAIT = 27;
    sbit  ADC_PSSI_SYNCWAIT_bit at ADC0_PSSI.B27;
    const register unsigned short int ADC_PSSI_GSYNC = 31;
    sbit  ADC_PSSI_GSYNC_bit at ADC0_PSSI.B31;

sfr unsigned long   volatile ADC0_SAC             absolute 0x40038030;
    const register unsigned short int ADC_SAC_AVG0 = 0;
    sbit  ADC_SAC_AVG0_bit at ADC0_SAC.B0;
    const register unsigned short int ADC_SAC_AVG1 = 1;
    sbit  ADC_SAC_AVG1_bit at ADC0_SAC.B1;
    const register unsigned short int ADC_SAC_AVG2 = 2;
    sbit  ADC_SAC_AVG2_bit at ADC0_SAC.B2;

sfr unsigned long   volatile ADC0_DCISC           absolute 0x40038034;
    const register unsigned short int ADC_DCISC_DCINT0 = 0;
    sbit  ADC_DCISC_DCINT0_bit at ADC0_DCISC.B0;
    const register unsigned short int ADC_DCISC_DCINT1 = 1;
    sbit  ADC_DCISC_DCINT1_bit at ADC0_DCISC.B1;
    const register unsigned short int ADC_DCISC_DCINT2 = 2;
    sbit  ADC_DCISC_DCINT2_bit at ADC0_DCISC.B2;
    const register unsigned short int ADC_DCISC_DCINT3 = 3;
    sbit  ADC_DCISC_DCINT3_bit at ADC0_DCISC.B3;
    const register unsigned short int ADC_DCISC_DCINT4 = 4;
    sbit  ADC_DCISC_DCINT4_bit at ADC0_DCISC.B4;
    const register unsigned short int ADC_DCISC_DCINT5 = 5;
    sbit  ADC_DCISC_DCINT5_bit at ADC0_DCISC.B5;
    const register unsigned short int ADC_DCISC_DCINT6 = 6;
    sbit  ADC_DCISC_DCINT6_bit at ADC0_DCISC.B6;
    const register unsigned short int ADC_DCISC_DCINT7 = 7;
    sbit  ADC_DCISC_DCINT7_bit at ADC0_DCISC.B7;

sfr unsigned long   volatile ADC0_CTL             absolute 0x40038038;
    const register unsigned short int ADC_CTL_VREF0 = 0;
    sbit  ADC_CTL_VREF0_bit at ADC0_CTL.B0;
    const register unsigned short int ADC_CTL_VREF1 = 1;
    sbit  ADC_CTL_VREF1_bit at ADC0_CTL.B1;
    const register unsigned short int ADC_CTL_DITHER = 6;
    sbit  ADC_CTL_DITHER_bit at ADC0_CTL.B6;

sfr unsigned long   volatile ADC0_SSMUX0          absolute 0x40038040;
    const register unsigned short int ADC_SSMUX0_MUX00 = 0;
    sbit  ADC_SSMUX0_MUX00_bit at ADC0_SSMUX0.B0;
    const register unsigned short int ADC_SSMUX0_MUX01 = 1;
    sbit  ADC_SSMUX0_MUX01_bit at ADC0_SSMUX0.B1;
    const register unsigned short int ADC_SSMUX0_MUX02 = 2;
    sbit  ADC_SSMUX0_MUX02_bit at ADC0_SSMUX0.B2;
    const register unsigned short int ADC_SSMUX0_MUX03 = 3;
    sbit  ADC_SSMUX0_MUX03_bit at ADC0_SSMUX0.B3;
    const register unsigned short int ADC_SSMUX0_MUX14 = 4;
    sbit  ADC_SSMUX0_MUX14_bit at ADC0_SSMUX0.B4;
    const register unsigned short int ADC_SSMUX0_MUX15 = 5;
    sbit  ADC_SSMUX0_MUX15_bit at ADC0_SSMUX0.B5;
    const register unsigned short int ADC_SSMUX0_MUX16 = 6;
    sbit  ADC_SSMUX0_MUX16_bit at ADC0_SSMUX0.B6;
    const register unsigned short int ADC_SSMUX0_MUX17 = 7;
    sbit  ADC_SSMUX0_MUX17_bit at ADC0_SSMUX0.B7;
    const register unsigned short int ADC_SSMUX0_MUX28 = 8;
    sbit  ADC_SSMUX0_MUX28_bit at ADC0_SSMUX0.B8;
    const register unsigned short int ADC_SSMUX0_MUX29 = 9;
    sbit  ADC_SSMUX0_MUX29_bit at ADC0_SSMUX0.B9;
    const register unsigned short int ADC_SSMUX0_MUX210 = 10;
    sbit  ADC_SSMUX0_MUX210_bit at ADC0_SSMUX0.B10;
    const register unsigned short int ADC_SSMUX0_MUX211 = 11;
    sbit  ADC_SSMUX0_MUX211_bit at ADC0_SSMUX0.B11;
    const register unsigned short int ADC_SSMUX0_MUX312 = 12;
    sbit  ADC_SSMUX0_MUX312_bit at ADC0_SSMUX0.B12;
    const register unsigned short int ADC_SSMUX0_MUX313 = 13;
    sbit  ADC_SSMUX0_MUX313_bit at ADC0_SSMUX0.B13;
    const register unsigned short int ADC_SSMUX0_MUX314 = 14;
    sbit  ADC_SSMUX0_MUX314_bit at ADC0_SSMUX0.B14;
    const register unsigned short int ADC_SSMUX0_MUX315 = 15;
    sbit  ADC_SSMUX0_MUX315_bit at ADC0_SSMUX0.B15;
    const register unsigned short int ADC_SSMUX0_MUX416 = 16;
    sbit  ADC_SSMUX0_MUX416_bit at ADC0_SSMUX0.B16;
    const register unsigned short int ADC_SSMUX0_MUX417 = 17;
    sbit  ADC_SSMUX0_MUX417_bit at ADC0_SSMUX0.B17;
    const register unsigned short int ADC_SSMUX0_MUX418 = 18;
    sbit  ADC_SSMUX0_MUX418_bit at ADC0_SSMUX0.B18;
    const register unsigned short int ADC_SSMUX0_MUX419 = 19;
    sbit  ADC_SSMUX0_MUX419_bit at ADC0_SSMUX0.B19;
    const register unsigned short int ADC_SSMUX0_MUX520 = 20;
    sbit  ADC_SSMUX0_MUX520_bit at ADC0_SSMUX0.B20;
    const register unsigned short int ADC_SSMUX0_MUX521 = 21;
    sbit  ADC_SSMUX0_MUX521_bit at ADC0_SSMUX0.B21;
    const register unsigned short int ADC_SSMUX0_MUX522 = 22;
    sbit  ADC_SSMUX0_MUX522_bit at ADC0_SSMUX0.B22;
    const register unsigned short int ADC_SSMUX0_MUX523 = 23;
    sbit  ADC_SSMUX0_MUX523_bit at ADC0_SSMUX0.B23;
    const register unsigned short int ADC_SSMUX0_MUX624 = 24;
    sbit  ADC_SSMUX0_MUX624_bit at ADC0_SSMUX0.B24;
    const register unsigned short int ADC_SSMUX0_MUX625 = 25;
    sbit  ADC_SSMUX0_MUX625_bit at ADC0_SSMUX0.B25;
    const register unsigned short int ADC_SSMUX0_MUX626 = 26;
    sbit  ADC_SSMUX0_MUX626_bit at ADC0_SSMUX0.B26;
    const register unsigned short int ADC_SSMUX0_MUX627 = 27;
    sbit  ADC_SSMUX0_MUX627_bit at ADC0_SSMUX0.B27;
    const register unsigned short int ADC_SSMUX0_MUX728 = 28;
    sbit  ADC_SSMUX0_MUX728_bit at ADC0_SSMUX0.B28;
    const register unsigned short int ADC_SSMUX0_MUX729 = 29;
    sbit  ADC_SSMUX0_MUX729_bit at ADC0_SSMUX0.B29;
    const register unsigned short int ADC_SSMUX0_MUX730 = 30;
    sbit  ADC_SSMUX0_MUX730_bit at ADC0_SSMUX0.B30;
    const register unsigned short int ADC_SSMUX0_MUX731 = 31;
    sbit  ADC_SSMUX0_MUX731_bit at ADC0_SSMUX0.B31;

sfr unsigned long   volatile ADC0_SSCTL0          absolute 0x40038044;
    const register unsigned short int ADC_SSCTL0_D0 = 0;
    sbit  ADC_SSCTL0_D0_bit at ADC0_SSCTL0.B0;
    const register unsigned short int ADC_SSCTL0_END0 = 1;
    sbit  ADC_SSCTL0_END0_bit at ADC0_SSCTL0.B1;
    const register unsigned short int ADC_SSCTL0_IE0 = 2;
    sbit  ADC_SSCTL0_IE0_bit at ADC0_SSCTL0.B2;
    const register unsigned short int ADC_SSCTL0_TS0 = 3;
    sbit  ADC_SSCTL0_TS0_bit at ADC0_SSCTL0.B3;
    const register unsigned short int ADC_SSCTL0_D1 = 4;
    sbit  ADC_SSCTL0_D1_bit at ADC0_SSCTL0.B4;
    const register unsigned short int ADC_SSCTL0_END1 = 5;
    sbit  ADC_SSCTL0_END1_bit at ADC0_SSCTL0.B5;
    const register unsigned short int ADC_SSCTL0_IE1 = 6;
    sbit  ADC_SSCTL0_IE1_bit at ADC0_SSCTL0.B6;
    const register unsigned short int ADC_SSCTL0_TS1 = 7;
    sbit  ADC_SSCTL0_TS1_bit at ADC0_SSCTL0.B7;
    const register unsigned short int ADC_SSCTL0_D2 = 8;
    sbit  ADC_SSCTL0_D2_bit at ADC0_SSCTL0.B8;
    const register unsigned short int ADC_SSCTL0_END2 = 9;
    sbit  ADC_SSCTL0_END2_bit at ADC0_SSCTL0.B9;
    const register unsigned short int ADC_SSCTL0_IE2 = 10;
    sbit  ADC_SSCTL0_IE2_bit at ADC0_SSCTL0.B10;
    const register unsigned short int ADC_SSCTL0_TS2 = 11;
    sbit  ADC_SSCTL0_TS2_bit at ADC0_SSCTL0.B11;
    const register unsigned short int ADC_SSCTL0_D3 = 12;
    sbit  ADC_SSCTL0_D3_bit at ADC0_SSCTL0.B12;
    const register unsigned short int ADC_SSCTL0_END3 = 13;
    sbit  ADC_SSCTL0_END3_bit at ADC0_SSCTL0.B13;
    const register unsigned short int ADC_SSCTL0_IE3 = 14;
    sbit  ADC_SSCTL0_IE3_bit at ADC0_SSCTL0.B14;
    const register unsigned short int ADC_SSCTL0_TS3 = 15;
    sbit  ADC_SSCTL0_TS3_bit at ADC0_SSCTL0.B15;
    const register unsigned short int ADC_SSCTL0_D4 = 16;
    sbit  ADC_SSCTL0_D4_bit at ADC0_SSCTL0.B16;
    const register unsigned short int ADC_SSCTL0_END4 = 17;
    sbit  ADC_SSCTL0_END4_bit at ADC0_SSCTL0.B17;
    const register unsigned short int ADC_SSCTL0_IE4 = 18;
    sbit  ADC_SSCTL0_IE4_bit at ADC0_SSCTL0.B18;
    const register unsigned short int ADC_SSCTL0_TS4 = 19;
    sbit  ADC_SSCTL0_TS4_bit at ADC0_SSCTL0.B19;
    const register unsigned short int ADC_SSCTL0_D5 = 20;
    sbit  ADC_SSCTL0_D5_bit at ADC0_SSCTL0.B20;
    const register unsigned short int ADC_SSCTL0_END5 = 21;
    sbit  ADC_SSCTL0_END5_bit at ADC0_SSCTL0.B21;
    const register unsigned short int ADC_SSCTL0_IE5 = 22;
    sbit  ADC_SSCTL0_IE5_bit at ADC0_SSCTL0.B22;
    const register unsigned short int ADC_SSCTL0_TS5 = 23;
    sbit  ADC_SSCTL0_TS5_bit at ADC0_SSCTL0.B23;
    const register unsigned short int ADC_SSCTL0_D6 = 24;
    sbit  ADC_SSCTL0_D6_bit at ADC0_SSCTL0.B24;
    const register unsigned short int ADC_SSCTL0_END6 = 25;
    sbit  ADC_SSCTL0_END6_bit at ADC0_SSCTL0.B25;
    const register unsigned short int ADC_SSCTL0_IE6 = 26;
    sbit  ADC_SSCTL0_IE6_bit at ADC0_SSCTL0.B26;
    const register unsigned short int ADC_SSCTL0_TS6 = 27;
    sbit  ADC_SSCTL0_TS6_bit at ADC0_SSCTL0.B27;
    const register unsigned short int ADC_SSCTL0_D7 = 28;
    sbit  ADC_SSCTL0_D7_bit at ADC0_SSCTL0.B28;
    const register unsigned short int ADC_SSCTL0_END7 = 29;
    sbit  ADC_SSCTL0_END7_bit at ADC0_SSCTL0.B29;
    const register unsigned short int ADC_SSCTL0_IE7 = 30;
    sbit  ADC_SSCTL0_IE7_bit at ADC0_SSCTL0.B30;
    const register unsigned short int ADC_SSCTL0_TS7 = 31;
    sbit  ADC_SSCTL0_TS7_bit at ADC0_SSCTL0.B31;

sfr unsigned long   volatile ADC0_SSFIFO0         absolute 0x40038048;
    const register unsigned short int ADC_SSFIFO0_DATA0 = 0;
    sbit  ADC_SSFIFO0_DATA0_bit at ADC0_SSFIFO0.B0;
    const register unsigned short int ADC_SSFIFO0_DATA1 = 1;
    sbit  ADC_SSFIFO0_DATA1_bit at ADC0_SSFIFO0.B1;
    const register unsigned short int ADC_SSFIFO0_DATA2 = 2;
    sbit  ADC_SSFIFO0_DATA2_bit at ADC0_SSFIFO0.B2;
    const register unsigned short int ADC_SSFIFO0_DATA3 = 3;
    sbit  ADC_SSFIFO0_DATA3_bit at ADC0_SSFIFO0.B3;
    const register unsigned short int ADC_SSFIFO0_DATA4 = 4;
    sbit  ADC_SSFIFO0_DATA4_bit at ADC0_SSFIFO0.B4;
    const register unsigned short int ADC_SSFIFO0_DATA5 = 5;
    sbit  ADC_SSFIFO0_DATA5_bit at ADC0_SSFIFO0.B5;
    const register unsigned short int ADC_SSFIFO0_DATA6 = 6;
    sbit  ADC_SSFIFO0_DATA6_bit at ADC0_SSFIFO0.B6;
    const register unsigned short int ADC_SSFIFO0_DATA7 = 7;
    sbit  ADC_SSFIFO0_DATA7_bit at ADC0_SSFIFO0.B7;
    const register unsigned short int ADC_SSFIFO0_DATA8 = 8;
    sbit  ADC_SSFIFO0_DATA8_bit at ADC0_SSFIFO0.B8;
    const register unsigned short int ADC_SSFIFO0_DATA9 = 9;
    sbit  ADC_SSFIFO0_DATA9_bit at ADC0_SSFIFO0.B9;
    const register unsigned short int ADC_SSFIFO0_DATA10 = 10;
    sbit  ADC_SSFIFO0_DATA10_bit at ADC0_SSFIFO0.B10;
    const register unsigned short int ADC_SSFIFO0_DATA11 = 11;
    sbit  ADC_SSFIFO0_DATA11_bit at ADC0_SSFIFO0.B11;

sfr unsigned long   volatile ADC0_SSFSTAT0        absolute 0x4003804C;
    const register unsigned short int ADC_SSFSTAT0_TPTR0 = 0;
    sbit  ADC_SSFSTAT0_TPTR0_bit at ADC0_SSFSTAT0.B0;
    const register unsigned short int ADC_SSFSTAT0_TPTR1 = 1;
    sbit  ADC_SSFSTAT0_TPTR1_bit at ADC0_SSFSTAT0.B1;
    const register unsigned short int ADC_SSFSTAT0_TPTR2 = 2;
    sbit  ADC_SSFSTAT0_TPTR2_bit at ADC0_SSFSTAT0.B2;
    const register unsigned short int ADC_SSFSTAT0_TPTR3 = 3;
    sbit  ADC_SSFSTAT0_TPTR3_bit at ADC0_SSFSTAT0.B3;
    const register unsigned short int ADC_SSFSTAT0_HPTR4 = 4;
    sbit  ADC_SSFSTAT0_HPTR4_bit at ADC0_SSFSTAT0.B4;
    const register unsigned short int ADC_SSFSTAT0_HPTR5 = 5;
    sbit  ADC_SSFSTAT0_HPTR5_bit at ADC0_SSFSTAT0.B5;
    const register unsigned short int ADC_SSFSTAT0_HPTR6 = 6;
    sbit  ADC_SSFSTAT0_HPTR6_bit at ADC0_SSFSTAT0.B6;
    const register unsigned short int ADC_SSFSTAT0_HPTR7 = 7;
    sbit  ADC_SSFSTAT0_HPTR7_bit at ADC0_SSFSTAT0.B7;
    const register unsigned short int ADC_SSFSTAT0_EMPTY = 8;
    sbit  ADC_SSFSTAT0_EMPTY_bit at ADC0_SSFSTAT0.B8;
    const register unsigned short int ADC_SSFSTAT0_FULL = 12;
    sbit  ADC_SSFSTAT0_FULL_bit at ADC0_SSFSTAT0.B12;

sfr unsigned long   volatile ADC0_SSOP0           absolute 0x40038050;
    const register unsigned short int ADC_SSOP0_S0DCOP = 0;
    sbit  ADC_SSOP0_S0DCOP_bit at ADC0_SSOP0.B0;
    const register unsigned short int ADC_SSOP0_S1DCOP = 4;
    sbit  ADC_SSOP0_S1DCOP_bit at ADC0_SSOP0.B4;
    const register unsigned short int ADC_SSOP0_S2DCOP = 8;
    sbit  ADC_SSOP0_S2DCOP_bit at ADC0_SSOP0.B8;
    const register unsigned short int ADC_SSOP0_S3DCOP = 12;
    sbit  ADC_SSOP0_S3DCOP_bit at ADC0_SSOP0.B12;
    const register unsigned short int ADC_SSOP0_S4DCOP = 16;
    sbit  ADC_SSOP0_S4DCOP_bit at ADC0_SSOP0.B16;
    const register unsigned short int ADC_SSOP0_S5DCOP = 20;
    sbit  ADC_SSOP0_S5DCOP_bit at ADC0_SSOP0.B20;
    const register unsigned short int ADC_SSOP0_S6DCOP = 24;
    sbit  ADC_SSOP0_S6DCOP_bit at ADC0_SSOP0.B24;
    const register unsigned short int ADC_SSOP0_S7DCOP = 28;
    sbit  ADC_SSOP0_S7DCOP_bit at ADC0_SSOP0.B28;

sfr unsigned long   volatile ADC0_SSDC0           absolute 0x40038054;
    const register unsigned short int ADC_SSDC0_S0DCSEL0 = 0;
    sbit  ADC_SSDC0_S0DCSEL0_bit at ADC0_SSDC0.B0;
    const register unsigned short int ADC_SSDC0_S0DCSEL1 = 1;
    sbit  ADC_SSDC0_S0DCSEL1_bit at ADC0_SSDC0.B1;
    const register unsigned short int ADC_SSDC0_S0DCSEL2 = 2;
    sbit  ADC_SSDC0_S0DCSEL2_bit at ADC0_SSDC0.B2;
    const register unsigned short int ADC_SSDC0_S0DCSEL3 = 3;
    sbit  ADC_SSDC0_S0DCSEL3_bit at ADC0_SSDC0.B3;
    const register unsigned short int ADC_SSDC0_S1DCSEL4 = 4;
    sbit  ADC_SSDC0_S1DCSEL4_bit at ADC0_SSDC0.B4;
    const register unsigned short int ADC_SSDC0_S1DCSEL5 = 5;
    sbit  ADC_SSDC0_S1DCSEL5_bit at ADC0_SSDC0.B5;
    const register unsigned short int ADC_SSDC0_S1DCSEL6 = 6;
    sbit  ADC_SSDC0_S1DCSEL6_bit at ADC0_SSDC0.B6;
    const register unsigned short int ADC_SSDC0_S1DCSEL7 = 7;
    sbit  ADC_SSDC0_S1DCSEL7_bit at ADC0_SSDC0.B7;
    const register unsigned short int ADC_SSDC0_S2DCSEL8 = 8;
    sbit  ADC_SSDC0_S2DCSEL8_bit at ADC0_SSDC0.B8;
    const register unsigned short int ADC_SSDC0_S2DCSEL9 = 9;
    sbit  ADC_SSDC0_S2DCSEL9_bit at ADC0_SSDC0.B9;
    const register unsigned short int ADC_SSDC0_S2DCSEL10 = 10;
    sbit  ADC_SSDC0_S2DCSEL10_bit at ADC0_SSDC0.B10;
    const register unsigned short int ADC_SSDC0_S2DCSEL11 = 11;
    sbit  ADC_SSDC0_S2DCSEL11_bit at ADC0_SSDC0.B11;
    const register unsigned short int ADC_SSDC0_S3DCSEL12 = 12;
    sbit  ADC_SSDC0_S3DCSEL12_bit at ADC0_SSDC0.B12;
    const register unsigned short int ADC_SSDC0_S3DCSEL13 = 13;
    sbit  ADC_SSDC0_S3DCSEL13_bit at ADC0_SSDC0.B13;
    const register unsigned short int ADC_SSDC0_S3DCSEL14 = 14;
    sbit  ADC_SSDC0_S3DCSEL14_bit at ADC0_SSDC0.B14;
    const register unsigned short int ADC_SSDC0_S3DCSEL15 = 15;
    sbit  ADC_SSDC0_S3DCSEL15_bit at ADC0_SSDC0.B15;
    const register unsigned short int ADC_SSDC0_S4DCSEL16 = 16;
    sbit  ADC_SSDC0_S4DCSEL16_bit at ADC0_SSDC0.B16;
    const register unsigned short int ADC_SSDC0_S4DCSEL17 = 17;
    sbit  ADC_SSDC0_S4DCSEL17_bit at ADC0_SSDC0.B17;
    const register unsigned short int ADC_SSDC0_S4DCSEL18 = 18;
    sbit  ADC_SSDC0_S4DCSEL18_bit at ADC0_SSDC0.B18;
    const register unsigned short int ADC_SSDC0_S4DCSEL19 = 19;
    sbit  ADC_SSDC0_S4DCSEL19_bit at ADC0_SSDC0.B19;
    const register unsigned short int ADC_SSDC0_S5DCSEL20 = 20;
    sbit  ADC_SSDC0_S5DCSEL20_bit at ADC0_SSDC0.B20;
    const register unsigned short int ADC_SSDC0_S5DCSEL21 = 21;
    sbit  ADC_SSDC0_S5DCSEL21_bit at ADC0_SSDC0.B21;
    const register unsigned short int ADC_SSDC0_S5DCSEL22 = 22;
    sbit  ADC_SSDC0_S5DCSEL22_bit at ADC0_SSDC0.B22;
    const register unsigned short int ADC_SSDC0_S5DCSEL23 = 23;
    sbit  ADC_SSDC0_S5DCSEL23_bit at ADC0_SSDC0.B23;
    const register unsigned short int ADC_SSDC0_S6DCSEL24 = 24;
    sbit  ADC_SSDC0_S6DCSEL24_bit at ADC0_SSDC0.B24;
    const register unsigned short int ADC_SSDC0_S6DCSEL25 = 25;
    sbit  ADC_SSDC0_S6DCSEL25_bit at ADC0_SSDC0.B25;
    const register unsigned short int ADC_SSDC0_S6DCSEL26 = 26;
    sbit  ADC_SSDC0_S6DCSEL26_bit at ADC0_SSDC0.B26;
    const register unsigned short int ADC_SSDC0_S6DCSEL27 = 27;
    sbit  ADC_SSDC0_S6DCSEL27_bit at ADC0_SSDC0.B27;
    const register unsigned short int ADC_SSDC0_S7DCSEL28 = 28;
    sbit  ADC_SSDC0_S7DCSEL28_bit at ADC0_SSDC0.B28;
    const register unsigned short int ADC_SSDC0_S7DCSEL29 = 29;
    sbit  ADC_SSDC0_S7DCSEL29_bit at ADC0_SSDC0.B29;
    const register unsigned short int ADC_SSDC0_S7DCSEL30 = 30;
    sbit  ADC_SSDC0_S7DCSEL30_bit at ADC0_SSDC0.B30;
    const register unsigned short int ADC_SSDC0_S7DCSEL31 = 31;
    sbit  ADC_SSDC0_S7DCSEL31_bit at ADC0_SSDC0.B31;

sfr unsigned long   volatile ADC0_SSEMUX0         absolute 0x40038058;
    const register unsigned short int ADC_SSEMUX0_EMUX0 = 0;
    sbit  ADC_SSEMUX0_EMUX0_bit at ADC0_SSEMUX0.B0;
    const register unsigned short int ADC_SSEMUX0_EMUX1 = 4;
    sbit  ADC_SSEMUX0_EMUX1_bit at ADC0_SSEMUX0.B4;
    const register unsigned short int ADC_SSEMUX0_EMUX2 = 8;
    sbit  ADC_SSEMUX0_EMUX2_bit at ADC0_SSEMUX0.B8;
    const register unsigned short int ADC_SSEMUX0_EMUX3 = 12;
    sbit  ADC_SSEMUX0_EMUX3_bit at ADC0_SSEMUX0.B12;
    const register unsigned short int ADC_SSEMUX0_EMUX4 = 16;
    sbit  ADC_SSEMUX0_EMUX4_bit at ADC0_SSEMUX0.B16;
    const register unsigned short int ADC_SSEMUX0_EMUX5 = 20;
    sbit  ADC_SSEMUX0_EMUX5_bit at ADC0_SSEMUX0.B20;
    const register unsigned short int ADC_SSEMUX0_EMUX6 = 24;
    sbit  ADC_SSEMUX0_EMUX6_bit at ADC0_SSEMUX0.B24;
    const register unsigned short int ADC_SSEMUX0_EMUX7 = 28;
    sbit  ADC_SSEMUX0_EMUX7_bit at ADC0_SSEMUX0.B28;

sfr unsigned long   volatile ADC0_SSTSH0          absolute 0x4003805C;
    const register unsigned short int ADC_SSTSH0_TSH00 = 0;
    sbit  ADC_SSTSH0_TSH00_bit at ADC0_SSTSH0.B0;
    const register unsigned short int ADC_SSTSH0_TSH01 = 1;
    sbit  ADC_SSTSH0_TSH01_bit at ADC0_SSTSH0.B1;
    const register unsigned short int ADC_SSTSH0_TSH02 = 2;
    sbit  ADC_SSTSH0_TSH02_bit at ADC0_SSTSH0.B2;
    const register unsigned short int ADC_SSTSH0_TSH03 = 3;
    sbit  ADC_SSTSH0_TSH03_bit at ADC0_SSTSH0.B3;
    const register unsigned short int ADC_SSTSH0_TSH14 = 4;
    sbit  ADC_SSTSH0_TSH14_bit at ADC0_SSTSH0.B4;
    const register unsigned short int ADC_SSTSH0_TSH15 = 5;
    sbit  ADC_SSTSH0_TSH15_bit at ADC0_SSTSH0.B5;
    const register unsigned short int ADC_SSTSH0_TSH16 = 6;
    sbit  ADC_SSTSH0_TSH16_bit at ADC0_SSTSH0.B6;
    const register unsigned short int ADC_SSTSH0_TSH17 = 7;
    sbit  ADC_SSTSH0_TSH17_bit at ADC0_SSTSH0.B7;
    const register unsigned short int ADC_SSTSH0_TSH28 = 8;
    sbit  ADC_SSTSH0_TSH28_bit at ADC0_SSTSH0.B8;
    const register unsigned short int ADC_SSTSH0_TSH29 = 9;
    sbit  ADC_SSTSH0_TSH29_bit at ADC0_SSTSH0.B9;
    const register unsigned short int ADC_SSTSH0_TSH210 = 10;
    sbit  ADC_SSTSH0_TSH210_bit at ADC0_SSTSH0.B10;
    const register unsigned short int ADC_SSTSH0_TSH211 = 11;
    sbit  ADC_SSTSH0_TSH211_bit at ADC0_SSTSH0.B11;
    const register unsigned short int ADC_SSTSH0_TSH312 = 12;
    sbit  ADC_SSTSH0_TSH312_bit at ADC0_SSTSH0.B12;
    const register unsigned short int ADC_SSTSH0_TSH313 = 13;
    sbit  ADC_SSTSH0_TSH313_bit at ADC0_SSTSH0.B13;
    const register unsigned short int ADC_SSTSH0_TSH314 = 14;
    sbit  ADC_SSTSH0_TSH314_bit at ADC0_SSTSH0.B14;
    const register unsigned short int ADC_SSTSH0_TSH315 = 15;
    sbit  ADC_SSTSH0_TSH315_bit at ADC0_SSTSH0.B15;
    const register unsigned short int ADC_SSTSH0_TSH416 = 16;
    sbit  ADC_SSTSH0_TSH416_bit at ADC0_SSTSH0.B16;
    const register unsigned short int ADC_SSTSH0_TSH417 = 17;
    sbit  ADC_SSTSH0_TSH417_bit at ADC0_SSTSH0.B17;
    const register unsigned short int ADC_SSTSH0_TSH418 = 18;
    sbit  ADC_SSTSH0_TSH418_bit at ADC0_SSTSH0.B18;
    const register unsigned short int ADC_SSTSH0_TSH419 = 19;
    sbit  ADC_SSTSH0_TSH419_bit at ADC0_SSTSH0.B19;
    const register unsigned short int ADC_SSTSH0_TSH520 = 20;
    sbit  ADC_SSTSH0_TSH520_bit at ADC0_SSTSH0.B20;
    const register unsigned short int ADC_SSTSH0_TSH521 = 21;
    sbit  ADC_SSTSH0_TSH521_bit at ADC0_SSTSH0.B21;
    const register unsigned short int ADC_SSTSH0_TSH522 = 22;
    sbit  ADC_SSTSH0_TSH522_bit at ADC0_SSTSH0.B22;
    const register unsigned short int ADC_SSTSH0_TSH523 = 23;
    sbit  ADC_SSTSH0_TSH523_bit at ADC0_SSTSH0.B23;
    const register unsigned short int ADC_SSTSH0_TSH624 = 24;
    sbit  ADC_SSTSH0_TSH624_bit at ADC0_SSTSH0.B24;
    const register unsigned short int ADC_SSTSH0_TSH625 = 25;
    sbit  ADC_SSTSH0_TSH625_bit at ADC0_SSTSH0.B25;
    const register unsigned short int ADC_SSTSH0_TSH626 = 26;
    sbit  ADC_SSTSH0_TSH626_bit at ADC0_SSTSH0.B26;
    const register unsigned short int ADC_SSTSH0_TSH627 = 27;
    sbit  ADC_SSTSH0_TSH627_bit at ADC0_SSTSH0.B27;
    const register unsigned short int ADC_SSTSH0_TSH728 = 28;
    sbit  ADC_SSTSH0_TSH728_bit at ADC0_SSTSH0.B28;
    const register unsigned short int ADC_SSTSH0_TSH729 = 29;
    sbit  ADC_SSTSH0_TSH729_bit at ADC0_SSTSH0.B29;
    const register unsigned short int ADC_SSTSH0_TSH730 = 30;
    sbit  ADC_SSTSH0_TSH730_bit at ADC0_SSTSH0.B30;
    const register unsigned short int ADC_SSTSH0_TSH731 = 31;
    sbit  ADC_SSTSH0_TSH731_bit at ADC0_SSTSH0.B31;

sfr unsigned long   volatile ADC0_SSMUX1          absolute 0x40038060;
    const register unsigned short int ADC_SSMUX1_MUX00 = 0;
    sbit  ADC_SSMUX1_MUX00_bit at ADC0_SSMUX1.B0;
    const register unsigned short int ADC_SSMUX1_MUX01 = 1;
    sbit  ADC_SSMUX1_MUX01_bit at ADC0_SSMUX1.B1;
    const register unsigned short int ADC_SSMUX1_MUX02 = 2;
    sbit  ADC_SSMUX1_MUX02_bit at ADC0_SSMUX1.B2;
    const register unsigned short int ADC_SSMUX1_MUX03 = 3;
    sbit  ADC_SSMUX1_MUX03_bit at ADC0_SSMUX1.B3;
    const register unsigned short int ADC_SSMUX1_MUX14 = 4;
    sbit  ADC_SSMUX1_MUX14_bit at ADC0_SSMUX1.B4;
    const register unsigned short int ADC_SSMUX1_MUX15 = 5;
    sbit  ADC_SSMUX1_MUX15_bit at ADC0_SSMUX1.B5;
    const register unsigned short int ADC_SSMUX1_MUX16 = 6;
    sbit  ADC_SSMUX1_MUX16_bit at ADC0_SSMUX1.B6;
    const register unsigned short int ADC_SSMUX1_MUX17 = 7;
    sbit  ADC_SSMUX1_MUX17_bit at ADC0_SSMUX1.B7;
    const register unsigned short int ADC_SSMUX1_MUX28 = 8;
    sbit  ADC_SSMUX1_MUX28_bit at ADC0_SSMUX1.B8;
    const register unsigned short int ADC_SSMUX1_MUX29 = 9;
    sbit  ADC_SSMUX1_MUX29_bit at ADC0_SSMUX1.B9;
    const register unsigned short int ADC_SSMUX1_MUX210 = 10;
    sbit  ADC_SSMUX1_MUX210_bit at ADC0_SSMUX1.B10;
    const register unsigned short int ADC_SSMUX1_MUX211 = 11;
    sbit  ADC_SSMUX1_MUX211_bit at ADC0_SSMUX1.B11;
    const register unsigned short int ADC_SSMUX1_MUX312 = 12;
    sbit  ADC_SSMUX1_MUX312_bit at ADC0_SSMUX1.B12;
    const register unsigned short int ADC_SSMUX1_MUX313 = 13;
    sbit  ADC_SSMUX1_MUX313_bit at ADC0_SSMUX1.B13;
    const register unsigned short int ADC_SSMUX1_MUX314 = 14;
    sbit  ADC_SSMUX1_MUX314_bit at ADC0_SSMUX1.B14;
    const register unsigned short int ADC_SSMUX1_MUX315 = 15;
    sbit  ADC_SSMUX1_MUX315_bit at ADC0_SSMUX1.B15;

sfr unsigned long   volatile ADC0_SSCTL1          absolute 0x40038064;
    const register unsigned short int ADC_SSCTL1_D0 = 0;
    sbit  ADC_SSCTL1_D0_bit at ADC0_SSCTL1.B0;
    const register unsigned short int ADC_SSCTL1_END0 = 1;
    sbit  ADC_SSCTL1_END0_bit at ADC0_SSCTL1.B1;
    const register unsigned short int ADC_SSCTL1_IE0 = 2;
    sbit  ADC_SSCTL1_IE0_bit at ADC0_SSCTL1.B2;
    const register unsigned short int ADC_SSCTL1_TS0 = 3;
    sbit  ADC_SSCTL1_TS0_bit at ADC0_SSCTL1.B3;
    const register unsigned short int ADC_SSCTL1_D1 = 4;
    sbit  ADC_SSCTL1_D1_bit at ADC0_SSCTL1.B4;
    const register unsigned short int ADC_SSCTL1_END1 = 5;
    sbit  ADC_SSCTL1_END1_bit at ADC0_SSCTL1.B5;
    const register unsigned short int ADC_SSCTL1_IE1 = 6;
    sbit  ADC_SSCTL1_IE1_bit at ADC0_SSCTL1.B6;
    const register unsigned short int ADC_SSCTL1_TS1 = 7;
    sbit  ADC_SSCTL1_TS1_bit at ADC0_SSCTL1.B7;
    const register unsigned short int ADC_SSCTL1_D2 = 8;
    sbit  ADC_SSCTL1_D2_bit at ADC0_SSCTL1.B8;
    const register unsigned short int ADC_SSCTL1_END2 = 9;
    sbit  ADC_SSCTL1_END2_bit at ADC0_SSCTL1.B9;
    const register unsigned short int ADC_SSCTL1_IE2 = 10;
    sbit  ADC_SSCTL1_IE2_bit at ADC0_SSCTL1.B10;
    const register unsigned short int ADC_SSCTL1_TS2 = 11;
    sbit  ADC_SSCTL1_TS2_bit at ADC0_SSCTL1.B11;
    const register unsigned short int ADC_SSCTL1_D3 = 12;
    sbit  ADC_SSCTL1_D3_bit at ADC0_SSCTL1.B12;
    const register unsigned short int ADC_SSCTL1_END3 = 13;
    sbit  ADC_SSCTL1_END3_bit at ADC0_SSCTL1.B13;
    const register unsigned short int ADC_SSCTL1_IE3 = 14;
    sbit  ADC_SSCTL1_IE3_bit at ADC0_SSCTL1.B14;
    const register unsigned short int ADC_SSCTL1_TS3 = 15;
    sbit  ADC_SSCTL1_TS3_bit at ADC0_SSCTL1.B15;

sfr unsigned long   volatile ADC0_SSFIFO1         absolute 0x40038068;
    const register unsigned short int ADC_SSFIFO1_DATA0 = 0;
    sbit  ADC_SSFIFO1_DATA0_bit at ADC0_SSFIFO1.B0;
    const register unsigned short int ADC_SSFIFO1_DATA1 = 1;
    sbit  ADC_SSFIFO1_DATA1_bit at ADC0_SSFIFO1.B1;
    const register unsigned short int ADC_SSFIFO1_DATA2 = 2;
    sbit  ADC_SSFIFO1_DATA2_bit at ADC0_SSFIFO1.B2;
    const register unsigned short int ADC_SSFIFO1_DATA3 = 3;
    sbit  ADC_SSFIFO1_DATA3_bit at ADC0_SSFIFO1.B3;
    const register unsigned short int ADC_SSFIFO1_DATA4 = 4;
    sbit  ADC_SSFIFO1_DATA4_bit at ADC0_SSFIFO1.B4;
    const register unsigned short int ADC_SSFIFO1_DATA5 = 5;
    sbit  ADC_SSFIFO1_DATA5_bit at ADC0_SSFIFO1.B5;
    const register unsigned short int ADC_SSFIFO1_DATA6 = 6;
    sbit  ADC_SSFIFO1_DATA6_bit at ADC0_SSFIFO1.B6;
    const register unsigned short int ADC_SSFIFO1_DATA7 = 7;
    sbit  ADC_SSFIFO1_DATA7_bit at ADC0_SSFIFO1.B7;
    const register unsigned short int ADC_SSFIFO1_DATA8 = 8;
    sbit  ADC_SSFIFO1_DATA8_bit at ADC0_SSFIFO1.B8;
    const register unsigned short int ADC_SSFIFO1_DATA9 = 9;
    sbit  ADC_SSFIFO1_DATA9_bit at ADC0_SSFIFO1.B9;
    const register unsigned short int ADC_SSFIFO1_DATA10 = 10;
    sbit  ADC_SSFIFO1_DATA10_bit at ADC0_SSFIFO1.B10;
    const register unsigned short int ADC_SSFIFO1_DATA11 = 11;
    sbit  ADC_SSFIFO1_DATA11_bit at ADC0_SSFIFO1.B11;

sfr unsigned long   volatile ADC0_SSFSTAT1        absolute 0x4003806C;
    const register unsigned short int ADC_SSFSTAT1_TPTR0 = 0;
    sbit  ADC_SSFSTAT1_TPTR0_bit at ADC0_SSFSTAT1.B0;
    const register unsigned short int ADC_SSFSTAT1_TPTR1 = 1;
    sbit  ADC_SSFSTAT1_TPTR1_bit at ADC0_SSFSTAT1.B1;
    const register unsigned short int ADC_SSFSTAT1_TPTR2 = 2;
    sbit  ADC_SSFSTAT1_TPTR2_bit at ADC0_SSFSTAT1.B2;
    const register unsigned short int ADC_SSFSTAT1_TPTR3 = 3;
    sbit  ADC_SSFSTAT1_TPTR3_bit at ADC0_SSFSTAT1.B3;
    const register unsigned short int ADC_SSFSTAT1_HPTR4 = 4;
    sbit  ADC_SSFSTAT1_HPTR4_bit at ADC0_SSFSTAT1.B4;
    const register unsigned short int ADC_SSFSTAT1_HPTR5 = 5;
    sbit  ADC_SSFSTAT1_HPTR5_bit at ADC0_SSFSTAT1.B5;
    const register unsigned short int ADC_SSFSTAT1_HPTR6 = 6;
    sbit  ADC_SSFSTAT1_HPTR6_bit at ADC0_SSFSTAT1.B6;
    const register unsigned short int ADC_SSFSTAT1_HPTR7 = 7;
    sbit  ADC_SSFSTAT1_HPTR7_bit at ADC0_SSFSTAT1.B7;
    const register unsigned short int ADC_SSFSTAT1_EMPTY = 8;
    sbit  ADC_SSFSTAT1_EMPTY_bit at ADC0_SSFSTAT1.B8;
    const register unsigned short int ADC_SSFSTAT1_FULL = 12;
    sbit  ADC_SSFSTAT1_FULL_bit at ADC0_SSFSTAT1.B12;

sfr unsigned long   volatile ADC0_SSOP1           absolute 0x40038070;
    const register unsigned short int ADC_SSOP1_S0DCOP = 0;
    sbit  ADC_SSOP1_S0DCOP_bit at ADC0_SSOP1.B0;
    const register unsigned short int ADC_SSOP1_S1DCOP = 4;
    sbit  ADC_SSOP1_S1DCOP_bit at ADC0_SSOP1.B4;
    const register unsigned short int ADC_SSOP1_S2DCOP = 8;
    sbit  ADC_SSOP1_S2DCOP_bit at ADC0_SSOP1.B8;
    const register unsigned short int ADC_SSOP1_S3DCOP = 12;
    sbit  ADC_SSOP1_S3DCOP_bit at ADC0_SSOP1.B12;

sfr unsigned long   volatile ADC0_SSDC1           absolute 0x40038074;
    const register unsigned short int ADC_SSDC1_S0DCSEL0 = 0;
    sbit  ADC_SSDC1_S0DCSEL0_bit at ADC0_SSDC1.B0;
    const register unsigned short int ADC_SSDC1_S0DCSEL1 = 1;
    sbit  ADC_SSDC1_S0DCSEL1_bit at ADC0_SSDC1.B1;
    const register unsigned short int ADC_SSDC1_S0DCSEL2 = 2;
    sbit  ADC_SSDC1_S0DCSEL2_bit at ADC0_SSDC1.B2;
    const register unsigned short int ADC_SSDC1_S0DCSEL3 = 3;
    sbit  ADC_SSDC1_S0DCSEL3_bit at ADC0_SSDC1.B3;
    const register unsigned short int ADC_SSDC1_S1DCSEL4 = 4;
    sbit  ADC_SSDC1_S1DCSEL4_bit at ADC0_SSDC1.B4;
    const register unsigned short int ADC_SSDC1_S1DCSEL5 = 5;
    sbit  ADC_SSDC1_S1DCSEL5_bit at ADC0_SSDC1.B5;
    const register unsigned short int ADC_SSDC1_S1DCSEL6 = 6;
    sbit  ADC_SSDC1_S1DCSEL6_bit at ADC0_SSDC1.B6;
    const register unsigned short int ADC_SSDC1_S1DCSEL7 = 7;
    sbit  ADC_SSDC1_S1DCSEL7_bit at ADC0_SSDC1.B7;
    const register unsigned short int ADC_SSDC1_S2DCSEL8 = 8;
    sbit  ADC_SSDC1_S2DCSEL8_bit at ADC0_SSDC1.B8;
    const register unsigned short int ADC_SSDC1_S2DCSEL9 = 9;
    sbit  ADC_SSDC1_S2DCSEL9_bit at ADC0_SSDC1.B9;
    const register unsigned short int ADC_SSDC1_S2DCSEL10 = 10;
    sbit  ADC_SSDC1_S2DCSEL10_bit at ADC0_SSDC1.B10;
    const register unsigned short int ADC_SSDC1_S2DCSEL11 = 11;
    sbit  ADC_SSDC1_S2DCSEL11_bit at ADC0_SSDC1.B11;
    const register unsigned short int ADC_SSDC1_S3DCSEL12 = 12;
    sbit  ADC_SSDC1_S3DCSEL12_bit at ADC0_SSDC1.B12;
    const register unsigned short int ADC_SSDC1_S3DCSEL13 = 13;
    sbit  ADC_SSDC1_S3DCSEL13_bit at ADC0_SSDC1.B13;
    const register unsigned short int ADC_SSDC1_S3DCSEL14 = 14;
    sbit  ADC_SSDC1_S3DCSEL14_bit at ADC0_SSDC1.B14;
    const register unsigned short int ADC_SSDC1_S3DCSEL15 = 15;
    sbit  ADC_SSDC1_S3DCSEL15_bit at ADC0_SSDC1.B15;

sfr unsigned long   volatile ADC0_SSEMUX1         absolute 0x40038078;
    const register unsigned short int ADC_SSEMUX1_EMUX0 = 0;
    sbit  ADC_SSEMUX1_EMUX0_bit at ADC0_SSEMUX1.B0;
    const register unsigned short int ADC_SSEMUX1_EMUX1 = 4;
    sbit  ADC_SSEMUX1_EMUX1_bit at ADC0_SSEMUX1.B4;
    const register unsigned short int ADC_SSEMUX1_EMUX2 = 8;
    sbit  ADC_SSEMUX1_EMUX2_bit at ADC0_SSEMUX1.B8;
    const register unsigned short int ADC_SSEMUX1_EMUX3 = 12;
    sbit  ADC_SSEMUX1_EMUX3_bit at ADC0_SSEMUX1.B12;

sfr unsigned long   volatile ADC0_SSTSH1          absolute 0x4003807C;
    const register unsigned short int ADC_SSTSH1_TSH00 = 0;
    sbit  ADC_SSTSH1_TSH00_bit at ADC0_SSTSH1.B0;
    const register unsigned short int ADC_SSTSH1_TSH01 = 1;
    sbit  ADC_SSTSH1_TSH01_bit at ADC0_SSTSH1.B1;
    const register unsigned short int ADC_SSTSH1_TSH02 = 2;
    sbit  ADC_SSTSH1_TSH02_bit at ADC0_SSTSH1.B2;
    const register unsigned short int ADC_SSTSH1_TSH03 = 3;
    sbit  ADC_SSTSH1_TSH03_bit at ADC0_SSTSH1.B3;
    const register unsigned short int ADC_SSTSH1_TSH14 = 4;
    sbit  ADC_SSTSH1_TSH14_bit at ADC0_SSTSH1.B4;
    const register unsigned short int ADC_SSTSH1_TSH15 = 5;
    sbit  ADC_SSTSH1_TSH15_bit at ADC0_SSTSH1.B5;
    const register unsigned short int ADC_SSTSH1_TSH16 = 6;
    sbit  ADC_SSTSH1_TSH16_bit at ADC0_SSTSH1.B6;
    const register unsigned short int ADC_SSTSH1_TSH17 = 7;
    sbit  ADC_SSTSH1_TSH17_bit at ADC0_SSTSH1.B7;
    const register unsigned short int ADC_SSTSH1_TSH28 = 8;
    sbit  ADC_SSTSH1_TSH28_bit at ADC0_SSTSH1.B8;
    const register unsigned short int ADC_SSTSH1_TSH29 = 9;
    sbit  ADC_SSTSH1_TSH29_bit at ADC0_SSTSH1.B9;
    const register unsigned short int ADC_SSTSH1_TSH210 = 10;
    sbit  ADC_SSTSH1_TSH210_bit at ADC0_SSTSH1.B10;
    const register unsigned short int ADC_SSTSH1_TSH211 = 11;
    sbit  ADC_SSTSH1_TSH211_bit at ADC0_SSTSH1.B11;
    const register unsigned short int ADC_SSTSH1_TSH312 = 12;
    sbit  ADC_SSTSH1_TSH312_bit at ADC0_SSTSH1.B12;
    const register unsigned short int ADC_SSTSH1_TSH313 = 13;
    sbit  ADC_SSTSH1_TSH313_bit at ADC0_SSTSH1.B13;
    const register unsigned short int ADC_SSTSH1_TSH314 = 14;
    sbit  ADC_SSTSH1_TSH314_bit at ADC0_SSTSH1.B14;
    const register unsigned short int ADC_SSTSH1_TSH315 = 15;
    sbit  ADC_SSTSH1_TSH315_bit at ADC0_SSTSH1.B15;

sfr unsigned long   volatile ADC0_SSMUX2          absolute 0x40038080;
    const register unsigned short int ADC_SSMUX2_MUX00 = 0;
    sbit  ADC_SSMUX2_MUX00_bit at ADC0_SSMUX2.B0;
    const register unsigned short int ADC_SSMUX2_MUX01 = 1;
    sbit  ADC_SSMUX2_MUX01_bit at ADC0_SSMUX2.B1;
    const register unsigned short int ADC_SSMUX2_MUX02 = 2;
    sbit  ADC_SSMUX2_MUX02_bit at ADC0_SSMUX2.B2;
    const register unsigned short int ADC_SSMUX2_MUX03 = 3;
    sbit  ADC_SSMUX2_MUX03_bit at ADC0_SSMUX2.B3;
    const register unsigned short int ADC_SSMUX2_MUX14 = 4;
    sbit  ADC_SSMUX2_MUX14_bit at ADC0_SSMUX2.B4;
    const register unsigned short int ADC_SSMUX2_MUX15 = 5;
    sbit  ADC_SSMUX2_MUX15_bit at ADC0_SSMUX2.B5;
    const register unsigned short int ADC_SSMUX2_MUX16 = 6;
    sbit  ADC_SSMUX2_MUX16_bit at ADC0_SSMUX2.B6;
    const register unsigned short int ADC_SSMUX2_MUX17 = 7;
    sbit  ADC_SSMUX2_MUX17_bit at ADC0_SSMUX2.B7;
    const register unsigned short int ADC_SSMUX2_MUX28 = 8;
    sbit  ADC_SSMUX2_MUX28_bit at ADC0_SSMUX2.B8;
    const register unsigned short int ADC_SSMUX2_MUX29 = 9;
    sbit  ADC_SSMUX2_MUX29_bit at ADC0_SSMUX2.B9;
    const register unsigned short int ADC_SSMUX2_MUX210 = 10;
    sbit  ADC_SSMUX2_MUX210_bit at ADC0_SSMUX2.B10;
    const register unsigned short int ADC_SSMUX2_MUX211 = 11;
    sbit  ADC_SSMUX2_MUX211_bit at ADC0_SSMUX2.B11;
    const register unsigned short int ADC_SSMUX2_MUX312 = 12;
    sbit  ADC_SSMUX2_MUX312_bit at ADC0_SSMUX2.B12;
    const register unsigned short int ADC_SSMUX2_MUX313 = 13;
    sbit  ADC_SSMUX2_MUX313_bit at ADC0_SSMUX2.B13;
    const register unsigned short int ADC_SSMUX2_MUX314 = 14;
    sbit  ADC_SSMUX2_MUX314_bit at ADC0_SSMUX2.B14;
    const register unsigned short int ADC_SSMUX2_MUX315 = 15;
    sbit  ADC_SSMUX2_MUX315_bit at ADC0_SSMUX2.B15;

sfr unsigned long   volatile ADC0_SSCTL2          absolute 0x40038084;
    const register unsigned short int ADC_SSCTL2_D0 = 0;
    sbit  ADC_SSCTL2_D0_bit at ADC0_SSCTL2.B0;
    const register unsigned short int ADC_SSCTL2_END0 = 1;
    sbit  ADC_SSCTL2_END0_bit at ADC0_SSCTL2.B1;
    const register unsigned short int ADC_SSCTL2_IE0 = 2;
    sbit  ADC_SSCTL2_IE0_bit at ADC0_SSCTL2.B2;
    const register unsigned short int ADC_SSCTL2_TS0 = 3;
    sbit  ADC_SSCTL2_TS0_bit at ADC0_SSCTL2.B3;
    const register unsigned short int ADC_SSCTL2_D1 = 4;
    sbit  ADC_SSCTL2_D1_bit at ADC0_SSCTL2.B4;
    const register unsigned short int ADC_SSCTL2_END1 = 5;
    sbit  ADC_SSCTL2_END1_bit at ADC0_SSCTL2.B5;
    const register unsigned short int ADC_SSCTL2_IE1 = 6;
    sbit  ADC_SSCTL2_IE1_bit at ADC0_SSCTL2.B6;
    const register unsigned short int ADC_SSCTL2_TS1 = 7;
    sbit  ADC_SSCTL2_TS1_bit at ADC0_SSCTL2.B7;
    const register unsigned short int ADC_SSCTL2_D2 = 8;
    sbit  ADC_SSCTL2_D2_bit at ADC0_SSCTL2.B8;
    const register unsigned short int ADC_SSCTL2_END2 = 9;
    sbit  ADC_SSCTL2_END2_bit at ADC0_SSCTL2.B9;
    const register unsigned short int ADC_SSCTL2_IE2 = 10;
    sbit  ADC_SSCTL2_IE2_bit at ADC0_SSCTL2.B10;
    const register unsigned short int ADC_SSCTL2_TS2 = 11;
    sbit  ADC_SSCTL2_TS2_bit at ADC0_SSCTL2.B11;
    const register unsigned short int ADC_SSCTL2_D3 = 12;
    sbit  ADC_SSCTL2_D3_bit at ADC0_SSCTL2.B12;
    const register unsigned short int ADC_SSCTL2_END3 = 13;
    sbit  ADC_SSCTL2_END3_bit at ADC0_SSCTL2.B13;
    const register unsigned short int ADC_SSCTL2_IE3 = 14;
    sbit  ADC_SSCTL2_IE3_bit at ADC0_SSCTL2.B14;
    const register unsigned short int ADC_SSCTL2_TS3 = 15;
    sbit  ADC_SSCTL2_TS3_bit at ADC0_SSCTL2.B15;

sfr unsigned long   volatile ADC0_SSFIFO2         absolute 0x40038088;
    const register unsigned short int ADC_SSFIFO2_DATA0 = 0;
    sbit  ADC_SSFIFO2_DATA0_bit at ADC0_SSFIFO2.B0;
    const register unsigned short int ADC_SSFIFO2_DATA1 = 1;
    sbit  ADC_SSFIFO2_DATA1_bit at ADC0_SSFIFO2.B1;
    const register unsigned short int ADC_SSFIFO2_DATA2 = 2;
    sbit  ADC_SSFIFO2_DATA2_bit at ADC0_SSFIFO2.B2;
    const register unsigned short int ADC_SSFIFO2_DATA3 = 3;
    sbit  ADC_SSFIFO2_DATA3_bit at ADC0_SSFIFO2.B3;
    const register unsigned short int ADC_SSFIFO2_DATA4 = 4;
    sbit  ADC_SSFIFO2_DATA4_bit at ADC0_SSFIFO2.B4;
    const register unsigned short int ADC_SSFIFO2_DATA5 = 5;
    sbit  ADC_SSFIFO2_DATA5_bit at ADC0_SSFIFO2.B5;
    const register unsigned short int ADC_SSFIFO2_DATA6 = 6;
    sbit  ADC_SSFIFO2_DATA6_bit at ADC0_SSFIFO2.B6;
    const register unsigned short int ADC_SSFIFO2_DATA7 = 7;
    sbit  ADC_SSFIFO2_DATA7_bit at ADC0_SSFIFO2.B7;
    const register unsigned short int ADC_SSFIFO2_DATA8 = 8;
    sbit  ADC_SSFIFO2_DATA8_bit at ADC0_SSFIFO2.B8;
    const register unsigned short int ADC_SSFIFO2_DATA9 = 9;
    sbit  ADC_SSFIFO2_DATA9_bit at ADC0_SSFIFO2.B9;
    const register unsigned short int ADC_SSFIFO2_DATA10 = 10;
    sbit  ADC_SSFIFO2_DATA10_bit at ADC0_SSFIFO2.B10;
    const register unsigned short int ADC_SSFIFO2_DATA11 = 11;
    sbit  ADC_SSFIFO2_DATA11_bit at ADC0_SSFIFO2.B11;

sfr unsigned long   volatile ADC0_SSFSTAT2        absolute 0x4003808C;
    const register unsigned short int ADC_SSFSTAT2_TPTR0 = 0;
    sbit  ADC_SSFSTAT2_TPTR0_bit at ADC0_SSFSTAT2.B0;
    const register unsigned short int ADC_SSFSTAT2_TPTR1 = 1;
    sbit  ADC_SSFSTAT2_TPTR1_bit at ADC0_SSFSTAT2.B1;
    const register unsigned short int ADC_SSFSTAT2_TPTR2 = 2;
    sbit  ADC_SSFSTAT2_TPTR2_bit at ADC0_SSFSTAT2.B2;
    const register unsigned short int ADC_SSFSTAT2_TPTR3 = 3;
    sbit  ADC_SSFSTAT2_TPTR3_bit at ADC0_SSFSTAT2.B3;
    const register unsigned short int ADC_SSFSTAT2_HPTR4 = 4;
    sbit  ADC_SSFSTAT2_HPTR4_bit at ADC0_SSFSTAT2.B4;
    const register unsigned short int ADC_SSFSTAT2_HPTR5 = 5;
    sbit  ADC_SSFSTAT2_HPTR5_bit at ADC0_SSFSTAT2.B5;
    const register unsigned short int ADC_SSFSTAT2_HPTR6 = 6;
    sbit  ADC_SSFSTAT2_HPTR6_bit at ADC0_SSFSTAT2.B6;
    const register unsigned short int ADC_SSFSTAT2_HPTR7 = 7;
    sbit  ADC_SSFSTAT2_HPTR7_bit at ADC0_SSFSTAT2.B7;
    const register unsigned short int ADC_SSFSTAT2_EMPTY = 8;
    sbit  ADC_SSFSTAT2_EMPTY_bit at ADC0_SSFSTAT2.B8;
    const register unsigned short int ADC_SSFSTAT2_FULL = 12;
    sbit  ADC_SSFSTAT2_FULL_bit at ADC0_SSFSTAT2.B12;

sfr unsigned long   volatile ADC0_SSOP2           absolute 0x40038090;
    const register unsigned short int ADC_SSOP2_S0DCOP = 0;
    sbit  ADC_SSOP2_S0DCOP_bit at ADC0_SSOP2.B0;
    const register unsigned short int ADC_SSOP2_S1DCOP = 4;
    sbit  ADC_SSOP2_S1DCOP_bit at ADC0_SSOP2.B4;
    const register unsigned short int ADC_SSOP2_S2DCOP = 8;
    sbit  ADC_SSOP2_S2DCOP_bit at ADC0_SSOP2.B8;
    const register unsigned short int ADC_SSOP2_S3DCOP = 12;
    sbit  ADC_SSOP2_S3DCOP_bit at ADC0_SSOP2.B12;

sfr unsigned long   volatile ADC0_SSDC2           absolute 0x40038094;
    const register unsigned short int ADC_SSDC2_S0DCSEL0 = 0;
    sbit  ADC_SSDC2_S0DCSEL0_bit at ADC0_SSDC2.B0;
    const register unsigned short int ADC_SSDC2_S0DCSEL1 = 1;
    sbit  ADC_SSDC2_S0DCSEL1_bit at ADC0_SSDC2.B1;
    const register unsigned short int ADC_SSDC2_S0DCSEL2 = 2;
    sbit  ADC_SSDC2_S0DCSEL2_bit at ADC0_SSDC2.B2;
    const register unsigned short int ADC_SSDC2_S0DCSEL3 = 3;
    sbit  ADC_SSDC2_S0DCSEL3_bit at ADC0_SSDC2.B3;
    const register unsigned short int ADC_SSDC2_S1DCSEL4 = 4;
    sbit  ADC_SSDC2_S1DCSEL4_bit at ADC0_SSDC2.B4;
    const register unsigned short int ADC_SSDC2_S1DCSEL5 = 5;
    sbit  ADC_SSDC2_S1DCSEL5_bit at ADC0_SSDC2.B5;
    const register unsigned short int ADC_SSDC2_S1DCSEL6 = 6;
    sbit  ADC_SSDC2_S1DCSEL6_bit at ADC0_SSDC2.B6;
    const register unsigned short int ADC_SSDC2_S1DCSEL7 = 7;
    sbit  ADC_SSDC2_S1DCSEL7_bit at ADC0_SSDC2.B7;
    const register unsigned short int ADC_SSDC2_S2DCSEL8 = 8;
    sbit  ADC_SSDC2_S2DCSEL8_bit at ADC0_SSDC2.B8;
    const register unsigned short int ADC_SSDC2_S2DCSEL9 = 9;
    sbit  ADC_SSDC2_S2DCSEL9_bit at ADC0_SSDC2.B9;
    const register unsigned short int ADC_SSDC2_S2DCSEL10 = 10;
    sbit  ADC_SSDC2_S2DCSEL10_bit at ADC0_SSDC2.B10;
    const register unsigned short int ADC_SSDC2_S2DCSEL11 = 11;
    sbit  ADC_SSDC2_S2DCSEL11_bit at ADC0_SSDC2.B11;
    const register unsigned short int ADC_SSDC2_S3DCSEL12 = 12;
    sbit  ADC_SSDC2_S3DCSEL12_bit at ADC0_SSDC2.B12;
    const register unsigned short int ADC_SSDC2_S3DCSEL13 = 13;
    sbit  ADC_SSDC2_S3DCSEL13_bit at ADC0_SSDC2.B13;
    const register unsigned short int ADC_SSDC2_S3DCSEL14 = 14;
    sbit  ADC_SSDC2_S3DCSEL14_bit at ADC0_SSDC2.B14;
    const register unsigned short int ADC_SSDC2_S3DCSEL15 = 15;
    sbit  ADC_SSDC2_S3DCSEL15_bit at ADC0_SSDC2.B15;

sfr unsigned long   volatile ADC0_SSEMUX2         absolute 0x40038098;
    const register unsigned short int ADC_SSEMUX2_EMUX0 = 0;
    sbit  ADC_SSEMUX2_EMUX0_bit at ADC0_SSEMUX2.B0;
    const register unsigned short int ADC_SSEMUX2_EMUX1 = 4;
    sbit  ADC_SSEMUX2_EMUX1_bit at ADC0_SSEMUX2.B4;
    const register unsigned short int ADC_SSEMUX2_EMUX2 = 8;
    sbit  ADC_SSEMUX2_EMUX2_bit at ADC0_SSEMUX2.B8;
    const register unsigned short int ADC_SSEMUX2_EMUX3 = 12;
    sbit  ADC_SSEMUX2_EMUX3_bit at ADC0_SSEMUX2.B12;

sfr unsigned long   volatile ADC0_SSTSH2          absolute 0x4003809C;
    const register unsigned short int ADC_SSTSH2_TSH00 = 0;
    sbit  ADC_SSTSH2_TSH00_bit at ADC0_SSTSH2.B0;
    const register unsigned short int ADC_SSTSH2_TSH01 = 1;
    sbit  ADC_SSTSH2_TSH01_bit at ADC0_SSTSH2.B1;
    const register unsigned short int ADC_SSTSH2_TSH02 = 2;
    sbit  ADC_SSTSH2_TSH02_bit at ADC0_SSTSH2.B2;
    const register unsigned short int ADC_SSTSH2_TSH03 = 3;
    sbit  ADC_SSTSH2_TSH03_bit at ADC0_SSTSH2.B3;
    const register unsigned short int ADC_SSTSH2_TSH14 = 4;
    sbit  ADC_SSTSH2_TSH14_bit at ADC0_SSTSH2.B4;
    const register unsigned short int ADC_SSTSH2_TSH15 = 5;
    sbit  ADC_SSTSH2_TSH15_bit at ADC0_SSTSH2.B5;
    const register unsigned short int ADC_SSTSH2_TSH16 = 6;
    sbit  ADC_SSTSH2_TSH16_bit at ADC0_SSTSH2.B6;
    const register unsigned short int ADC_SSTSH2_TSH17 = 7;
    sbit  ADC_SSTSH2_TSH17_bit at ADC0_SSTSH2.B7;
    const register unsigned short int ADC_SSTSH2_TSH28 = 8;
    sbit  ADC_SSTSH2_TSH28_bit at ADC0_SSTSH2.B8;
    const register unsigned short int ADC_SSTSH2_TSH29 = 9;
    sbit  ADC_SSTSH2_TSH29_bit at ADC0_SSTSH2.B9;
    const register unsigned short int ADC_SSTSH2_TSH210 = 10;
    sbit  ADC_SSTSH2_TSH210_bit at ADC0_SSTSH2.B10;
    const register unsigned short int ADC_SSTSH2_TSH211 = 11;
    sbit  ADC_SSTSH2_TSH211_bit at ADC0_SSTSH2.B11;
    const register unsigned short int ADC_SSTSH2_TSH312 = 12;
    sbit  ADC_SSTSH2_TSH312_bit at ADC0_SSTSH2.B12;
    const register unsigned short int ADC_SSTSH2_TSH313 = 13;
    sbit  ADC_SSTSH2_TSH313_bit at ADC0_SSTSH2.B13;
    const register unsigned short int ADC_SSTSH2_TSH314 = 14;
    sbit  ADC_SSTSH2_TSH314_bit at ADC0_SSTSH2.B14;
    const register unsigned short int ADC_SSTSH2_TSH315 = 15;
    sbit  ADC_SSTSH2_TSH315_bit at ADC0_SSTSH2.B15;

sfr unsigned long   volatile ADC0_SSMUX3          absolute 0x400380A0;
    const register unsigned short int ADC_SSMUX3_MUX00 = 0;
    sbit  ADC_SSMUX3_MUX00_bit at ADC0_SSMUX3.B0;
    const register unsigned short int ADC_SSMUX3_MUX01 = 1;
    sbit  ADC_SSMUX3_MUX01_bit at ADC0_SSMUX3.B1;
    const register unsigned short int ADC_SSMUX3_MUX02 = 2;
    sbit  ADC_SSMUX3_MUX02_bit at ADC0_SSMUX3.B2;
    const register unsigned short int ADC_SSMUX3_MUX03 = 3;
    sbit  ADC_SSMUX3_MUX03_bit at ADC0_SSMUX3.B3;

sfr unsigned long   volatile ADC0_SSCTL3          absolute 0x400380A4;
    const register unsigned short int ADC_SSCTL3_D0 = 0;
    sbit  ADC_SSCTL3_D0_bit at ADC0_SSCTL3.B0;
    const register unsigned short int ADC_SSCTL3_END0 = 1;
    sbit  ADC_SSCTL3_END0_bit at ADC0_SSCTL3.B1;
    const register unsigned short int ADC_SSCTL3_IE0 = 2;
    sbit  ADC_SSCTL3_IE0_bit at ADC0_SSCTL3.B2;
    const register unsigned short int ADC_SSCTL3_TS0 = 3;
    sbit  ADC_SSCTL3_TS0_bit at ADC0_SSCTL3.B3;

sfr unsigned long   volatile ADC0_SSFIFO3         absolute 0x400380A8;
    const register unsigned short int ADC_SSFIFO3_DATA0 = 0;
    sbit  ADC_SSFIFO3_DATA0_bit at ADC0_SSFIFO3.B0;
    const register unsigned short int ADC_SSFIFO3_DATA1 = 1;
    sbit  ADC_SSFIFO3_DATA1_bit at ADC0_SSFIFO3.B1;
    const register unsigned short int ADC_SSFIFO3_DATA2 = 2;
    sbit  ADC_SSFIFO3_DATA2_bit at ADC0_SSFIFO3.B2;
    const register unsigned short int ADC_SSFIFO3_DATA3 = 3;
    sbit  ADC_SSFIFO3_DATA3_bit at ADC0_SSFIFO3.B3;
    const register unsigned short int ADC_SSFIFO3_DATA4 = 4;
    sbit  ADC_SSFIFO3_DATA4_bit at ADC0_SSFIFO3.B4;
    const register unsigned short int ADC_SSFIFO3_DATA5 = 5;
    sbit  ADC_SSFIFO3_DATA5_bit at ADC0_SSFIFO3.B5;
    const register unsigned short int ADC_SSFIFO3_DATA6 = 6;
    sbit  ADC_SSFIFO3_DATA6_bit at ADC0_SSFIFO3.B6;
    const register unsigned short int ADC_SSFIFO3_DATA7 = 7;
    sbit  ADC_SSFIFO3_DATA7_bit at ADC0_SSFIFO3.B7;
    const register unsigned short int ADC_SSFIFO3_DATA8 = 8;
    sbit  ADC_SSFIFO3_DATA8_bit at ADC0_SSFIFO3.B8;
    const register unsigned short int ADC_SSFIFO3_DATA9 = 9;
    sbit  ADC_SSFIFO3_DATA9_bit at ADC0_SSFIFO3.B9;
    const register unsigned short int ADC_SSFIFO3_DATA10 = 10;
    sbit  ADC_SSFIFO3_DATA10_bit at ADC0_SSFIFO3.B10;
    const register unsigned short int ADC_SSFIFO3_DATA11 = 11;
    sbit  ADC_SSFIFO3_DATA11_bit at ADC0_SSFIFO3.B11;

sfr unsigned long   volatile ADC0_SSFSTAT3        absolute 0x400380AC;
    const register unsigned short int ADC_SSFSTAT3_TPTR0 = 0;
    sbit  ADC_SSFSTAT3_TPTR0_bit at ADC0_SSFSTAT3.B0;
    const register unsigned short int ADC_SSFSTAT3_TPTR1 = 1;
    sbit  ADC_SSFSTAT3_TPTR1_bit at ADC0_SSFSTAT3.B1;
    const register unsigned short int ADC_SSFSTAT3_TPTR2 = 2;
    sbit  ADC_SSFSTAT3_TPTR2_bit at ADC0_SSFSTAT3.B2;
    const register unsigned short int ADC_SSFSTAT3_TPTR3 = 3;
    sbit  ADC_SSFSTAT3_TPTR3_bit at ADC0_SSFSTAT3.B3;
    const register unsigned short int ADC_SSFSTAT3_HPTR4 = 4;
    sbit  ADC_SSFSTAT3_HPTR4_bit at ADC0_SSFSTAT3.B4;
    const register unsigned short int ADC_SSFSTAT3_HPTR5 = 5;
    sbit  ADC_SSFSTAT3_HPTR5_bit at ADC0_SSFSTAT3.B5;
    const register unsigned short int ADC_SSFSTAT3_HPTR6 = 6;
    sbit  ADC_SSFSTAT3_HPTR6_bit at ADC0_SSFSTAT3.B6;
    const register unsigned short int ADC_SSFSTAT3_HPTR7 = 7;
    sbit  ADC_SSFSTAT3_HPTR7_bit at ADC0_SSFSTAT3.B7;
    const register unsigned short int ADC_SSFSTAT3_EMPTY = 8;
    sbit  ADC_SSFSTAT3_EMPTY_bit at ADC0_SSFSTAT3.B8;
    const register unsigned short int ADC_SSFSTAT3_FULL = 12;
    sbit  ADC_SSFSTAT3_FULL_bit at ADC0_SSFSTAT3.B12;

sfr unsigned long   volatile ADC0_SSOP3           absolute 0x400380B0;
    const register unsigned short int ADC_SSOP3_S0DCOP = 0;
    sbit  ADC_SSOP3_S0DCOP_bit at ADC0_SSOP3.B0;

sfr unsigned long   volatile ADC0_SSDC3           absolute 0x400380B4;
    const register unsigned short int ADC_SSDC3_S0DCSEL0 = 0;
    sbit  ADC_SSDC3_S0DCSEL0_bit at ADC0_SSDC3.B0;
    const register unsigned short int ADC_SSDC3_S0DCSEL1 = 1;
    sbit  ADC_SSDC3_S0DCSEL1_bit at ADC0_SSDC3.B1;
    const register unsigned short int ADC_SSDC3_S0DCSEL2 = 2;
    sbit  ADC_SSDC3_S0DCSEL2_bit at ADC0_SSDC3.B2;
    const register unsigned short int ADC_SSDC3_S0DCSEL3 = 3;
    sbit  ADC_SSDC3_S0DCSEL3_bit at ADC0_SSDC3.B3;

sfr unsigned long   volatile ADC0_SSEMUX3         absolute 0x400380B8;
    const register unsigned short int ADC_SSEMUX3_EMUX0 = 0;
    sbit  ADC_SSEMUX3_EMUX0_bit at ADC0_SSEMUX3.B0;

sfr unsigned long   volatile ADC0_SSTSH3          absolute 0x400380BC;
    const register unsigned short int ADC_SSTSH3_TSH00 = 0;
    sbit  ADC_SSTSH3_TSH00_bit at ADC0_SSTSH3.B0;
    const register unsigned short int ADC_SSTSH3_TSH01 = 1;
    sbit  ADC_SSTSH3_TSH01_bit at ADC0_SSTSH3.B1;
    const register unsigned short int ADC_SSTSH3_TSH02 = 2;
    sbit  ADC_SSTSH3_TSH02_bit at ADC0_SSTSH3.B2;
    const register unsigned short int ADC_SSTSH3_TSH03 = 3;
    sbit  ADC_SSTSH3_TSH03_bit at ADC0_SSTSH3.B3;

sfr unsigned long   volatile ADC0_DCRIC           absolute 0x40038D00;
    const register unsigned short int ADC_DCRIC_DCINT0 = 0;
    sbit  ADC_DCRIC_DCINT0_bit at ADC0_DCRIC.B0;
    const register unsigned short int ADC_DCRIC_DCINT1 = 1;
    sbit  ADC_DCRIC_DCINT1_bit at ADC0_DCRIC.B1;
    const register unsigned short int ADC_DCRIC_DCINT2 = 2;
    sbit  ADC_DCRIC_DCINT2_bit at ADC0_DCRIC.B2;
    const register unsigned short int ADC_DCRIC_DCINT3 = 3;
    sbit  ADC_DCRIC_DCINT3_bit at ADC0_DCRIC.B3;
    const register unsigned short int ADC_DCRIC_DCINT4 = 4;
    sbit  ADC_DCRIC_DCINT4_bit at ADC0_DCRIC.B4;
    const register unsigned short int ADC_DCRIC_DCINT5 = 5;
    sbit  ADC_DCRIC_DCINT5_bit at ADC0_DCRIC.B5;
    const register unsigned short int ADC_DCRIC_DCINT6 = 6;
    sbit  ADC_DCRIC_DCINT6_bit at ADC0_DCRIC.B6;
    const register unsigned short int ADC_DCRIC_DCINT7 = 7;
    sbit  ADC_DCRIC_DCINT7_bit at ADC0_DCRIC.B7;
    const register unsigned short int ADC_DCRIC_DCTRIG0 = 16;
    sbit  ADC_DCRIC_DCTRIG0_bit at ADC0_DCRIC.B16;
    const register unsigned short int ADC_DCRIC_DCTRIG1 = 17;
    sbit  ADC_DCRIC_DCTRIG1_bit at ADC0_DCRIC.B17;
    const register unsigned short int ADC_DCRIC_DCTRIG2 = 18;
    sbit  ADC_DCRIC_DCTRIG2_bit at ADC0_DCRIC.B18;
    const register unsigned short int ADC_DCRIC_DCTRIG3 = 19;
    sbit  ADC_DCRIC_DCTRIG3_bit at ADC0_DCRIC.B19;
    const register unsigned short int ADC_DCRIC_DCTRIG4 = 20;
    sbit  ADC_DCRIC_DCTRIG4_bit at ADC0_DCRIC.B20;
    const register unsigned short int ADC_DCRIC_DCTRIG5 = 21;
    sbit  ADC_DCRIC_DCTRIG5_bit at ADC0_DCRIC.B21;
    const register unsigned short int ADC_DCRIC_DCTRIG6 = 22;
    sbit  ADC_DCRIC_DCTRIG6_bit at ADC0_DCRIC.B22;
    const register unsigned short int ADC_DCRIC_DCTRIG7 = 23;
    sbit  ADC_DCRIC_DCTRIG7_bit at ADC0_DCRIC.B23;

sfr unsigned long   volatile ADC0_DCCTL0          absolute 0x40038E00;
    const register unsigned short int ADC_DCCTL0_CIM0 = 0;
    sbit  ADC_DCCTL0_CIM0_bit at ADC0_DCCTL0.B0;
    const register unsigned short int ADC_DCCTL0_CIM1 = 1;
    sbit  ADC_DCCTL0_CIM1_bit at ADC0_DCCTL0.B1;
    const register unsigned short int ADC_DCCTL0_CIC2 = 2;
    sbit  ADC_DCCTL0_CIC2_bit at ADC0_DCCTL0.B2;
    const register unsigned short int ADC_DCCTL0_CIC3 = 3;
    sbit  ADC_DCCTL0_CIC3_bit at ADC0_DCCTL0.B3;
    const register unsigned short int ADC_DCCTL0_CIE = 4;
    sbit  ADC_DCCTL0_CIE_bit at ADC0_DCCTL0.B4;
    const register unsigned short int ADC_DCCTL0_CTM8 = 8;
    sbit  ADC_DCCTL0_CTM8_bit at ADC0_DCCTL0.B8;
    const register unsigned short int ADC_DCCTL0_CTM9 = 9;
    sbit  ADC_DCCTL0_CTM9_bit at ADC0_DCCTL0.B9;
    const register unsigned short int ADC_DCCTL0_CTC10 = 10;
    sbit  ADC_DCCTL0_CTC10_bit at ADC0_DCCTL0.B10;
    const register unsigned short int ADC_DCCTL0_CTC11 = 11;
    sbit  ADC_DCCTL0_CTC11_bit at ADC0_DCCTL0.B11;
    const register unsigned short int ADC_DCCTL0_CTE = 12;
    sbit  ADC_DCCTL0_CTE_bit at ADC0_DCCTL0.B12;

sfr unsigned long   volatile ADC0_DCCTL1          absolute 0x40038E04;
    const register unsigned short int ADC_DCCTL1_CIM0 = 0;
    sbit  ADC_DCCTL1_CIM0_bit at ADC0_DCCTL1.B0;
    const register unsigned short int ADC_DCCTL1_CIM1 = 1;
    sbit  ADC_DCCTL1_CIM1_bit at ADC0_DCCTL1.B1;
    const register unsigned short int ADC_DCCTL1_CIC2 = 2;
    sbit  ADC_DCCTL1_CIC2_bit at ADC0_DCCTL1.B2;
    const register unsigned short int ADC_DCCTL1_CIC3 = 3;
    sbit  ADC_DCCTL1_CIC3_bit at ADC0_DCCTL1.B3;
    const register unsigned short int ADC_DCCTL1_CIE = 4;
    sbit  ADC_DCCTL1_CIE_bit at ADC0_DCCTL1.B4;
    const register unsigned short int ADC_DCCTL1_CTM8 = 8;
    sbit  ADC_DCCTL1_CTM8_bit at ADC0_DCCTL1.B8;
    const register unsigned short int ADC_DCCTL1_CTM9 = 9;
    sbit  ADC_DCCTL1_CTM9_bit at ADC0_DCCTL1.B9;
    const register unsigned short int ADC_DCCTL1_CTC10 = 10;
    sbit  ADC_DCCTL1_CTC10_bit at ADC0_DCCTL1.B10;
    const register unsigned short int ADC_DCCTL1_CTC11 = 11;
    sbit  ADC_DCCTL1_CTC11_bit at ADC0_DCCTL1.B11;
    const register unsigned short int ADC_DCCTL1_CTE = 12;
    sbit  ADC_DCCTL1_CTE_bit at ADC0_DCCTL1.B12;

sfr unsigned long   volatile ADC0_DCCTL2          absolute 0x40038E08;
    const register unsigned short int ADC_DCCTL2_CIM0 = 0;
    sbit  ADC_DCCTL2_CIM0_bit at ADC0_DCCTL2.B0;
    const register unsigned short int ADC_DCCTL2_CIM1 = 1;
    sbit  ADC_DCCTL2_CIM1_bit at ADC0_DCCTL2.B1;
    const register unsigned short int ADC_DCCTL2_CIC2 = 2;
    sbit  ADC_DCCTL2_CIC2_bit at ADC0_DCCTL2.B2;
    const register unsigned short int ADC_DCCTL2_CIC3 = 3;
    sbit  ADC_DCCTL2_CIC3_bit at ADC0_DCCTL2.B3;
    const register unsigned short int ADC_DCCTL2_CIE = 4;
    sbit  ADC_DCCTL2_CIE_bit at ADC0_DCCTL2.B4;
    const register unsigned short int ADC_DCCTL2_CTM8 = 8;
    sbit  ADC_DCCTL2_CTM8_bit at ADC0_DCCTL2.B8;
    const register unsigned short int ADC_DCCTL2_CTM9 = 9;
    sbit  ADC_DCCTL2_CTM9_bit at ADC0_DCCTL2.B9;
    const register unsigned short int ADC_DCCTL2_CTC10 = 10;
    sbit  ADC_DCCTL2_CTC10_bit at ADC0_DCCTL2.B10;
    const register unsigned short int ADC_DCCTL2_CTC11 = 11;
    sbit  ADC_DCCTL2_CTC11_bit at ADC0_DCCTL2.B11;
    const register unsigned short int ADC_DCCTL2_CTE = 12;
    sbit  ADC_DCCTL2_CTE_bit at ADC0_DCCTL2.B12;

sfr unsigned long   volatile ADC0_DCCTL3          absolute 0x40038E0C;
    const register unsigned short int ADC_DCCTL3_CIM0 = 0;
    sbit  ADC_DCCTL3_CIM0_bit at ADC0_DCCTL3.B0;
    const register unsigned short int ADC_DCCTL3_CIM1 = 1;
    sbit  ADC_DCCTL3_CIM1_bit at ADC0_DCCTL3.B1;
    const register unsigned short int ADC_DCCTL3_CIC2 = 2;
    sbit  ADC_DCCTL3_CIC2_bit at ADC0_DCCTL3.B2;
    const register unsigned short int ADC_DCCTL3_CIC3 = 3;
    sbit  ADC_DCCTL3_CIC3_bit at ADC0_DCCTL3.B3;
    const register unsigned short int ADC_DCCTL3_CIE = 4;
    sbit  ADC_DCCTL3_CIE_bit at ADC0_DCCTL3.B4;
    const register unsigned short int ADC_DCCTL3_CTM8 = 8;
    sbit  ADC_DCCTL3_CTM8_bit at ADC0_DCCTL3.B8;
    const register unsigned short int ADC_DCCTL3_CTM9 = 9;
    sbit  ADC_DCCTL3_CTM9_bit at ADC0_DCCTL3.B9;
    const register unsigned short int ADC_DCCTL3_CTC10 = 10;
    sbit  ADC_DCCTL3_CTC10_bit at ADC0_DCCTL3.B10;
    const register unsigned short int ADC_DCCTL3_CTC11 = 11;
    sbit  ADC_DCCTL3_CTC11_bit at ADC0_DCCTL3.B11;
    const register unsigned short int ADC_DCCTL3_CTE = 12;
    sbit  ADC_DCCTL3_CTE_bit at ADC0_DCCTL3.B12;

sfr unsigned long   volatile ADC0_DCCTL4          absolute 0x40038E10;
    const register unsigned short int ADC_DCCTL4_CIM0 = 0;
    sbit  ADC_DCCTL4_CIM0_bit at ADC0_DCCTL4.B0;
    const register unsigned short int ADC_DCCTL4_CIM1 = 1;
    sbit  ADC_DCCTL4_CIM1_bit at ADC0_DCCTL4.B1;
    const register unsigned short int ADC_DCCTL4_CIC2 = 2;
    sbit  ADC_DCCTL4_CIC2_bit at ADC0_DCCTL4.B2;
    const register unsigned short int ADC_DCCTL4_CIC3 = 3;
    sbit  ADC_DCCTL4_CIC3_bit at ADC0_DCCTL4.B3;
    const register unsigned short int ADC_DCCTL4_CIE = 4;
    sbit  ADC_DCCTL4_CIE_bit at ADC0_DCCTL4.B4;
    const register unsigned short int ADC_DCCTL4_CTM8 = 8;
    sbit  ADC_DCCTL4_CTM8_bit at ADC0_DCCTL4.B8;
    const register unsigned short int ADC_DCCTL4_CTM9 = 9;
    sbit  ADC_DCCTL4_CTM9_bit at ADC0_DCCTL4.B9;
    const register unsigned short int ADC_DCCTL4_CTC10 = 10;
    sbit  ADC_DCCTL4_CTC10_bit at ADC0_DCCTL4.B10;
    const register unsigned short int ADC_DCCTL4_CTC11 = 11;
    sbit  ADC_DCCTL4_CTC11_bit at ADC0_DCCTL4.B11;
    const register unsigned short int ADC_DCCTL4_CTE = 12;
    sbit  ADC_DCCTL4_CTE_bit at ADC0_DCCTL4.B12;

sfr unsigned long   volatile ADC0_DCCTL5          absolute 0x40038E14;
    const register unsigned short int ADC_DCCTL5_CIM0 = 0;
    sbit  ADC_DCCTL5_CIM0_bit at ADC0_DCCTL5.B0;
    const register unsigned short int ADC_DCCTL5_CIM1 = 1;
    sbit  ADC_DCCTL5_CIM1_bit at ADC0_DCCTL5.B1;
    const register unsigned short int ADC_DCCTL5_CIC2 = 2;
    sbit  ADC_DCCTL5_CIC2_bit at ADC0_DCCTL5.B2;
    const register unsigned short int ADC_DCCTL5_CIC3 = 3;
    sbit  ADC_DCCTL5_CIC3_bit at ADC0_DCCTL5.B3;
    const register unsigned short int ADC_DCCTL5_CIE = 4;
    sbit  ADC_DCCTL5_CIE_bit at ADC0_DCCTL5.B4;
    const register unsigned short int ADC_DCCTL5_CTM8 = 8;
    sbit  ADC_DCCTL5_CTM8_bit at ADC0_DCCTL5.B8;
    const register unsigned short int ADC_DCCTL5_CTM9 = 9;
    sbit  ADC_DCCTL5_CTM9_bit at ADC0_DCCTL5.B9;
    const register unsigned short int ADC_DCCTL5_CTC10 = 10;
    sbit  ADC_DCCTL5_CTC10_bit at ADC0_DCCTL5.B10;
    const register unsigned short int ADC_DCCTL5_CTC11 = 11;
    sbit  ADC_DCCTL5_CTC11_bit at ADC0_DCCTL5.B11;
    const register unsigned short int ADC_DCCTL5_CTE = 12;
    sbit  ADC_DCCTL5_CTE_bit at ADC0_DCCTL5.B12;

sfr unsigned long   volatile ADC0_DCCTL6          absolute 0x40038E18;
    const register unsigned short int ADC_DCCTL6_CIM0 = 0;
    sbit  ADC_DCCTL6_CIM0_bit at ADC0_DCCTL6.B0;
    const register unsigned short int ADC_DCCTL6_CIM1 = 1;
    sbit  ADC_DCCTL6_CIM1_bit at ADC0_DCCTL6.B1;
    const register unsigned short int ADC_DCCTL6_CIC2 = 2;
    sbit  ADC_DCCTL6_CIC2_bit at ADC0_DCCTL6.B2;
    const register unsigned short int ADC_DCCTL6_CIC3 = 3;
    sbit  ADC_DCCTL6_CIC3_bit at ADC0_DCCTL6.B3;
    const register unsigned short int ADC_DCCTL6_CIE = 4;
    sbit  ADC_DCCTL6_CIE_bit at ADC0_DCCTL6.B4;
    const register unsigned short int ADC_DCCTL6_CTM8 = 8;
    sbit  ADC_DCCTL6_CTM8_bit at ADC0_DCCTL6.B8;
    const register unsigned short int ADC_DCCTL6_CTM9 = 9;
    sbit  ADC_DCCTL6_CTM9_bit at ADC0_DCCTL6.B9;
    const register unsigned short int ADC_DCCTL6_CTC10 = 10;
    sbit  ADC_DCCTL6_CTC10_bit at ADC0_DCCTL6.B10;
    const register unsigned short int ADC_DCCTL6_CTC11 = 11;
    sbit  ADC_DCCTL6_CTC11_bit at ADC0_DCCTL6.B11;
    const register unsigned short int ADC_DCCTL6_CTE = 12;
    sbit  ADC_DCCTL6_CTE_bit at ADC0_DCCTL6.B12;

sfr unsigned long   volatile ADC0_DCCTL7          absolute 0x40038E1C;
    const register unsigned short int ADC_DCCTL7_CIM0 = 0;
    sbit  ADC_DCCTL7_CIM0_bit at ADC0_DCCTL7.B0;
    const register unsigned short int ADC_DCCTL7_CIM1 = 1;
    sbit  ADC_DCCTL7_CIM1_bit at ADC0_DCCTL7.B1;
    const register unsigned short int ADC_DCCTL7_CIC2 = 2;
    sbit  ADC_DCCTL7_CIC2_bit at ADC0_DCCTL7.B2;
    const register unsigned short int ADC_DCCTL7_CIC3 = 3;
    sbit  ADC_DCCTL7_CIC3_bit at ADC0_DCCTL7.B3;
    const register unsigned short int ADC_DCCTL7_CIE = 4;
    sbit  ADC_DCCTL7_CIE_bit at ADC0_DCCTL7.B4;
    const register unsigned short int ADC_DCCTL7_CTM8 = 8;
    sbit  ADC_DCCTL7_CTM8_bit at ADC0_DCCTL7.B8;
    const register unsigned short int ADC_DCCTL7_CTM9 = 9;
    sbit  ADC_DCCTL7_CTM9_bit at ADC0_DCCTL7.B9;
    const register unsigned short int ADC_DCCTL7_CTC10 = 10;
    sbit  ADC_DCCTL7_CTC10_bit at ADC0_DCCTL7.B10;
    const register unsigned short int ADC_DCCTL7_CTC11 = 11;
    sbit  ADC_DCCTL7_CTC11_bit at ADC0_DCCTL7.B11;
    const register unsigned short int ADC_DCCTL7_CTE = 12;
    sbit  ADC_DCCTL7_CTE_bit at ADC0_DCCTL7.B12;

sfr unsigned long   volatile ADC0_DCCMP0          absolute 0x40038E40;
    const register unsigned short int ADC_DCCMP0_COMP00 = 0;
    sbit  ADC_DCCMP0_COMP00_bit at ADC0_DCCMP0.B0;
    const register unsigned short int ADC_DCCMP0_COMP01 = 1;
    sbit  ADC_DCCMP0_COMP01_bit at ADC0_DCCMP0.B1;
    const register unsigned short int ADC_DCCMP0_COMP02 = 2;
    sbit  ADC_DCCMP0_COMP02_bit at ADC0_DCCMP0.B2;
    const register unsigned short int ADC_DCCMP0_COMP03 = 3;
    sbit  ADC_DCCMP0_COMP03_bit at ADC0_DCCMP0.B3;
    const register unsigned short int ADC_DCCMP0_COMP04 = 4;
    sbit  ADC_DCCMP0_COMP04_bit at ADC0_DCCMP0.B4;
    const register unsigned short int ADC_DCCMP0_COMP05 = 5;
    sbit  ADC_DCCMP0_COMP05_bit at ADC0_DCCMP0.B5;
    const register unsigned short int ADC_DCCMP0_COMP06 = 6;
    sbit  ADC_DCCMP0_COMP06_bit at ADC0_DCCMP0.B6;
    const register unsigned short int ADC_DCCMP0_COMP07 = 7;
    sbit  ADC_DCCMP0_COMP07_bit at ADC0_DCCMP0.B7;
    const register unsigned short int ADC_DCCMP0_COMP08 = 8;
    sbit  ADC_DCCMP0_COMP08_bit at ADC0_DCCMP0.B8;
    const register unsigned short int ADC_DCCMP0_COMP09 = 9;
    sbit  ADC_DCCMP0_COMP09_bit at ADC0_DCCMP0.B9;
    const register unsigned short int ADC_DCCMP0_COMP010 = 10;
    sbit  ADC_DCCMP0_COMP010_bit at ADC0_DCCMP0.B10;
    const register unsigned short int ADC_DCCMP0_COMP011 = 11;
    sbit  ADC_DCCMP0_COMP011_bit at ADC0_DCCMP0.B11;
    const register unsigned short int ADC_DCCMP0_COMP116 = 16;
    sbit  ADC_DCCMP0_COMP116_bit at ADC0_DCCMP0.B16;
    const register unsigned short int ADC_DCCMP0_COMP117 = 17;
    sbit  ADC_DCCMP0_COMP117_bit at ADC0_DCCMP0.B17;
    const register unsigned short int ADC_DCCMP0_COMP118 = 18;
    sbit  ADC_DCCMP0_COMP118_bit at ADC0_DCCMP0.B18;
    const register unsigned short int ADC_DCCMP0_COMP119 = 19;
    sbit  ADC_DCCMP0_COMP119_bit at ADC0_DCCMP0.B19;
    const register unsigned short int ADC_DCCMP0_COMP120 = 20;
    sbit  ADC_DCCMP0_COMP120_bit at ADC0_DCCMP0.B20;
    const register unsigned short int ADC_DCCMP0_COMP121 = 21;
    sbit  ADC_DCCMP0_COMP121_bit at ADC0_DCCMP0.B21;
    const register unsigned short int ADC_DCCMP0_COMP122 = 22;
    sbit  ADC_DCCMP0_COMP122_bit at ADC0_DCCMP0.B22;
    const register unsigned short int ADC_DCCMP0_COMP123 = 23;
    sbit  ADC_DCCMP0_COMP123_bit at ADC0_DCCMP0.B23;
    const register unsigned short int ADC_DCCMP0_COMP124 = 24;
    sbit  ADC_DCCMP0_COMP124_bit at ADC0_DCCMP0.B24;
    const register unsigned short int ADC_DCCMP0_COMP125 = 25;
    sbit  ADC_DCCMP0_COMP125_bit at ADC0_DCCMP0.B25;
    const register unsigned short int ADC_DCCMP0_COMP126 = 26;
    sbit  ADC_DCCMP0_COMP126_bit at ADC0_DCCMP0.B26;
    const register unsigned short int ADC_DCCMP0_COMP127 = 27;
    sbit  ADC_DCCMP0_COMP127_bit at ADC0_DCCMP0.B27;

sfr unsigned long   volatile ADC0_DCCMP1          absolute 0x40038E44;
    const register unsigned short int ADC_DCCMP1_COMP00 = 0;
    sbit  ADC_DCCMP1_COMP00_bit at ADC0_DCCMP1.B0;
    const register unsigned short int ADC_DCCMP1_COMP01 = 1;
    sbit  ADC_DCCMP1_COMP01_bit at ADC0_DCCMP1.B1;
    const register unsigned short int ADC_DCCMP1_COMP02 = 2;
    sbit  ADC_DCCMP1_COMP02_bit at ADC0_DCCMP1.B2;
    const register unsigned short int ADC_DCCMP1_COMP03 = 3;
    sbit  ADC_DCCMP1_COMP03_bit at ADC0_DCCMP1.B3;
    const register unsigned short int ADC_DCCMP1_COMP04 = 4;
    sbit  ADC_DCCMP1_COMP04_bit at ADC0_DCCMP1.B4;
    const register unsigned short int ADC_DCCMP1_COMP05 = 5;
    sbit  ADC_DCCMP1_COMP05_bit at ADC0_DCCMP1.B5;
    const register unsigned short int ADC_DCCMP1_COMP06 = 6;
    sbit  ADC_DCCMP1_COMP06_bit at ADC0_DCCMP1.B6;
    const register unsigned short int ADC_DCCMP1_COMP07 = 7;
    sbit  ADC_DCCMP1_COMP07_bit at ADC0_DCCMP1.B7;
    const register unsigned short int ADC_DCCMP1_COMP08 = 8;
    sbit  ADC_DCCMP1_COMP08_bit at ADC0_DCCMP1.B8;
    const register unsigned short int ADC_DCCMP1_COMP09 = 9;
    sbit  ADC_DCCMP1_COMP09_bit at ADC0_DCCMP1.B9;
    const register unsigned short int ADC_DCCMP1_COMP010 = 10;
    sbit  ADC_DCCMP1_COMP010_bit at ADC0_DCCMP1.B10;
    const register unsigned short int ADC_DCCMP1_COMP011 = 11;
    sbit  ADC_DCCMP1_COMP011_bit at ADC0_DCCMP1.B11;
    const register unsigned short int ADC_DCCMP1_COMP116 = 16;
    sbit  ADC_DCCMP1_COMP116_bit at ADC0_DCCMP1.B16;
    const register unsigned short int ADC_DCCMP1_COMP117 = 17;
    sbit  ADC_DCCMP1_COMP117_bit at ADC0_DCCMP1.B17;
    const register unsigned short int ADC_DCCMP1_COMP118 = 18;
    sbit  ADC_DCCMP1_COMP118_bit at ADC0_DCCMP1.B18;
    const register unsigned short int ADC_DCCMP1_COMP119 = 19;
    sbit  ADC_DCCMP1_COMP119_bit at ADC0_DCCMP1.B19;
    const register unsigned short int ADC_DCCMP1_COMP120 = 20;
    sbit  ADC_DCCMP1_COMP120_bit at ADC0_DCCMP1.B20;
    const register unsigned short int ADC_DCCMP1_COMP121 = 21;
    sbit  ADC_DCCMP1_COMP121_bit at ADC0_DCCMP1.B21;
    const register unsigned short int ADC_DCCMP1_COMP122 = 22;
    sbit  ADC_DCCMP1_COMP122_bit at ADC0_DCCMP1.B22;
    const register unsigned short int ADC_DCCMP1_COMP123 = 23;
    sbit  ADC_DCCMP1_COMP123_bit at ADC0_DCCMP1.B23;
    const register unsigned short int ADC_DCCMP1_COMP124 = 24;
    sbit  ADC_DCCMP1_COMP124_bit at ADC0_DCCMP1.B24;
    const register unsigned short int ADC_DCCMP1_COMP125 = 25;
    sbit  ADC_DCCMP1_COMP125_bit at ADC0_DCCMP1.B25;
    const register unsigned short int ADC_DCCMP1_COMP126 = 26;
    sbit  ADC_DCCMP1_COMP126_bit at ADC0_DCCMP1.B26;
    const register unsigned short int ADC_DCCMP1_COMP127 = 27;
    sbit  ADC_DCCMP1_COMP127_bit at ADC0_DCCMP1.B27;

sfr unsigned long   volatile ADC0_DCCMP2          absolute 0x40038E48;
    const register unsigned short int ADC_DCCMP2_COMP00 = 0;
    sbit  ADC_DCCMP2_COMP00_bit at ADC0_DCCMP2.B0;
    const register unsigned short int ADC_DCCMP2_COMP01 = 1;
    sbit  ADC_DCCMP2_COMP01_bit at ADC0_DCCMP2.B1;
    const register unsigned short int ADC_DCCMP2_COMP02 = 2;
    sbit  ADC_DCCMP2_COMP02_bit at ADC0_DCCMP2.B2;
    const register unsigned short int ADC_DCCMP2_COMP03 = 3;
    sbit  ADC_DCCMP2_COMP03_bit at ADC0_DCCMP2.B3;
    const register unsigned short int ADC_DCCMP2_COMP04 = 4;
    sbit  ADC_DCCMP2_COMP04_bit at ADC0_DCCMP2.B4;
    const register unsigned short int ADC_DCCMP2_COMP05 = 5;
    sbit  ADC_DCCMP2_COMP05_bit at ADC0_DCCMP2.B5;
    const register unsigned short int ADC_DCCMP2_COMP06 = 6;
    sbit  ADC_DCCMP2_COMP06_bit at ADC0_DCCMP2.B6;
    const register unsigned short int ADC_DCCMP2_COMP07 = 7;
    sbit  ADC_DCCMP2_COMP07_bit at ADC0_DCCMP2.B7;
    const register unsigned short int ADC_DCCMP2_COMP08 = 8;
    sbit  ADC_DCCMP2_COMP08_bit at ADC0_DCCMP2.B8;
    const register unsigned short int ADC_DCCMP2_COMP09 = 9;
    sbit  ADC_DCCMP2_COMP09_bit at ADC0_DCCMP2.B9;
    const register unsigned short int ADC_DCCMP2_COMP010 = 10;
    sbit  ADC_DCCMP2_COMP010_bit at ADC0_DCCMP2.B10;
    const register unsigned short int ADC_DCCMP2_COMP011 = 11;
    sbit  ADC_DCCMP2_COMP011_bit at ADC0_DCCMP2.B11;
    const register unsigned short int ADC_DCCMP2_COMP116 = 16;
    sbit  ADC_DCCMP2_COMP116_bit at ADC0_DCCMP2.B16;
    const register unsigned short int ADC_DCCMP2_COMP117 = 17;
    sbit  ADC_DCCMP2_COMP117_bit at ADC0_DCCMP2.B17;
    const register unsigned short int ADC_DCCMP2_COMP118 = 18;
    sbit  ADC_DCCMP2_COMP118_bit at ADC0_DCCMP2.B18;
    const register unsigned short int ADC_DCCMP2_COMP119 = 19;
    sbit  ADC_DCCMP2_COMP119_bit at ADC0_DCCMP2.B19;
    const register unsigned short int ADC_DCCMP2_COMP120 = 20;
    sbit  ADC_DCCMP2_COMP120_bit at ADC0_DCCMP2.B20;
    const register unsigned short int ADC_DCCMP2_COMP121 = 21;
    sbit  ADC_DCCMP2_COMP121_bit at ADC0_DCCMP2.B21;
    const register unsigned short int ADC_DCCMP2_COMP122 = 22;
    sbit  ADC_DCCMP2_COMP122_bit at ADC0_DCCMP2.B22;
    const register unsigned short int ADC_DCCMP2_COMP123 = 23;
    sbit  ADC_DCCMP2_COMP123_bit at ADC0_DCCMP2.B23;
    const register unsigned short int ADC_DCCMP2_COMP124 = 24;
    sbit  ADC_DCCMP2_COMP124_bit at ADC0_DCCMP2.B24;
    const register unsigned short int ADC_DCCMP2_COMP125 = 25;
    sbit  ADC_DCCMP2_COMP125_bit at ADC0_DCCMP2.B25;
    const register unsigned short int ADC_DCCMP2_COMP126 = 26;
    sbit  ADC_DCCMP2_COMP126_bit at ADC0_DCCMP2.B26;
    const register unsigned short int ADC_DCCMP2_COMP127 = 27;
    sbit  ADC_DCCMP2_COMP127_bit at ADC0_DCCMP2.B27;

sfr unsigned long   volatile ADC0_DCCMP3          absolute 0x40038E4C;
    const register unsigned short int ADC_DCCMP3_COMP00 = 0;
    sbit  ADC_DCCMP3_COMP00_bit at ADC0_DCCMP3.B0;
    const register unsigned short int ADC_DCCMP3_COMP01 = 1;
    sbit  ADC_DCCMP3_COMP01_bit at ADC0_DCCMP3.B1;
    const register unsigned short int ADC_DCCMP3_COMP02 = 2;
    sbit  ADC_DCCMP3_COMP02_bit at ADC0_DCCMP3.B2;
    const register unsigned short int ADC_DCCMP3_COMP03 = 3;
    sbit  ADC_DCCMP3_COMP03_bit at ADC0_DCCMP3.B3;
    const register unsigned short int ADC_DCCMP3_COMP04 = 4;
    sbit  ADC_DCCMP3_COMP04_bit at ADC0_DCCMP3.B4;
    const register unsigned short int ADC_DCCMP3_COMP05 = 5;
    sbit  ADC_DCCMP3_COMP05_bit at ADC0_DCCMP3.B5;
    const register unsigned short int ADC_DCCMP3_COMP06 = 6;
    sbit  ADC_DCCMP3_COMP06_bit at ADC0_DCCMP3.B6;
    const register unsigned short int ADC_DCCMP3_COMP07 = 7;
    sbit  ADC_DCCMP3_COMP07_bit at ADC0_DCCMP3.B7;
    const register unsigned short int ADC_DCCMP3_COMP08 = 8;
    sbit  ADC_DCCMP3_COMP08_bit at ADC0_DCCMP3.B8;
    const register unsigned short int ADC_DCCMP3_COMP09 = 9;
    sbit  ADC_DCCMP3_COMP09_bit at ADC0_DCCMP3.B9;
    const register unsigned short int ADC_DCCMP3_COMP010 = 10;
    sbit  ADC_DCCMP3_COMP010_bit at ADC0_DCCMP3.B10;
    const register unsigned short int ADC_DCCMP3_COMP011 = 11;
    sbit  ADC_DCCMP3_COMP011_bit at ADC0_DCCMP3.B11;
    const register unsigned short int ADC_DCCMP3_COMP116 = 16;
    sbit  ADC_DCCMP3_COMP116_bit at ADC0_DCCMP3.B16;
    const register unsigned short int ADC_DCCMP3_COMP117 = 17;
    sbit  ADC_DCCMP3_COMP117_bit at ADC0_DCCMP3.B17;
    const register unsigned short int ADC_DCCMP3_COMP118 = 18;
    sbit  ADC_DCCMP3_COMP118_bit at ADC0_DCCMP3.B18;
    const register unsigned short int ADC_DCCMP3_COMP119 = 19;
    sbit  ADC_DCCMP3_COMP119_bit at ADC0_DCCMP3.B19;
    const register unsigned short int ADC_DCCMP3_COMP120 = 20;
    sbit  ADC_DCCMP3_COMP120_bit at ADC0_DCCMP3.B20;
    const register unsigned short int ADC_DCCMP3_COMP121 = 21;
    sbit  ADC_DCCMP3_COMP121_bit at ADC0_DCCMP3.B21;
    const register unsigned short int ADC_DCCMP3_COMP122 = 22;
    sbit  ADC_DCCMP3_COMP122_bit at ADC0_DCCMP3.B22;
    const register unsigned short int ADC_DCCMP3_COMP123 = 23;
    sbit  ADC_DCCMP3_COMP123_bit at ADC0_DCCMP3.B23;
    const register unsigned short int ADC_DCCMP3_COMP124 = 24;
    sbit  ADC_DCCMP3_COMP124_bit at ADC0_DCCMP3.B24;
    const register unsigned short int ADC_DCCMP3_COMP125 = 25;
    sbit  ADC_DCCMP3_COMP125_bit at ADC0_DCCMP3.B25;
    const register unsigned short int ADC_DCCMP3_COMP126 = 26;
    sbit  ADC_DCCMP3_COMP126_bit at ADC0_DCCMP3.B26;
    const register unsigned short int ADC_DCCMP3_COMP127 = 27;
    sbit  ADC_DCCMP3_COMP127_bit at ADC0_DCCMP3.B27;

sfr unsigned long   volatile ADC0_DCCMP4          absolute 0x40038E50;
    const register unsigned short int ADC_DCCMP4_COMP00 = 0;
    sbit  ADC_DCCMP4_COMP00_bit at ADC0_DCCMP4.B0;
    const register unsigned short int ADC_DCCMP4_COMP01 = 1;
    sbit  ADC_DCCMP4_COMP01_bit at ADC0_DCCMP4.B1;
    const register unsigned short int ADC_DCCMP4_COMP02 = 2;
    sbit  ADC_DCCMP4_COMP02_bit at ADC0_DCCMP4.B2;
    const register unsigned short int ADC_DCCMP4_COMP03 = 3;
    sbit  ADC_DCCMP4_COMP03_bit at ADC0_DCCMP4.B3;
    const register unsigned short int ADC_DCCMP4_COMP04 = 4;
    sbit  ADC_DCCMP4_COMP04_bit at ADC0_DCCMP4.B4;
    const register unsigned short int ADC_DCCMP4_COMP05 = 5;
    sbit  ADC_DCCMP4_COMP05_bit at ADC0_DCCMP4.B5;
    const register unsigned short int ADC_DCCMP4_COMP06 = 6;
    sbit  ADC_DCCMP4_COMP06_bit at ADC0_DCCMP4.B6;
    const register unsigned short int ADC_DCCMP4_COMP07 = 7;
    sbit  ADC_DCCMP4_COMP07_bit at ADC0_DCCMP4.B7;
    const register unsigned short int ADC_DCCMP4_COMP08 = 8;
    sbit  ADC_DCCMP4_COMP08_bit at ADC0_DCCMP4.B8;
    const register unsigned short int ADC_DCCMP4_COMP09 = 9;
    sbit  ADC_DCCMP4_COMP09_bit at ADC0_DCCMP4.B9;
    const register unsigned short int ADC_DCCMP4_COMP010 = 10;
    sbit  ADC_DCCMP4_COMP010_bit at ADC0_DCCMP4.B10;
    const register unsigned short int ADC_DCCMP4_COMP011 = 11;
    sbit  ADC_DCCMP4_COMP011_bit at ADC0_DCCMP4.B11;
    const register unsigned short int ADC_DCCMP4_COMP116 = 16;
    sbit  ADC_DCCMP4_COMP116_bit at ADC0_DCCMP4.B16;
    const register unsigned short int ADC_DCCMP4_COMP117 = 17;
    sbit  ADC_DCCMP4_COMP117_bit at ADC0_DCCMP4.B17;
    const register unsigned short int ADC_DCCMP4_COMP118 = 18;
    sbit  ADC_DCCMP4_COMP118_bit at ADC0_DCCMP4.B18;
    const register unsigned short int ADC_DCCMP4_COMP119 = 19;
    sbit  ADC_DCCMP4_COMP119_bit at ADC0_DCCMP4.B19;
    const register unsigned short int ADC_DCCMP4_COMP120 = 20;
    sbit  ADC_DCCMP4_COMP120_bit at ADC0_DCCMP4.B20;
    const register unsigned short int ADC_DCCMP4_COMP121 = 21;
    sbit  ADC_DCCMP4_COMP121_bit at ADC0_DCCMP4.B21;
    const register unsigned short int ADC_DCCMP4_COMP122 = 22;
    sbit  ADC_DCCMP4_COMP122_bit at ADC0_DCCMP4.B22;
    const register unsigned short int ADC_DCCMP4_COMP123 = 23;
    sbit  ADC_DCCMP4_COMP123_bit at ADC0_DCCMP4.B23;
    const register unsigned short int ADC_DCCMP4_COMP124 = 24;
    sbit  ADC_DCCMP4_COMP124_bit at ADC0_DCCMP4.B24;
    const register unsigned short int ADC_DCCMP4_COMP125 = 25;
    sbit  ADC_DCCMP4_COMP125_bit at ADC0_DCCMP4.B25;
    const register unsigned short int ADC_DCCMP4_COMP126 = 26;
    sbit  ADC_DCCMP4_COMP126_bit at ADC0_DCCMP4.B26;
    const register unsigned short int ADC_DCCMP4_COMP127 = 27;
    sbit  ADC_DCCMP4_COMP127_bit at ADC0_DCCMP4.B27;

sfr unsigned long   volatile ADC0_DCCMP5          absolute 0x40038E54;
    const register unsigned short int ADC_DCCMP5_COMP00 = 0;
    sbit  ADC_DCCMP5_COMP00_bit at ADC0_DCCMP5.B0;
    const register unsigned short int ADC_DCCMP5_COMP01 = 1;
    sbit  ADC_DCCMP5_COMP01_bit at ADC0_DCCMP5.B1;
    const register unsigned short int ADC_DCCMP5_COMP02 = 2;
    sbit  ADC_DCCMP5_COMP02_bit at ADC0_DCCMP5.B2;
    const register unsigned short int ADC_DCCMP5_COMP03 = 3;
    sbit  ADC_DCCMP5_COMP03_bit at ADC0_DCCMP5.B3;
    const register unsigned short int ADC_DCCMP5_COMP04 = 4;
    sbit  ADC_DCCMP5_COMP04_bit at ADC0_DCCMP5.B4;
    const register unsigned short int ADC_DCCMP5_COMP05 = 5;
    sbit  ADC_DCCMP5_COMP05_bit at ADC0_DCCMP5.B5;
    const register unsigned short int ADC_DCCMP5_COMP06 = 6;
    sbit  ADC_DCCMP5_COMP06_bit at ADC0_DCCMP5.B6;
    const register unsigned short int ADC_DCCMP5_COMP07 = 7;
    sbit  ADC_DCCMP5_COMP07_bit at ADC0_DCCMP5.B7;
    const register unsigned short int ADC_DCCMP5_COMP08 = 8;
    sbit  ADC_DCCMP5_COMP08_bit at ADC0_DCCMP5.B8;
    const register unsigned short int ADC_DCCMP5_COMP09 = 9;
    sbit  ADC_DCCMP5_COMP09_bit at ADC0_DCCMP5.B9;
    const register unsigned short int ADC_DCCMP5_COMP010 = 10;
    sbit  ADC_DCCMP5_COMP010_bit at ADC0_DCCMP5.B10;
    const register unsigned short int ADC_DCCMP5_COMP011 = 11;
    sbit  ADC_DCCMP5_COMP011_bit at ADC0_DCCMP5.B11;
    const register unsigned short int ADC_DCCMP5_COMP116 = 16;
    sbit  ADC_DCCMP5_COMP116_bit at ADC0_DCCMP5.B16;
    const register unsigned short int ADC_DCCMP5_COMP117 = 17;
    sbit  ADC_DCCMP5_COMP117_bit at ADC0_DCCMP5.B17;
    const register unsigned short int ADC_DCCMP5_COMP118 = 18;
    sbit  ADC_DCCMP5_COMP118_bit at ADC0_DCCMP5.B18;
    const register unsigned short int ADC_DCCMP5_COMP119 = 19;
    sbit  ADC_DCCMP5_COMP119_bit at ADC0_DCCMP5.B19;
    const register unsigned short int ADC_DCCMP5_COMP120 = 20;
    sbit  ADC_DCCMP5_COMP120_bit at ADC0_DCCMP5.B20;
    const register unsigned short int ADC_DCCMP5_COMP121 = 21;
    sbit  ADC_DCCMP5_COMP121_bit at ADC0_DCCMP5.B21;
    const register unsigned short int ADC_DCCMP5_COMP122 = 22;
    sbit  ADC_DCCMP5_COMP122_bit at ADC0_DCCMP5.B22;
    const register unsigned short int ADC_DCCMP5_COMP123 = 23;
    sbit  ADC_DCCMP5_COMP123_bit at ADC0_DCCMP5.B23;
    const register unsigned short int ADC_DCCMP5_COMP124 = 24;
    sbit  ADC_DCCMP5_COMP124_bit at ADC0_DCCMP5.B24;
    const register unsigned short int ADC_DCCMP5_COMP125 = 25;
    sbit  ADC_DCCMP5_COMP125_bit at ADC0_DCCMP5.B25;
    const register unsigned short int ADC_DCCMP5_COMP126 = 26;
    sbit  ADC_DCCMP5_COMP126_bit at ADC0_DCCMP5.B26;
    const register unsigned short int ADC_DCCMP5_COMP127 = 27;
    sbit  ADC_DCCMP5_COMP127_bit at ADC0_DCCMP5.B27;

sfr unsigned long   volatile ADC0_DCCMP6          absolute 0x40038E58;
    const register unsigned short int ADC_DCCMP6_COMP00 = 0;
    sbit  ADC_DCCMP6_COMP00_bit at ADC0_DCCMP6.B0;
    const register unsigned short int ADC_DCCMP6_COMP01 = 1;
    sbit  ADC_DCCMP6_COMP01_bit at ADC0_DCCMP6.B1;
    const register unsigned short int ADC_DCCMP6_COMP02 = 2;
    sbit  ADC_DCCMP6_COMP02_bit at ADC0_DCCMP6.B2;
    const register unsigned short int ADC_DCCMP6_COMP03 = 3;
    sbit  ADC_DCCMP6_COMP03_bit at ADC0_DCCMP6.B3;
    const register unsigned short int ADC_DCCMP6_COMP04 = 4;
    sbit  ADC_DCCMP6_COMP04_bit at ADC0_DCCMP6.B4;
    const register unsigned short int ADC_DCCMP6_COMP05 = 5;
    sbit  ADC_DCCMP6_COMP05_bit at ADC0_DCCMP6.B5;
    const register unsigned short int ADC_DCCMP6_COMP06 = 6;
    sbit  ADC_DCCMP6_COMP06_bit at ADC0_DCCMP6.B6;
    const register unsigned short int ADC_DCCMP6_COMP07 = 7;
    sbit  ADC_DCCMP6_COMP07_bit at ADC0_DCCMP6.B7;
    const register unsigned short int ADC_DCCMP6_COMP08 = 8;
    sbit  ADC_DCCMP6_COMP08_bit at ADC0_DCCMP6.B8;
    const register unsigned short int ADC_DCCMP6_COMP09 = 9;
    sbit  ADC_DCCMP6_COMP09_bit at ADC0_DCCMP6.B9;
    const register unsigned short int ADC_DCCMP6_COMP010 = 10;
    sbit  ADC_DCCMP6_COMP010_bit at ADC0_DCCMP6.B10;
    const register unsigned short int ADC_DCCMP6_COMP011 = 11;
    sbit  ADC_DCCMP6_COMP011_bit at ADC0_DCCMP6.B11;
    const register unsigned short int ADC_DCCMP6_COMP116 = 16;
    sbit  ADC_DCCMP6_COMP116_bit at ADC0_DCCMP6.B16;
    const register unsigned short int ADC_DCCMP6_COMP117 = 17;
    sbit  ADC_DCCMP6_COMP117_bit at ADC0_DCCMP6.B17;
    const register unsigned short int ADC_DCCMP6_COMP118 = 18;
    sbit  ADC_DCCMP6_COMP118_bit at ADC0_DCCMP6.B18;
    const register unsigned short int ADC_DCCMP6_COMP119 = 19;
    sbit  ADC_DCCMP6_COMP119_bit at ADC0_DCCMP6.B19;
    const register unsigned short int ADC_DCCMP6_COMP120 = 20;
    sbit  ADC_DCCMP6_COMP120_bit at ADC0_DCCMP6.B20;
    const register unsigned short int ADC_DCCMP6_COMP121 = 21;
    sbit  ADC_DCCMP6_COMP121_bit at ADC0_DCCMP6.B21;
    const register unsigned short int ADC_DCCMP6_COMP122 = 22;
    sbit  ADC_DCCMP6_COMP122_bit at ADC0_DCCMP6.B22;
    const register unsigned short int ADC_DCCMP6_COMP123 = 23;
    sbit  ADC_DCCMP6_COMP123_bit at ADC0_DCCMP6.B23;
    const register unsigned short int ADC_DCCMP6_COMP124 = 24;
    sbit  ADC_DCCMP6_COMP124_bit at ADC0_DCCMP6.B24;
    const register unsigned short int ADC_DCCMP6_COMP125 = 25;
    sbit  ADC_DCCMP6_COMP125_bit at ADC0_DCCMP6.B25;
    const register unsigned short int ADC_DCCMP6_COMP126 = 26;
    sbit  ADC_DCCMP6_COMP126_bit at ADC0_DCCMP6.B26;
    const register unsigned short int ADC_DCCMP6_COMP127 = 27;
    sbit  ADC_DCCMP6_COMP127_bit at ADC0_DCCMP6.B27;

sfr unsigned long   volatile ADC0_DCCMP7          absolute 0x40038E5C;
    const register unsigned short int ADC_DCCMP7_COMP00 = 0;
    sbit  ADC_DCCMP7_COMP00_bit at ADC0_DCCMP7.B0;
    const register unsigned short int ADC_DCCMP7_COMP01 = 1;
    sbit  ADC_DCCMP7_COMP01_bit at ADC0_DCCMP7.B1;
    const register unsigned short int ADC_DCCMP7_COMP02 = 2;
    sbit  ADC_DCCMP7_COMP02_bit at ADC0_DCCMP7.B2;
    const register unsigned short int ADC_DCCMP7_COMP03 = 3;
    sbit  ADC_DCCMP7_COMP03_bit at ADC0_DCCMP7.B3;
    const register unsigned short int ADC_DCCMP7_COMP04 = 4;
    sbit  ADC_DCCMP7_COMP04_bit at ADC0_DCCMP7.B4;
    const register unsigned short int ADC_DCCMP7_COMP05 = 5;
    sbit  ADC_DCCMP7_COMP05_bit at ADC0_DCCMP7.B5;
    const register unsigned short int ADC_DCCMP7_COMP06 = 6;
    sbit  ADC_DCCMP7_COMP06_bit at ADC0_DCCMP7.B6;
    const register unsigned short int ADC_DCCMP7_COMP07 = 7;
    sbit  ADC_DCCMP7_COMP07_bit at ADC0_DCCMP7.B7;
    const register unsigned short int ADC_DCCMP7_COMP08 = 8;
    sbit  ADC_DCCMP7_COMP08_bit at ADC0_DCCMP7.B8;
    const register unsigned short int ADC_DCCMP7_COMP09 = 9;
    sbit  ADC_DCCMP7_COMP09_bit at ADC0_DCCMP7.B9;
    const register unsigned short int ADC_DCCMP7_COMP010 = 10;
    sbit  ADC_DCCMP7_COMP010_bit at ADC0_DCCMP7.B10;
    const register unsigned short int ADC_DCCMP7_COMP011 = 11;
    sbit  ADC_DCCMP7_COMP011_bit at ADC0_DCCMP7.B11;
    const register unsigned short int ADC_DCCMP7_COMP116 = 16;
    sbit  ADC_DCCMP7_COMP116_bit at ADC0_DCCMP7.B16;
    const register unsigned short int ADC_DCCMP7_COMP117 = 17;
    sbit  ADC_DCCMP7_COMP117_bit at ADC0_DCCMP7.B17;
    const register unsigned short int ADC_DCCMP7_COMP118 = 18;
    sbit  ADC_DCCMP7_COMP118_bit at ADC0_DCCMP7.B18;
    const register unsigned short int ADC_DCCMP7_COMP119 = 19;
    sbit  ADC_DCCMP7_COMP119_bit at ADC0_DCCMP7.B19;
    const register unsigned short int ADC_DCCMP7_COMP120 = 20;
    sbit  ADC_DCCMP7_COMP120_bit at ADC0_DCCMP7.B20;
    const register unsigned short int ADC_DCCMP7_COMP121 = 21;
    sbit  ADC_DCCMP7_COMP121_bit at ADC0_DCCMP7.B21;
    const register unsigned short int ADC_DCCMP7_COMP122 = 22;
    sbit  ADC_DCCMP7_COMP122_bit at ADC0_DCCMP7.B22;
    const register unsigned short int ADC_DCCMP7_COMP123 = 23;
    sbit  ADC_DCCMP7_COMP123_bit at ADC0_DCCMP7.B23;
    const register unsigned short int ADC_DCCMP7_COMP124 = 24;
    sbit  ADC_DCCMP7_COMP124_bit at ADC0_DCCMP7.B24;
    const register unsigned short int ADC_DCCMP7_COMP125 = 25;
    sbit  ADC_DCCMP7_COMP125_bit at ADC0_DCCMP7.B25;
    const register unsigned short int ADC_DCCMP7_COMP126 = 26;
    sbit  ADC_DCCMP7_COMP126_bit at ADC0_DCCMP7.B26;
    const register unsigned short int ADC_DCCMP7_COMP127 = 27;
    sbit  ADC_DCCMP7_COMP127_bit at ADC0_DCCMP7.B27;

sfr unsigned long   volatile ADC0_PP              absolute 0x40038FC0;
    const register unsigned short int ADC_PP_MCR0 = 0;
    sbit  ADC_PP_MCR0_bit at ADC0_PP.B0;
    const register unsigned short int ADC_PP_MCR1 = 1;
    sbit  ADC_PP_MCR1_bit at ADC0_PP.B1;
    const register unsigned short int ADC_PP_MCR2 = 2;
    sbit  ADC_PP_MCR2_bit at ADC0_PP.B2;
    const register unsigned short int ADC_PP_MCR3 = 3;
    sbit  ADC_PP_MCR3_bit at ADC0_PP.B3;
    const register unsigned short int ADC_PP_CH4 = 4;
    sbit  ADC_PP_CH4_bit at ADC0_PP.B4;
    const register unsigned short int ADC_PP_CH5 = 5;
    sbit  ADC_PP_CH5_bit at ADC0_PP.B5;
    const register unsigned short int ADC_PP_CH6 = 6;
    sbit  ADC_PP_CH6_bit at ADC0_PP.B6;
    const register unsigned short int ADC_PP_CH7 = 7;
    sbit  ADC_PP_CH7_bit at ADC0_PP.B7;
    const register unsigned short int ADC_PP_CH8 = 8;
    sbit  ADC_PP_CH8_bit at ADC0_PP.B8;
    const register unsigned short int ADC_PP_CH9 = 9;
    sbit  ADC_PP_CH9_bit at ADC0_PP.B9;
    const register unsigned short int ADC_PP_DC10 = 10;
    sbit  ADC_PP_DC10_bit at ADC0_PP.B10;
    const register unsigned short int ADC_PP_DC11 = 11;
    sbit  ADC_PP_DC11_bit at ADC0_PP.B11;
    const register unsigned short int ADC_PP_DC12 = 12;
    sbit  ADC_PP_DC12_bit at ADC0_PP.B12;
    const register unsigned short int ADC_PP_DC13 = 13;
    sbit  ADC_PP_DC13_bit at ADC0_PP.B13;
    const register unsigned short int ADC_PP_DC14 = 14;
    sbit  ADC_PP_DC14_bit at ADC0_PP.B14;
    const register unsigned short int ADC_PP_DC15 = 15;
    sbit  ADC_PP_DC15_bit at ADC0_PP.B15;
    const register unsigned short int ADC_PP_TYPE16 = 16;
    sbit  ADC_PP_TYPE16_bit at ADC0_PP.B16;
    const register unsigned short int ADC_PP_TYPE17 = 17;
    sbit  ADC_PP_TYPE17_bit at ADC0_PP.B17;
    const register unsigned short int ADC_PP_RSL18 = 18;
    sbit  ADC_PP_RSL18_bit at ADC0_PP.B18;
    const register unsigned short int ADC_PP_RSL19 = 19;
    sbit  ADC_PP_RSL19_bit at ADC0_PP.B19;
    const register unsigned short int ADC_PP_RSL20 = 20;
    sbit  ADC_PP_RSL20_bit at ADC0_PP.B20;
    const register unsigned short int ADC_PP_RSL21 = 21;
    sbit  ADC_PP_RSL21_bit at ADC0_PP.B21;
    const register unsigned short int ADC_PP_RSL22 = 22;
    sbit  ADC_PP_RSL22_bit at ADC0_PP.B22;
    const register unsigned short int ADC_PP_TS = 23;
    sbit  ADC_PP_TS_bit at ADC0_PP.B23;
    const register unsigned short int ADC_PP_APSHT = 24;
    sbit  ADC_PP_APSHT_bit at ADC0_PP.B24;

sfr unsigned long   volatile ADC0_PC              absolute 0x40038FC4;
    const register unsigned short int ADC_PC_MCR0 = 0;
    sbit  ADC_PC_MCR0_bit at ADC0_PC.B0;
    const register unsigned short int ADC_PC_MCR1 = 1;
    sbit  ADC_PC_MCR1_bit at ADC0_PC.B1;
    const register unsigned short int ADC_PC_MCR2 = 2;
    sbit  ADC_PC_MCR2_bit at ADC0_PC.B2;
    const register unsigned short int ADC_PC_MCR3 = 3;
    sbit  ADC_PC_MCR3_bit at ADC0_PC.B3;

sfr unsigned long   volatile ADC0_CC              absolute 0x40038FC8;
    const register unsigned short int ADC_CC_CS0 = 0;
    sbit  ADC_CC_CS0_bit at ADC0_CC.B0;
    const register unsigned short int ADC_CC_CS1 = 1;
    sbit  ADC_CC_CS1_bit at ADC0_CC.B1;
    const register unsigned short int ADC_CC_CS2 = 2;
    sbit  ADC_CC_CS2_bit at ADC0_CC.B2;
    const register unsigned short int ADC_CC_CS3 = 3;
    sbit  ADC_CC_CS3_bit at ADC0_CC.B3;
    const register unsigned short int ADC_CC_CLKDIV4 = 4;
    sbit  ADC_CC_CLKDIV4_bit at ADC0_CC.B4;
    const register unsigned short int ADC_CC_CLKDIV5 = 5;
    sbit  ADC_CC_CLKDIV5_bit at ADC0_CC.B5;
    const register unsigned short int ADC_CC_CLKDIV6 = 6;
    sbit  ADC_CC_CLKDIV6_bit at ADC0_CC.B6;
    const register unsigned short int ADC_CC_CLKDIV7 = 7;
    sbit  ADC_CC_CLKDIV7_bit at ADC0_CC.B7;
    const register unsigned short int ADC_CC_CLKDIV8 = 8;
    sbit  ADC_CC_CLKDIV8_bit at ADC0_CC.B8;
    const register unsigned short int ADC_CC_CLKDIV9 = 9;
    sbit  ADC_CC_CLKDIV9_bit at ADC0_CC.B9;

sfr unsigned long   volatile ADC1_ACTSS           absolute 0x40039000;
    sbit  ADC_ACTSS_ASEN0_ADC1_ACTSS_bit at ADC1_ACTSS.B0;
    sbit  ADC_ACTSS_ASEN1_ADC1_ACTSS_bit at ADC1_ACTSS.B1;
    sbit  ADC_ACTSS_ASEN2_ADC1_ACTSS_bit at ADC1_ACTSS.B2;
    sbit  ADC_ACTSS_ASEN3_ADC1_ACTSS_bit at ADC1_ACTSS.B3;
    sbit  ADC_ACTSS_ADEN0_ADC1_ACTSS_bit at ADC1_ACTSS.B8;
    sbit  ADC_ACTSS_ADEN1_ADC1_ACTSS_bit at ADC1_ACTSS.B9;
    sbit  ADC_ACTSS_ADEN2_ADC1_ACTSS_bit at ADC1_ACTSS.B10;
    sbit  ADC_ACTSS_ADEN3_ADC1_ACTSS_bit at ADC1_ACTSS.B11;
    sbit  ADC_ACTSS_BUSY_ADC1_ACTSS_bit at ADC1_ACTSS.B16;

sfr unsigned long   volatile ADC1_RIS             absolute 0x40039004;
    sbit  ADC_RIS_INR0_ADC1_RIS_bit at ADC1_RIS.B0;
    sbit  ADC_RIS_INR1_ADC1_RIS_bit at ADC1_RIS.B1;
    sbit  ADC_RIS_INR2_ADC1_RIS_bit at ADC1_RIS.B2;
    sbit  ADC_RIS_INR3_ADC1_RIS_bit at ADC1_RIS.B3;
    sbit  ADC_RIS_DMAINR0_ADC1_RIS_bit at ADC1_RIS.B8;
    sbit  ADC_RIS_DMAINR1_ADC1_RIS_bit at ADC1_RIS.B9;
    sbit  ADC_RIS_DMAINR2_ADC1_RIS_bit at ADC1_RIS.B10;
    sbit  ADC_RIS_DMAINR3_ADC1_RIS_bit at ADC1_RIS.B11;
    sbit  ADC_RIS_INRDC_ADC1_RIS_bit at ADC1_RIS.B16;

sfr unsigned long   volatile ADC1_IM              absolute 0x40039008;
    sbit  ADC_IM_MASK0_ADC1_IM_bit at ADC1_IM.B0;
    sbit  ADC_IM_MASK1_ADC1_IM_bit at ADC1_IM.B1;
    sbit  ADC_IM_MASK2_ADC1_IM_bit at ADC1_IM.B2;
    sbit  ADC_IM_MASK3_ADC1_IM_bit at ADC1_IM.B3;
    sbit  ADC_IM_DMAMASK0_ADC1_IM_bit at ADC1_IM.B8;
    sbit  ADC_IM_DMAMASK1_ADC1_IM_bit at ADC1_IM.B9;
    sbit  ADC_IM_DMAMASK2_ADC1_IM_bit at ADC1_IM.B10;
    sbit  ADC_IM_DMAMASK3_ADC1_IM_bit at ADC1_IM.B11;
    sbit  ADC_IM_DCONSS0_ADC1_IM_bit at ADC1_IM.B16;
    sbit  ADC_IM_DCONSS1_ADC1_IM_bit at ADC1_IM.B17;
    sbit  ADC_IM_DCONSS2_ADC1_IM_bit at ADC1_IM.B18;
    sbit  ADC_IM_DCONSS3_ADC1_IM_bit at ADC1_IM.B19;

sfr unsigned long   volatile ADC1_ISC             absolute 0x4003900C;
    sbit  ADC_ISC_IN0_ADC1_ISC_bit at ADC1_ISC.B0;
    sbit  ADC_ISC_IN1_ADC1_ISC_bit at ADC1_ISC.B1;
    sbit  ADC_ISC_IN2_ADC1_ISC_bit at ADC1_ISC.B2;
    sbit  ADC_ISC_IN3_ADC1_ISC_bit at ADC1_ISC.B3;
    sbit  ADC_ISC_DMAIN0_ADC1_ISC_bit at ADC1_ISC.B8;
    sbit  ADC_ISC_DMAIN1_ADC1_ISC_bit at ADC1_ISC.B9;
    sbit  ADC_ISC_DMAIN2_ADC1_ISC_bit at ADC1_ISC.B10;
    sbit  ADC_ISC_DMAIN3_ADC1_ISC_bit at ADC1_ISC.B11;
    sbit  ADC_ISC_DCINSS0_ADC1_ISC_bit at ADC1_ISC.B16;
    sbit  ADC_ISC_DCINSS1_ADC1_ISC_bit at ADC1_ISC.B17;
    sbit  ADC_ISC_DCINSS2_ADC1_ISC_bit at ADC1_ISC.B18;
    sbit  ADC_ISC_DCINSS3_ADC1_ISC_bit at ADC1_ISC.B19;

sfr unsigned long   volatile ADC1_OSTAT           absolute 0x40039010;
    sbit  ADC_OSTAT_OV0_ADC1_OSTAT_bit at ADC1_OSTAT.B0;
    sbit  ADC_OSTAT_OV1_ADC1_OSTAT_bit at ADC1_OSTAT.B1;
    sbit  ADC_OSTAT_OV2_ADC1_OSTAT_bit at ADC1_OSTAT.B2;
    sbit  ADC_OSTAT_OV3_ADC1_OSTAT_bit at ADC1_OSTAT.B3;

sfr unsigned long   volatile ADC1_EMUX            absolute 0x40039014;
    sbit  ADC_EMUX_EM00_ADC1_EMUX_bit at ADC1_EMUX.B0;
    sbit  ADC_EMUX_EM01_ADC1_EMUX_bit at ADC1_EMUX.B1;
    sbit  ADC_EMUX_EM02_ADC1_EMUX_bit at ADC1_EMUX.B2;
    sbit  ADC_EMUX_EM03_ADC1_EMUX_bit at ADC1_EMUX.B3;
    sbit  ADC_EMUX_EM14_ADC1_EMUX_bit at ADC1_EMUX.B4;
    sbit  ADC_EMUX_EM15_ADC1_EMUX_bit at ADC1_EMUX.B5;
    sbit  ADC_EMUX_EM16_ADC1_EMUX_bit at ADC1_EMUX.B6;
    sbit  ADC_EMUX_EM17_ADC1_EMUX_bit at ADC1_EMUX.B7;
    sbit  ADC_EMUX_EM28_ADC1_EMUX_bit at ADC1_EMUX.B8;
    sbit  ADC_EMUX_EM29_ADC1_EMUX_bit at ADC1_EMUX.B9;
    sbit  ADC_EMUX_EM210_ADC1_EMUX_bit at ADC1_EMUX.B10;
    sbit  ADC_EMUX_EM211_ADC1_EMUX_bit at ADC1_EMUX.B11;
    sbit  ADC_EMUX_EM312_ADC1_EMUX_bit at ADC1_EMUX.B12;
    sbit  ADC_EMUX_EM313_ADC1_EMUX_bit at ADC1_EMUX.B13;
    sbit  ADC_EMUX_EM314_ADC1_EMUX_bit at ADC1_EMUX.B14;
    sbit  ADC_EMUX_EM315_ADC1_EMUX_bit at ADC1_EMUX.B15;

sfr unsigned long   volatile ADC1_USTAT           absolute 0x40039018;
    sbit  ADC_USTAT_UV0_ADC1_USTAT_bit at ADC1_USTAT.B0;
    sbit  ADC_USTAT_UV1_ADC1_USTAT_bit at ADC1_USTAT.B1;
    sbit  ADC_USTAT_UV2_ADC1_USTAT_bit at ADC1_USTAT.B2;
    sbit  ADC_USTAT_UV3_ADC1_USTAT_bit at ADC1_USTAT.B3;

sfr unsigned long   volatile ADC1_TSSEL           absolute 0x4003901C;
    sbit  ADC_TSSEL_PS04_ADC1_TSSEL_bit at ADC1_TSSEL.B4;
    sbit  ADC_TSSEL_PS05_ADC1_TSSEL_bit at ADC1_TSSEL.B5;
    sbit  ADC_TSSEL_PS112_ADC1_TSSEL_bit at ADC1_TSSEL.B12;
    sbit  ADC_TSSEL_PS113_ADC1_TSSEL_bit at ADC1_TSSEL.B13;
    sbit  ADC_TSSEL_PS220_ADC1_TSSEL_bit at ADC1_TSSEL.B20;
    sbit  ADC_TSSEL_PS221_ADC1_TSSEL_bit at ADC1_TSSEL.B21;
    sbit  ADC_TSSEL_PS328_ADC1_TSSEL_bit at ADC1_TSSEL.B28;
    sbit  ADC_TSSEL_PS329_ADC1_TSSEL_bit at ADC1_TSSEL.B29;

sfr unsigned long   volatile ADC1_SSPRI           absolute 0x40039020;
    sbit  ADC_SSPRI_SS00_ADC1_SSPRI_bit at ADC1_SSPRI.B0;
    sbit  ADC_SSPRI_SS01_ADC1_SSPRI_bit at ADC1_SSPRI.B1;
    sbit  ADC_SSPRI_SS14_ADC1_SSPRI_bit at ADC1_SSPRI.B4;
    sbit  ADC_SSPRI_SS15_ADC1_SSPRI_bit at ADC1_SSPRI.B5;
    sbit  ADC_SSPRI_SS28_ADC1_SSPRI_bit at ADC1_SSPRI.B8;
    sbit  ADC_SSPRI_SS29_ADC1_SSPRI_bit at ADC1_SSPRI.B9;
    sbit  ADC_SSPRI_SS312_ADC1_SSPRI_bit at ADC1_SSPRI.B12;
    sbit  ADC_SSPRI_SS313_ADC1_SSPRI_bit at ADC1_SSPRI.B13;

sfr unsigned long   volatile ADC1_SPC             absolute 0x40039024;
    sbit  ADC_SPC_PHASE0_ADC1_SPC_bit at ADC1_SPC.B0;
    sbit  ADC_SPC_PHASE1_ADC1_SPC_bit at ADC1_SPC.B1;
    sbit  ADC_SPC_PHASE2_ADC1_SPC_bit at ADC1_SPC.B2;
    sbit  ADC_SPC_PHASE3_ADC1_SPC_bit at ADC1_SPC.B3;

sfr unsigned long   volatile ADC1_PSSI            absolute 0x40039028;
    sbit  ADC_PSSI_SS0_ADC1_PSSI_bit at ADC1_PSSI.B0;
    sbit  ADC_PSSI_SS1_ADC1_PSSI_bit at ADC1_PSSI.B1;
    sbit  ADC_PSSI_SS2_ADC1_PSSI_bit at ADC1_PSSI.B2;
    sbit  ADC_PSSI_SS3_ADC1_PSSI_bit at ADC1_PSSI.B3;
    sbit  ADC_PSSI_SYNCWAIT_ADC1_PSSI_bit at ADC1_PSSI.B27;
    sbit  ADC_PSSI_GSYNC_ADC1_PSSI_bit at ADC1_PSSI.B31;

sfr unsigned long   volatile ADC1_SAC             absolute 0x40039030;
    sbit  ADC_SAC_AVG0_ADC1_SAC_bit at ADC1_SAC.B0;
    sbit  ADC_SAC_AVG1_ADC1_SAC_bit at ADC1_SAC.B1;
    sbit  ADC_SAC_AVG2_ADC1_SAC_bit at ADC1_SAC.B2;

sfr unsigned long   volatile ADC1_DCISC           absolute 0x40039034;
    sbit  ADC_DCISC_DCINT0_ADC1_DCISC_bit at ADC1_DCISC.B0;
    sbit  ADC_DCISC_DCINT1_ADC1_DCISC_bit at ADC1_DCISC.B1;
    sbit  ADC_DCISC_DCINT2_ADC1_DCISC_bit at ADC1_DCISC.B2;
    sbit  ADC_DCISC_DCINT3_ADC1_DCISC_bit at ADC1_DCISC.B3;
    sbit  ADC_DCISC_DCINT4_ADC1_DCISC_bit at ADC1_DCISC.B4;
    sbit  ADC_DCISC_DCINT5_ADC1_DCISC_bit at ADC1_DCISC.B5;
    sbit  ADC_DCISC_DCINT6_ADC1_DCISC_bit at ADC1_DCISC.B6;
    sbit  ADC_DCISC_DCINT7_ADC1_DCISC_bit at ADC1_DCISC.B7;

sfr unsigned long   volatile ADC1_CTL             absolute 0x40039038;
    sbit  ADC_CTL_VREF0_ADC1_CTL_bit at ADC1_CTL.B0;
    sbit  ADC_CTL_VREF1_ADC1_CTL_bit at ADC1_CTL.B1;
    sbit  ADC_CTL_DITHER_ADC1_CTL_bit at ADC1_CTL.B6;

sfr unsigned long   volatile ADC1_SSMUX0          absolute 0x40039040;
    sbit  ADC_SSMUX0_MUX00_ADC1_SSMUX0_bit at ADC1_SSMUX0.B0;
    sbit  ADC_SSMUX0_MUX01_ADC1_SSMUX0_bit at ADC1_SSMUX0.B1;
    sbit  ADC_SSMUX0_MUX02_ADC1_SSMUX0_bit at ADC1_SSMUX0.B2;
    sbit  ADC_SSMUX0_MUX03_ADC1_SSMUX0_bit at ADC1_SSMUX0.B3;
    sbit  ADC_SSMUX0_MUX14_ADC1_SSMUX0_bit at ADC1_SSMUX0.B4;
    sbit  ADC_SSMUX0_MUX15_ADC1_SSMUX0_bit at ADC1_SSMUX0.B5;
    sbit  ADC_SSMUX0_MUX16_ADC1_SSMUX0_bit at ADC1_SSMUX0.B6;
    sbit  ADC_SSMUX0_MUX17_ADC1_SSMUX0_bit at ADC1_SSMUX0.B7;
    sbit  ADC_SSMUX0_MUX28_ADC1_SSMUX0_bit at ADC1_SSMUX0.B8;
    sbit  ADC_SSMUX0_MUX29_ADC1_SSMUX0_bit at ADC1_SSMUX0.B9;
    sbit  ADC_SSMUX0_MUX210_ADC1_SSMUX0_bit at ADC1_SSMUX0.B10;
    sbit  ADC_SSMUX0_MUX211_ADC1_SSMUX0_bit at ADC1_SSMUX0.B11;
    sbit  ADC_SSMUX0_MUX312_ADC1_SSMUX0_bit at ADC1_SSMUX0.B12;
    sbit  ADC_SSMUX0_MUX313_ADC1_SSMUX0_bit at ADC1_SSMUX0.B13;
    sbit  ADC_SSMUX0_MUX314_ADC1_SSMUX0_bit at ADC1_SSMUX0.B14;
    sbit  ADC_SSMUX0_MUX315_ADC1_SSMUX0_bit at ADC1_SSMUX0.B15;
    sbit  ADC_SSMUX0_MUX416_ADC1_SSMUX0_bit at ADC1_SSMUX0.B16;
    sbit  ADC_SSMUX0_MUX417_ADC1_SSMUX0_bit at ADC1_SSMUX0.B17;
    sbit  ADC_SSMUX0_MUX418_ADC1_SSMUX0_bit at ADC1_SSMUX0.B18;
    sbit  ADC_SSMUX0_MUX419_ADC1_SSMUX0_bit at ADC1_SSMUX0.B19;
    sbit  ADC_SSMUX0_MUX520_ADC1_SSMUX0_bit at ADC1_SSMUX0.B20;
    sbit  ADC_SSMUX0_MUX521_ADC1_SSMUX0_bit at ADC1_SSMUX0.B21;
    sbit  ADC_SSMUX0_MUX522_ADC1_SSMUX0_bit at ADC1_SSMUX0.B22;
    sbit  ADC_SSMUX0_MUX523_ADC1_SSMUX0_bit at ADC1_SSMUX0.B23;
    sbit  ADC_SSMUX0_MUX624_ADC1_SSMUX0_bit at ADC1_SSMUX0.B24;
    sbit  ADC_SSMUX0_MUX625_ADC1_SSMUX0_bit at ADC1_SSMUX0.B25;
    sbit  ADC_SSMUX0_MUX626_ADC1_SSMUX0_bit at ADC1_SSMUX0.B26;
    sbit  ADC_SSMUX0_MUX627_ADC1_SSMUX0_bit at ADC1_SSMUX0.B27;
    sbit  ADC_SSMUX0_MUX728_ADC1_SSMUX0_bit at ADC1_SSMUX0.B28;
    sbit  ADC_SSMUX0_MUX729_ADC1_SSMUX0_bit at ADC1_SSMUX0.B29;
    sbit  ADC_SSMUX0_MUX730_ADC1_SSMUX0_bit at ADC1_SSMUX0.B30;
    sbit  ADC_SSMUX0_MUX731_ADC1_SSMUX0_bit at ADC1_SSMUX0.B31;

sfr unsigned long   volatile ADC1_SSCTL0          absolute 0x40039044;
    sbit  ADC_SSCTL0_D0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B0;
    sbit  ADC_SSCTL0_END0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B1;
    sbit  ADC_SSCTL0_IE0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B2;
    sbit  ADC_SSCTL0_TS0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B3;
    sbit  ADC_SSCTL0_D1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B4;
    sbit  ADC_SSCTL0_END1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B5;
    sbit  ADC_SSCTL0_IE1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B6;
    sbit  ADC_SSCTL0_TS1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B7;
    sbit  ADC_SSCTL0_D2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B8;
    sbit  ADC_SSCTL0_END2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B9;
    sbit  ADC_SSCTL0_IE2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B10;
    sbit  ADC_SSCTL0_TS2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B11;
    sbit  ADC_SSCTL0_D3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B12;
    sbit  ADC_SSCTL0_END3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B13;
    sbit  ADC_SSCTL0_IE3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B14;
    sbit  ADC_SSCTL0_TS3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B15;
    sbit  ADC_SSCTL0_D4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B16;
    sbit  ADC_SSCTL0_END4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B17;
    sbit  ADC_SSCTL0_IE4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B18;
    sbit  ADC_SSCTL0_TS4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B19;
    sbit  ADC_SSCTL0_D5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B20;
    sbit  ADC_SSCTL0_END5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B21;
    sbit  ADC_SSCTL0_IE5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B22;
    sbit  ADC_SSCTL0_TS5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B23;
    sbit  ADC_SSCTL0_D6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B24;
    sbit  ADC_SSCTL0_END6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B25;
    sbit  ADC_SSCTL0_IE6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B26;
    sbit  ADC_SSCTL0_TS6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B27;
    sbit  ADC_SSCTL0_D7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B28;
    sbit  ADC_SSCTL0_END7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B29;
    sbit  ADC_SSCTL0_IE7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B30;
    sbit  ADC_SSCTL0_TS7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B31;

sfr unsigned long   volatile ADC1_SSFIFO0         absolute 0x40039048;
    sbit  ADC_SSFIFO0_DATA0_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B0;
    sbit  ADC_SSFIFO0_DATA1_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B1;
    sbit  ADC_SSFIFO0_DATA2_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B2;
    sbit  ADC_SSFIFO0_DATA3_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B3;
    sbit  ADC_SSFIFO0_DATA4_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B4;
    sbit  ADC_SSFIFO0_DATA5_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B5;
    sbit  ADC_SSFIFO0_DATA6_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B6;
    sbit  ADC_SSFIFO0_DATA7_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B7;
    sbit  ADC_SSFIFO0_DATA8_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B8;
    sbit  ADC_SSFIFO0_DATA9_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B9;
    sbit  ADC_SSFIFO0_DATA10_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B10;
    sbit  ADC_SSFIFO0_DATA11_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B11;

sfr unsigned long   volatile ADC1_SSFSTAT0        absolute 0x4003904C;
    sbit  ADC_SSFSTAT0_TPTR0_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B0;
    sbit  ADC_SSFSTAT0_TPTR1_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B1;
    sbit  ADC_SSFSTAT0_TPTR2_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B2;
    sbit  ADC_SSFSTAT0_TPTR3_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B3;
    sbit  ADC_SSFSTAT0_HPTR4_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B4;
    sbit  ADC_SSFSTAT0_HPTR5_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B5;
    sbit  ADC_SSFSTAT0_HPTR6_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B6;
    sbit  ADC_SSFSTAT0_HPTR7_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B7;
    sbit  ADC_SSFSTAT0_EMPTY_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B8;
    sbit  ADC_SSFSTAT0_FULL_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B12;

sfr unsigned long   volatile ADC1_SSOP0           absolute 0x40039050;
    sbit  ADC_SSOP0_S0DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B0;
    sbit  ADC_SSOP0_S1DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B4;
    sbit  ADC_SSOP0_S2DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B8;
    sbit  ADC_SSOP0_S3DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B12;
    sbit  ADC_SSOP0_S4DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B16;
    sbit  ADC_SSOP0_S5DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B20;
    sbit  ADC_SSOP0_S6DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B24;
    sbit  ADC_SSOP0_S7DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B28;

sfr unsigned long   volatile ADC1_SSDC0           absolute 0x40039054;
    sbit  ADC_SSDC0_S0DCSEL0_ADC1_SSDC0_bit at ADC1_SSDC0.B0;
    sbit  ADC_SSDC0_S0DCSEL1_ADC1_SSDC0_bit at ADC1_SSDC0.B1;
    sbit  ADC_SSDC0_S0DCSEL2_ADC1_SSDC0_bit at ADC1_SSDC0.B2;
    sbit  ADC_SSDC0_S0DCSEL3_ADC1_SSDC0_bit at ADC1_SSDC0.B3;
    sbit  ADC_SSDC0_S1DCSEL4_ADC1_SSDC0_bit at ADC1_SSDC0.B4;
    sbit  ADC_SSDC0_S1DCSEL5_ADC1_SSDC0_bit at ADC1_SSDC0.B5;
    sbit  ADC_SSDC0_S1DCSEL6_ADC1_SSDC0_bit at ADC1_SSDC0.B6;
    sbit  ADC_SSDC0_S1DCSEL7_ADC1_SSDC0_bit at ADC1_SSDC0.B7;
    sbit  ADC_SSDC0_S2DCSEL8_ADC1_SSDC0_bit at ADC1_SSDC0.B8;
    sbit  ADC_SSDC0_S2DCSEL9_ADC1_SSDC0_bit at ADC1_SSDC0.B9;
    sbit  ADC_SSDC0_S2DCSEL10_ADC1_SSDC0_bit at ADC1_SSDC0.B10;
    sbit  ADC_SSDC0_S2DCSEL11_ADC1_SSDC0_bit at ADC1_SSDC0.B11;
    sbit  ADC_SSDC0_S3DCSEL12_ADC1_SSDC0_bit at ADC1_SSDC0.B12;
    sbit  ADC_SSDC0_S3DCSEL13_ADC1_SSDC0_bit at ADC1_SSDC0.B13;
    sbit  ADC_SSDC0_S3DCSEL14_ADC1_SSDC0_bit at ADC1_SSDC0.B14;
    sbit  ADC_SSDC0_S3DCSEL15_ADC1_SSDC0_bit at ADC1_SSDC0.B15;
    sbit  ADC_SSDC0_S4DCSEL16_ADC1_SSDC0_bit at ADC1_SSDC0.B16;
    sbit  ADC_SSDC0_S4DCSEL17_ADC1_SSDC0_bit at ADC1_SSDC0.B17;
    sbit  ADC_SSDC0_S4DCSEL18_ADC1_SSDC0_bit at ADC1_SSDC0.B18;
    sbit  ADC_SSDC0_S4DCSEL19_ADC1_SSDC0_bit at ADC1_SSDC0.B19;
    sbit  ADC_SSDC0_S5DCSEL20_ADC1_SSDC0_bit at ADC1_SSDC0.B20;
    sbit  ADC_SSDC0_S5DCSEL21_ADC1_SSDC0_bit at ADC1_SSDC0.B21;
    sbit  ADC_SSDC0_S5DCSEL22_ADC1_SSDC0_bit at ADC1_SSDC0.B22;
    sbit  ADC_SSDC0_S5DCSEL23_ADC1_SSDC0_bit at ADC1_SSDC0.B23;
    sbit  ADC_SSDC0_S6DCSEL24_ADC1_SSDC0_bit at ADC1_SSDC0.B24;
    sbit  ADC_SSDC0_S6DCSEL25_ADC1_SSDC0_bit at ADC1_SSDC0.B25;
    sbit  ADC_SSDC0_S6DCSEL26_ADC1_SSDC0_bit at ADC1_SSDC0.B26;
    sbit  ADC_SSDC0_S6DCSEL27_ADC1_SSDC0_bit at ADC1_SSDC0.B27;
    sbit  ADC_SSDC0_S7DCSEL28_ADC1_SSDC0_bit at ADC1_SSDC0.B28;
    sbit  ADC_SSDC0_S7DCSEL29_ADC1_SSDC0_bit at ADC1_SSDC0.B29;
    sbit  ADC_SSDC0_S7DCSEL30_ADC1_SSDC0_bit at ADC1_SSDC0.B30;
    sbit  ADC_SSDC0_S7DCSEL31_ADC1_SSDC0_bit at ADC1_SSDC0.B31;

sfr unsigned long   volatile ADC1_SSEMUX0         absolute 0x40039058;
    sbit  ADC_SSEMUX0_EMUX0_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B0;
    sbit  ADC_SSEMUX0_EMUX1_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B4;
    sbit  ADC_SSEMUX0_EMUX2_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B8;
    sbit  ADC_SSEMUX0_EMUX3_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B12;
    sbit  ADC_SSEMUX0_EMUX4_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B16;
    sbit  ADC_SSEMUX0_EMUX5_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B20;
    sbit  ADC_SSEMUX0_EMUX6_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B24;
    sbit  ADC_SSEMUX0_EMUX7_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B28;

sfr unsigned long   volatile ADC1_SSTSH0          absolute 0x4003905C;
    sbit  ADC_SSTSH0_TSH00_ADC1_SSTSH0_bit at ADC1_SSTSH0.B0;
    sbit  ADC_SSTSH0_TSH01_ADC1_SSTSH0_bit at ADC1_SSTSH0.B1;
    sbit  ADC_SSTSH0_TSH02_ADC1_SSTSH0_bit at ADC1_SSTSH0.B2;
    sbit  ADC_SSTSH0_TSH03_ADC1_SSTSH0_bit at ADC1_SSTSH0.B3;
    sbit  ADC_SSTSH0_TSH14_ADC1_SSTSH0_bit at ADC1_SSTSH0.B4;
    sbit  ADC_SSTSH0_TSH15_ADC1_SSTSH0_bit at ADC1_SSTSH0.B5;
    sbit  ADC_SSTSH0_TSH16_ADC1_SSTSH0_bit at ADC1_SSTSH0.B6;
    sbit  ADC_SSTSH0_TSH17_ADC1_SSTSH0_bit at ADC1_SSTSH0.B7;
    sbit  ADC_SSTSH0_TSH28_ADC1_SSTSH0_bit at ADC1_SSTSH0.B8;
    sbit  ADC_SSTSH0_TSH29_ADC1_SSTSH0_bit at ADC1_SSTSH0.B9;
    sbit  ADC_SSTSH0_TSH210_ADC1_SSTSH0_bit at ADC1_SSTSH0.B10;
    sbit  ADC_SSTSH0_TSH211_ADC1_SSTSH0_bit at ADC1_SSTSH0.B11;
    sbit  ADC_SSTSH0_TSH312_ADC1_SSTSH0_bit at ADC1_SSTSH0.B12;
    sbit  ADC_SSTSH0_TSH313_ADC1_SSTSH0_bit at ADC1_SSTSH0.B13;
    sbit  ADC_SSTSH0_TSH314_ADC1_SSTSH0_bit at ADC1_SSTSH0.B14;
    sbit  ADC_SSTSH0_TSH315_ADC1_SSTSH0_bit at ADC1_SSTSH0.B15;
    sbit  ADC_SSTSH0_TSH416_ADC1_SSTSH0_bit at ADC1_SSTSH0.B16;
    sbit  ADC_SSTSH0_TSH417_ADC1_SSTSH0_bit at ADC1_SSTSH0.B17;
    sbit  ADC_SSTSH0_TSH418_ADC1_SSTSH0_bit at ADC1_SSTSH0.B18;
    sbit  ADC_SSTSH0_TSH419_ADC1_SSTSH0_bit at ADC1_SSTSH0.B19;
    sbit  ADC_SSTSH0_TSH520_ADC1_SSTSH0_bit at ADC1_SSTSH0.B20;
    sbit  ADC_SSTSH0_TSH521_ADC1_SSTSH0_bit at ADC1_SSTSH0.B21;
    sbit  ADC_SSTSH0_TSH522_ADC1_SSTSH0_bit at ADC1_SSTSH0.B22;
    sbit  ADC_SSTSH0_TSH523_ADC1_SSTSH0_bit at ADC1_SSTSH0.B23;
    sbit  ADC_SSTSH0_TSH624_ADC1_SSTSH0_bit at ADC1_SSTSH0.B24;
    sbit  ADC_SSTSH0_TSH625_ADC1_SSTSH0_bit at ADC1_SSTSH0.B25;
    sbit  ADC_SSTSH0_TSH626_ADC1_SSTSH0_bit at ADC1_SSTSH0.B26;
    sbit  ADC_SSTSH0_TSH627_ADC1_SSTSH0_bit at ADC1_SSTSH0.B27;
    sbit  ADC_SSTSH0_TSH728_ADC1_SSTSH0_bit at ADC1_SSTSH0.B28;
    sbit  ADC_SSTSH0_TSH729_ADC1_SSTSH0_bit at ADC1_SSTSH0.B29;
    sbit  ADC_SSTSH0_TSH730_ADC1_SSTSH0_bit at ADC1_SSTSH0.B30;
    sbit  ADC_SSTSH0_TSH731_ADC1_SSTSH0_bit at ADC1_SSTSH0.B31;

sfr unsigned long   volatile ADC1_SSMUX1          absolute 0x40039060;
    sbit  ADC_SSMUX1_MUX00_ADC1_SSMUX1_bit at ADC1_SSMUX1.B0;
    sbit  ADC_SSMUX1_MUX01_ADC1_SSMUX1_bit at ADC1_SSMUX1.B1;
    sbit  ADC_SSMUX1_MUX02_ADC1_SSMUX1_bit at ADC1_SSMUX1.B2;
    sbit  ADC_SSMUX1_MUX03_ADC1_SSMUX1_bit at ADC1_SSMUX1.B3;
    sbit  ADC_SSMUX1_MUX14_ADC1_SSMUX1_bit at ADC1_SSMUX1.B4;
    sbit  ADC_SSMUX1_MUX15_ADC1_SSMUX1_bit at ADC1_SSMUX1.B5;
    sbit  ADC_SSMUX1_MUX16_ADC1_SSMUX1_bit at ADC1_SSMUX1.B6;
    sbit  ADC_SSMUX1_MUX17_ADC1_SSMUX1_bit at ADC1_SSMUX1.B7;
    sbit  ADC_SSMUX1_MUX28_ADC1_SSMUX1_bit at ADC1_SSMUX1.B8;
    sbit  ADC_SSMUX1_MUX29_ADC1_SSMUX1_bit at ADC1_SSMUX1.B9;
    sbit  ADC_SSMUX1_MUX210_ADC1_SSMUX1_bit at ADC1_SSMUX1.B10;
    sbit  ADC_SSMUX1_MUX211_ADC1_SSMUX1_bit at ADC1_SSMUX1.B11;
    sbit  ADC_SSMUX1_MUX312_ADC1_SSMUX1_bit at ADC1_SSMUX1.B12;
    sbit  ADC_SSMUX1_MUX313_ADC1_SSMUX1_bit at ADC1_SSMUX1.B13;
    sbit  ADC_SSMUX1_MUX314_ADC1_SSMUX1_bit at ADC1_SSMUX1.B14;
    sbit  ADC_SSMUX1_MUX315_ADC1_SSMUX1_bit at ADC1_SSMUX1.B15;

sfr unsigned long   volatile ADC1_SSCTL1          absolute 0x40039064;
    sbit  ADC_SSCTL1_D0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B0;
    sbit  ADC_SSCTL1_END0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B1;
    sbit  ADC_SSCTL1_IE0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B2;
    sbit  ADC_SSCTL1_TS0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B3;
    sbit  ADC_SSCTL1_D1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B4;
    sbit  ADC_SSCTL1_END1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B5;
    sbit  ADC_SSCTL1_IE1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B6;
    sbit  ADC_SSCTL1_TS1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B7;
    sbit  ADC_SSCTL1_D2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B8;
    sbit  ADC_SSCTL1_END2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B9;
    sbit  ADC_SSCTL1_IE2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B10;
    sbit  ADC_SSCTL1_TS2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B11;
    sbit  ADC_SSCTL1_D3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B12;
    sbit  ADC_SSCTL1_END3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B13;
    sbit  ADC_SSCTL1_IE3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B14;
    sbit  ADC_SSCTL1_TS3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B15;

sfr unsigned long   volatile ADC1_SSFIFO1         absolute 0x40039068;
    sbit  ADC_SSFIFO1_DATA0_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B0;
    sbit  ADC_SSFIFO1_DATA1_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B1;
    sbit  ADC_SSFIFO1_DATA2_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B2;
    sbit  ADC_SSFIFO1_DATA3_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B3;
    sbit  ADC_SSFIFO1_DATA4_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B4;
    sbit  ADC_SSFIFO1_DATA5_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B5;
    sbit  ADC_SSFIFO1_DATA6_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B6;
    sbit  ADC_SSFIFO1_DATA7_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B7;
    sbit  ADC_SSFIFO1_DATA8_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B8;
    sbit  ADC_SSFIFO1_DATA9_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B9;
    sbit  ADC_SSFIFO1_DATA10_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B10;
    sbit  ADC_SSFIFO1_DATA11_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B11;

sfr unsigned long   volatile ADC1_SSFSTAT1        absolute 0x4003906C;
    sbit  ADC_SSFSTAT1_TPTR0_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B0;
    sbit  ADC_SSFSTAT1_TPTR1_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B1;
    sbit  ADC_SSFSTAT1_TPTR2_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B2;
    sbit  ADC_SSFSTAT1_TPTR3_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B3;
    sbit  ADC_SSFSTAT1_HPTR4_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B4;
    sbit  ADC_SSFSTAT1_HPTR5_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B5;
    sbit  ADC_SSFSTAT1_HPTR6_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B6;
    sbit  ADC_SSFSTAT1_HPTR7_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B7;
    sbit  ADC_SSFSTAT1_EMPTY_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B8;
    sbit  ADC_SSFSTAT1_FULL_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B12;

sfr unsigned long   volatile ADC1_SSOP1           absolute 0x40039070;
    sbit  ADC_SSOP1_S0DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B0;
    sbit  ADC_SSOP1_S1DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B4;
    sbit  ADC_SSOP1_S2DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B8;
    sbit  ADC_SSOP1_S3DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B12;

sfr unsigned long   volatile ADC1_SSDC1           absolute 0x40039074;
    sbit  ADC_SSDC1_S0DCSEL0_ADC1_SSDC1_bit at ADC1_SSDC1.B0;
    sbit  ADC_SSDC1_S0DCSEL1_ADC1_SSDC1_bit at ADC1_SSDC1.B1;
    sbit  ADC_SSDC1_S0DCSEL2_ADC1_SSDC1_bit at ADC1_SSDC1.B2;
    sbit  ADC_SSDC1_S0DCSEL3_ADC1_SSDC1_bit at ADC1_SSDC1.B3;
    sbit  ADC_SSDC1_S1DCSEL4_ADC1_SSDC1_bit at ADC1_SSDC1.B4;
    sbit  ADC_SSDC1_S1DCSEL5_ADC1_SSDC1_bit at ADC1_SSDC1.B5;
    sbit  ADC_SSDC1_S1DCSEL6_ADC1_SSDC1_bit at ADC1_SSDC1.B6;
    sbit  ADC_SSDC1_S1DCSEL7_ADC1_SSDC1_bit at ADC1_SSDC1.B7;
    sbit  ADC_SSDC1_S2DCSEL8_ADC1_SSDC1_bit at ADC1_SSDC1.B8;
    sbit  ADC_SSDC1_S2DCSEL9_ADC1_SSDC1_bit at ADC1_SSDC1.B9;
    sbit  ADC_SSDC1_S2DCSEL10_ADC1_SSDC1_bit at ADC1_SSDC1.B10;
    sbit  ADC_SSDC1_S2DCSEL11_ADC1_SSDC1_bit at ADC1_SSDC1.B11;
    sbit  ADC_SSDC1_S3DCSEL12_ADC1_SSDC1_bit at ADC1_SSDC1.B12;
    sbit  ADC_SSDC1_S3DCSEL13_ADC1_SSDC1_bit at ADC1_SSDC1.B13;
    sbit  ADC_SSDC1_S3DCSEL14_ADC1_SSDC1_bit at ADC1_SSDC1.B14;
    sbit  ADC_SSDC1_S3DCSEL15_ADC1_SSDC1_bit at ADC1_SSDC1.B15;

sfr unsigned long   volatile ADC1_SSEMUX1         absolute 0x40039078;
    sbit  ADC_SSEMUX1_EMUX0_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B0;
    sbit  ADC_SSEMUX1_EMUX1_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B4;
    sbit  ADC_SSEMUX1_EMUX2_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B8;
    sbit  ADC_SSEMUX1_EMUX3_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B12;

sfr unsigned long   volatile ADC1_SSTSH1          absolute 0x4003907C;
    sbit  ADC_SSTSH1_TSH00_ADC1_SSTSH1_bit at ADC1_SSTSH1.B0;
    sbit  ADC_SSTSH1_TSH01_ADC1_SSTSH1_bit at ADC1_SSTSH1.B1;
    sbit  ADC_SSTSH1_TSH02_ADC1_SSTSH1_bit at ADC1_SSTSH1.B2;
    sbit  ADC_SSTSH1_TSH03_ADC1_SSTSH1_bit at ADC1_SSTSH1.B3;
    sbit  ADC_SSTSH1_TSH14_ADC1_SSTSH1_bit at ADC1_SSTSH1.B4;
    sbit  ADC_SSTSH1_TSH15_ADC1_SSTSH1_bit at ADC1_SSTSH1.B5;
    sbit  ADC_SSTSH1_TSH16_ADC1_SSTSH1_bit at ADC1_SSTSH1.B6;
    sbit  ADC_SSTSH1_TSH17_ADC1_SSTSH1_bit at ADC1_SSTSH1.B7;
    sbit  ADC_SSTSH1_TSH28_ADC1_SSTSH1_bit at ADC1_SSTSH1.B8;
    sbit  ADC_SSTSH1_TSH29_ADC1_SSTSH1_bit at ADC1_SSTSH1.B9;
    sbit  ADC_SSTSH1_TSH210_ADC1_SSTSH1_bit at ADC1_SSTSH1.B10;
    sbit  ADC_SSTSH1_TSH211_ADC1_SSTSH1_bit at ADC1_SSTSH1.B11;
    sbit  ADC_SSTSH1_TSH312_ADC1_SSTSH1_bit at ADC1_SSTSH1.B12;
    sbit  ADC_SSTSH1_TSH313_ADC1_SSTSH1_bit at ADC1_SSTSH1.B13;
    sbit  ADC_SSTSH1_TSH314_ADC1_SSTSH1_bit at ADC1_SSTSH1.B14;
    sbit  ADC_SSTSH1_TSH315_ADC1_SSTSH1_bit at ADC1_SSTSH1.B15;

sfr unsigned long   volatile ADC1_SSMUX2          absolute 0x40039080;
    sbit  ADC_SSMUX2_MUX00_ADC1_SSMUX2_bit at ADC1_SSMUX2.B0;
    sbit  ADC_SSMUX2_MUX01_ADC1_SSMUX2_bit at ADC1_SSMUX2.B1;
    sbit  ADC_SSMUX2_MUX02_ADC1_SSMUX2_bit at ADC1_SSMUX2.B2;
    sbit  ADC_SSMUX2_MUX03_ADC1_SSMUX2_bit at ADC1_SSMUX2.B3;
    sbit  ADC_SSMUX2_MUX14_ADC1_SSMUX2_bit at ADC1_SSMUX2.B4;
    sbit  ADC_SSMUX2_MUX15_ADC1_SSMUX2_bit at ADC1_SSMUX2.B5;
    sbit  ADC_SSMUX2_MUX16_ADC1_SSMUX2_bit at ADC1_SSMUX2.B6;
    sbit  ADC_SSMUX2_MUX17_ADC1_SSMUX2_bit at ADC1_SSMUX2.B7;
    sbit  ADC_SSMUX2_MUX28_ADC1_SSMUX2_bit at ADC1_SSMUX2.B8;
    sbit  ADC_SSMUX2_MUX29_ADC1_SSMUX2_bit at ADC1_SSMUX2.B9;
    sbit  ADC_SSMUX2_MUX210_ADC1_SSMUX2_bit at ADC1_SSMUX2.B10;
    sbit  ADC_SSMUX2_MUX211_ADC1_SSMUX2_bit at ADC1_SSMUX2.B11;
    sbit  ADC_SSMUX2_MUX312_ADC1_SSMUX2_bit at ADC1_SSMUX2.B12;
    sbit  ADC_SSMUX2_MUX313_ADC1_SSMUX2_bit at ADC1_SSMUX2.B13;
    sbit  ADC_SSMUX2_MUX314_ADC1_SSMUX2_bit at ADC1_SSMUX2.B14;
    sbit  ADC_SSMUX2_MUX315_ADC1_SSMUX2_bit at ADC1_SSMUX2.B15;

sfr unsigned long   volatile ADC1_SSCTL2          absolute 0x40039084;
    sbit  ADC_SSCTL2_D0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B0;
    sbit  ADC_SSCTL2_END0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B1;
    sbit  ADC_SSCTL2_IE0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B2;
    sbit  ADC_SSCTL2_TS0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B3;
    sbit  ADC_SSCTL2_D1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B4;
    sbit  ADC_SSCTL2_END1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B5;
    sbit  ADC_SSCTL2_IE1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B6;
    sbit  ADC_SSCTL2_TS1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B7;
    sbit  ADC_SSCTL2_D2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B8;
    sbit  ADC_SSCTL2_END2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B9;
    sbit  ADC_SSCTL2_IE2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B10;
    sbit  ADC_SSCTL2_TS2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B11;
    sbit  ADC_SSCTL2_D3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B12;
    sbit  ADC_SSCTL2_END3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B13;
    sbit  ADC_SSCTL2_IE3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B14;
    sbit  ADC_SSCTL2_TS3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B15;

sfr unsigned long   volatile ADC1_SSFIFO2         absolute 0x40039088;
    sbit  ADC_SSFIFO2_DATA0_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B0;
    sbit  ADC_SSFIFO2_DATA1_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B1;
    sbit  ADC_SSFIFO2_DATA2_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B2;
    sbit  ADC_SSFIFO2_DATA3_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B3;
    sbit  ADC_SSFIFO2_DATA4_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B4;
    sbit  ADC_SSFIFO2_DATA5_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B5;
    sbit  ADC_SSFIFO2_DATA6_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B6;
    sbit  ADC_SSFIFO2_DATA7_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B7;
    sbit  ADC_SSFIFO2_DATA8_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B8;
    sbit  ADC_SSFIFO2_DATA9_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B9;
    sbit  ADC_SSFIFO2_DATA10_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B10;
    sbit  ADC_SSFIFO2_DATA11_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B11;

sfr unsigned long   volatile ADC1_SSFSTAT2        absolute 0x4003908C;
    sbit  ADC_SSFSTAT2_TPTR0_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B0;
    sbit  ADC_SSFSTAT2_TPTR1_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B1;
    sbit  ADC_SSFSTAT2_TPTR2_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B2;
    sbit  ADC_SSFSTAT2_TPTR3_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B3;
    sbit  ADC_SSFSTAT2_HPTR4_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B4;
    sbit  ADC_SSFSTAT2_HPTR5_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B5;
    sbit  ADC_SSFSTAT2_HPTR6_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B6;
    sbit  ADC_SSFSTAT2_HPTR7_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B7;
    sbit  ADC_SSFSTAT2_EMPTY_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B8;
    sbit  ADC_SSFSTAT2_FULL_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B12;

sfr unsigned long   volatile ADC1_SSOP2           absolute 0x40039090;
    sbit  ADC_SSOP2_S0DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B0;
    sbit  ADC_SSOP2_S1DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B4;
    sbit  ADC_SSOP2_S2DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B8;
    sbit  ADC_SSOP2_S3DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B12;

sfr unsigned long   volatile ADC1_SSDC2           absolute 0x40039094;
    sbit  ADC_SSDC2_S0DCSEL0_ADC1_SSDC2_bit at ADC1_SSDC2.B0;
    sbit  ADC_SSDC2_S0DCSEL1_ADC1_SSDC2_bit at ADC1_SSDC2.B1;
    sbit  ADC_SSDC2_S0DCSEL2_ADC1_SSDC2_bit at ADC1_SSDC2.B2;
    sbit  ADC_SSDC2_S0DCSEL3_ADC1_SSDC2_bit at ADC1_SSDC2.B3;
    sbit  ADC_SSDC2_S1DCSEL4_ADC1_SSDC2_bit at ADC1_SSDC2.B4;
    sbit  ADC_SSDC2_S1DCSEL5_ADC1_SSDC2_bit at ADC1_SSDC2.B5;
    sbit  ADC_SSDC2_S1DCSEL6_ADC1_SSDC2_bit at ADC1_SSDC2.B6;
    sbit  ADC_SSDC2_S1DCSEL7_ADC1_SSDC2_bit at ADC1_SSDC2.B7;
    sbit  ADC_SSDC2_S2DCSEL8_ADC1_SSDC2_bit at ADC1_SSDC2.B8;
    sbit  ADC_SSDC2_S2DCSEL9_ADC1_SSDC2_bit at ADC1_SSDC2.B9;
    sbit  ADC_SSDC2_S2DCSEL10_ADC1_SSDC2_bit at ADC1_SSDC2.B10;
    sbit  ADC_SSDC2_S2DCSEL11_ADC1_SSDC2_bit at ADC1_SSDC2.B11;
    sbit  ADC_SSDC2_S3DCSEL12_ADC1_SSDC2_bit at ADC1_SSDC2.B12;
    sbit  ADC_SSDC2_S3DCSEL13_ADC1_SSDC2_bit at ADC1_SSDC2.B13;
    sbit  ADC_SSDC2_S3DCSEL14_ADC1_SSDC2_bit at ADC1_SSDC2.B14;
    sbit  ADC_SSDC2_S3DCSEL15_ADC1_SSDC2_bit at ADC1_SSDC2.B15;

sfr unsigned long   volatile ADC1_SSEMUX2         absolute 0x40039098;
    sbit  ADC_SSEMUX2_EMUX0_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B0;
    sbit  ADC_SSEMUX2_EMUX1_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B4;
    sbit  ADC_SSEMUX2_EMUX2_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B8;
    sbit  ADC_SSEMUX2_EMUX3_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B12;

sfr unsigned long   volatile ADC1_SSTSH2          absolute 0x4003909C;
    sbit  ADC_SSTSH2_TSH00_ADC1_SSTSH2_bit at ADC1_SSTSH2.B0;
    sbit  ADC_SSTSH2_TSH01_ADC1_SSTSH2_bit at ADC1_SSTSH2.B1;
    sbit  ADC_SSTSH2_TSH02_ADC1_SSTSH2_bit at ADC1_SSTSH2.B2;
    sbit  ADC_SSTSH2_TSH03_ADC1_SSTSH2_bit at ADC1_SSTSH2.B3;
    sbit  ADC_SSTSH2_TSH14_ADC1_SSTSH2_bit at ADC1_SSTSH2.B4;
    sbit  ADC_SSTSH2_TSH15_ADC1_SSTSH2_bit at ADC1_SSTSH2.B5;
    sbit  ADC_SSTSH2_TSH16_ADC1_SSTSH2_bit at ADC1_SSTSH2.B6;
    sbit  ADC_SSTSH2_TSH17_ADC1_SSTSH2_bit at ADC1_SSTSH2.B7;
    sbit  ADC_SSTSH2_TSH28_ADC1_SSTSH2_bit at ADC1_SSTSH2.B8;
    sbit  ADC_SSTSH2_TSH29_ADC1_SSTSH2_bit at ADC1_SSTSH2.B9;
    sbit  ADC_SSTSH2_TSH210_ADC1_SSTSH2_bit at ADC1_SSTSH2.B10;
    sbit  ADC_SSTSH2_TSH211_ADC1_SSTSH2_bit at ADC1_SSTSH2.B11;
    sbit  ADC_SSTSH2_TSH312_ADC1_SSTSH2_bit at ADC1_SSTSH2.B12;
    sbit  ADC_SSTSH2_TSH313_ADC1_SSTSH2_bit at ADC1_SSTSH2.B13;
    sbit  ADC_SSTSH2_TSH314_ADC1_SSTSH2_bit at ADC1_SSTSH2.B14;
    sbit  ADC_SSTSH2_TSH315_ADC1_SSTSH2_bit at ADC1_SSTSH2.B15;

sfr unsigned long   volatile ADC1_SSMUX3          absolute 0x400390A0;
    sbit  ADC_SSMUX3_MUX00_ADC1_SSMUX3_bit at ADC1_SSMUX3.B0;
    sbit  ADC_SSMUX3_MUX01_ADC1_SSMUX3_bit at ADC1_SSMUX3.B1;
    sbit  ADC_SSMUX3_MUX02_ADC1_SSMUX3_bit at ADC1_SSMUX3.B2;
    sbit  ADC_SSMUX3_MUX03_ADC1_SSMUX3_bit at ADC1_SSMUX3.B3;

sfr unsigned long   volatile ADC1_SSCTL3          absolute 0x400390A4;
    sbit  ADC_SSCTL3_D0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B0;
    sbit  ADC_SSCTL3_END0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B1;
    sbit  ADC_SSCTL3_IE0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B2;
    sbit  ADC_SSCTL3_TS0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B3;

sfr unsigned long   volatile ADC1_SSFIFO3         absolute 0x400390A8;
    sbit  ADC_SSFIFO3_DATA0_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B0;
    sbit  ADC_SSFIFO3_DATA1_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B1;
    sbit  ADC_SSFIFO3_DATA2_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B2;
    sbit  ADC_SSFIFO3_DATA3_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B3;
    sbit  ADC_SSFIFO3_DATA4_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B4;
    sbit  ADC_SSFIFO3_DATA5_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B5;
    sbit  ADC_SSFIFO3_DATA6_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B6;
    sbit  ADC_SSFIFO3_DATA7_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B7;
    sbit  ADC_SSFIFO3_DATA8_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B8;
    sbit  ADC_SSFIFO3_DATA9_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B9;
    sbit  ADC_SSFIFO3_DATA10_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B10;
    sbit  ADC_SSFIFO3_DATA11_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B11;

sfr unsigned long   volatile ADC1_SSFSTAT3        absolute 0x400390AC;
    sbit  ADC_SSFSTAT3_TPTR0_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B0;
    sbit  ADC_SSFSTAT3_TPTR1_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B1;
    sbit  ADC_SSFSTAT3_TPTR2_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B2;
    sbit  ADC_SSFSTAT3_TPTR3_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B3;
    sbit  ADC_SSFSTAT3_HPTR4_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B4;
    sbit  ADC_SSFSTAT3_HPTR5_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B5;
    sbit  ADC_SSFSTAT3_HPTR6_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B6;
    sbit  ADC_SSFSTAT3_HPTR7_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B7;
    sbit  ADC_SSFSTAT3_EMPTY_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B8;
    sbit  ADC_SSFSTAT3_FULL_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B12;

sfr unsigned long   volatile ADC1_SSOP3           absolute 0x400390B0;
    sbit  ADC_SSOP3_S0DCOP_ADC1_SSOP3_bit at ADC1_SSOP3.B0;

sfr unsigned long   volatile ADC1_SSDC3           absolute 0x400390B4;
    sbit  ADC_SSDC3_S0DCSEL0_ADC1_SSDC3_bit at ADC1_SSDC3.B0;
    sbit  ADC_SSDC3_S0DCSEL1_ADC1_SSDC3_bit at ADC1_SSDC3.B1;
    sbit  ADC_SSDC3_S0DCSEL2_ADC1_SSDC3_bit at ADC1_SSDC3.B2;
    sbit  ADC_SSDC3_S0DCSEL3_ADC1_SSDC3_bit at ADC1_SSDC3.B3;

sfr unsigned long   volatile ADC1_SSEMUX3         absolute 0x400390B8;
    sbit  ADC_SSEMUX3_EMUX0_ADC1_SSEMUX3_bit at ADC1_SSEMUX3.B0;

sfr unsigned long   volatile ADC1_SSTSH3          absolute 0x400390BC;
    sbit  ADC_SSTSH3_TSH00_ADC1_SSTSH3_bit at ADC1_SSTSH3.B0;
    sbit  ADC_SSTSH3_TSH01_ADC1_SSTSH3_bit at ADC1_SSTSH3.B1;
    sbit  ADC_SSTSH3_TSH02_ADC1_SSTSH3_bit at ADC1_SSTSH3.B2;
    sbit  ADC_SSTSH3_TSH03_ADC1_SSTSH3_bit at ADC1_SSTSH3.B3;

sfr unsigned long   volatile ADC1_DCRIC           absolute 0x40039D00;
    sbit  ADC_DCRIC_DCINT0_ADC1_DCRIC_bit at ADC1_DCRIC.B0;
    sbit  ADC_DCRIC_DCINT1_ADC1_DCRIC_bit at ADC1_DCRIC.B1;
    sbit  ADC_DCRIC_DCINT2_ADC1_DCRIC_bit at ADC1_DCRIC.B2;
    sbit  ADC_DCRIC_DCINT3_ADC1_DCRIC_bit at ADC1_DCRIC.B3;
    sbit  ADC_DCRIC_DCINT4_ADC1_DCRIC_bit at ADC1_DCRIC.B4;
    sbit  ADC_DCRIC_DCINT5_ADC1_DCRIC_bit at ADC1_DCRIC.B5;
    sbit  ADC_DCRIC_DCINT6_ADC1_DCRIC_bit at ADC1_DCRIC.B6;
    sbit  ADC_DCRIC_DCINT7_ADC1_DCRIC_bit at ADC1_DCRIC.B7;
    sbit  ADC_DCRIC_DCTRIG0_ADC1_DCRIC_bit at ADC1_DCRIC.B16;
    sbit  ADC_DCRIC_DCTRIG1_ADC1_DCRIC_bit at ADC1_DCRIC.B17;
    sbit  ADC_DCRIC_DCTRIG2_ADC1_DCRIC_bit at ADC1_DCRIC.B18;
    sbit  ADC_DCRIC_DCTRIG3_ADC1_DCRIC_bit at ADC1_DCRIC.B19;
    sbit  ADC_DCRIC_DCTRIG4_ADC1_DCRIC_bit at ADC1_DCRIC.B20;
    sbit  ADC_DCRIC_DCTRIG5_ADC1_DCRIC_bit at ADC1_DCRIC.B21;
    sbit  ADC_DCRIC_DCTRIG6_ADC1_DCRIC_bit at ADC1_DCRIC.B22;
    sbit  ADC_DCRIC_DCTRIG7_ADC1_DCRIC_bit at ADC1_DCRIC.B23;

sfr unsigned long   volatile ADC1_DCCTL0          absolute 0x40039E00;
    sbit  ADC_DCCTL0_CIM0_ADC1_DCCTL0_bit at ADC1_DCCTL0.B0;
    sbit  ADC_DCCTL0_CIM1_ADC1_DCCTL0_bit at ADC1_DCCTL0.B1;
    sbit  ADC_DCCTL0_CIC2_ADC1_DCCTL0_bit at ADC1_DCCTL0.B2;
    sbit  ADC_DCCTL0_CIC3_ADC1_DCCTL0_bit at ADC1_DCCTL0.B3;
    sbit  ADC_DCCTL0_CIE_ADC1_DCCTL0_bit at ADC1_DCCTL0.B4;
    sbit  ADC_DCCTL0_CTM8_ADC1_DCCTL0_bit at ADC1_DCCTL0.B8;
    sbit  ADC_DCCTL0_CTM9_ADC1_DCCTL0_bit at ADC1_DCCTL0.B9;
    sbit  ADC_DCCTL0_CTC10_ADC1_DCCTL0_bit at ADC1_DCCTL0.B10;
    sbit  ADC_DCCTL0_CTC11_ADC1_DCCTL0_bit at ADC1_DCCTL0.B11;
    sbit  ADC_DCCTL0_CTE_ADC1_DCCTL0_bit at ADC1_DCCTL0.B12;

sfr unsigned long   volatile ADC1_DCCTL1          absolute 0x40039E04;
    sbit  ADC_DCCTL1_CIM0_ADC1_DCCTL1_bit at ADC1_DCCTL1.B0;
    sbit  ADC_DCCTL1_CIM1_ADC1_DCCTL1_bit at ADC1_DCCTL1.B1;
    sbit  ADC_DCCTL1_CIC2_ADC1_DCCTL1_bit at ADC1_DCCTL1.B2;
    sbit  ADC_DCCTL1_CIC3_ADC1_DCCTL1_bit at ADC1_DCCTL1.B3;
    sbit  ADC_DCCTL1_CIE_ADC1_DCCTL1_bit at ADC1_DCCTL1.B4;
    sbit  ADC_DCCTL1_CTM8_ADC1_DCCTL1_bit at ADC1_DCCTL1.B8;
    sbit  ADC_DCCTL1_CTM9_ADC1_DCCTL1_bit at ADC1_DCCTL1.B9;
    sbit  ADC_DCCTL1_CTC10_ADC1_DCCTL1_bit at ADC1_DCCTL1.B10;
    sbit  ADC_DCCTL1_CTC11_ADC1_DCCTL1_bit at ADC1_DCCTL1.B11;
    sbit  ADC_DCCTL1_CTE_ADC1_DCCTL1_bit at ADC1_DCCTL1.B12;

sfr unsigned long   volatile ADC1_DCCTL2          absolute 0x40039E08;
    sbit  ADC_DCCTL2_CIM0_ADC1_DCCTL2_bit at ADC1_DCCTL2.B0;
    sbit  ADC_DCCTL2_CIM1_ADC1_DCCTL2_bit at ADC1_DCCTL2.B1;
    sbit  ADC_DCCTL2_CIC2_ADC1_DCCTL2_bit at ADC1_DCCTL2.B2;
    sbit  ADC_DCCTL2_CIC3_ADC1_DCCTL2_bit at ADC1_DCCTL2.B3;
    sbit  ADC_DCCTL2_CIE_ADC1_DCCTL2_bit at ADC1_DCCTL2.B4;
    sbit  ADC_DCCTL2_CTM8_ADC1_DCCTL2_bit at ADC1_DCCTL2.B8;
    sbit  ADC_DCCTL2_CTM9_ADC1_DCCTL2_bit at ADC1_DCCTL2.B9;
    sbit  ADC_DCCTL2_CTC10_ADC1_DCCTL2_bit at ADC1_DCCTL2.B10;
    sbit  ADC_DCCTL2_CTC11_ADC1_DCCTL2_bit at ADC1_DCCTL2.B11;
    sbit  ADC_DCCTL2_CTE_ADC1_DCCTL2_bit at ADC1_DCCTL2.B12;

sfr unsigned long   volatile ADC1_DCCTL3          absolute 0x40039E0C;
    sbit  ADC_DCCTL3_CIM0_ADC1_DCCTL3_bit at ADC1_DCCTL3.B0;
    sbit  ADC_DCCTL3_CIM1_ADC1_DCCTL3_bit at ADC1_DCCTL3.B1;
    sbit  ADC_DCCTL3_CIC2_ADC1_DCCTL3_bit at ADC1_DCCTL3.B2;
    sbit  ADC_DCCTL3_CIC3_ADC1_DCCTL3_bit at ADC1_DCCTL3.B3;
    sbit  ADC_DCCTL3_CIE_ADC1_DCCTL3_bit at ADC1_DCCTL3.B4;
    sbit  ADC_DCCTL3_CTM8_ADC1_DCCTL3_bit at ADC1_DCCTL3.B8;
    sbit  ADC_DCCTL3_CTM9_ADC1_DCCTL3_bit at ADC1_DCCTL3.B9;
    sbit  ADC_DCCTL3_CTC10_ADC1_DCCTL3_bit at ADC1_DCCTL3.B10;
    sbit  ADC_DCCTL3_CTC11_ADC1_DCCTL3_bit at ADC1_DCCTL3.B11;
    sbit  ADC_DCCTL3_CTE_ADC1_DCCTL3_bit at ADC1_DCCTL3.B12;

sfr unsigned long   volatile ADC1_DCCTL4          absolute 0x40039E10;
    sbit  ADC_DCCTL4_CIM0_ADC1_DCCTL4_bit at ADC1_DCCTL4.B0;
    sbit  ADC_DCCTL4_CIM1_ADC1_DCCTL4_bit at ADC1_DCCTL4.B1;
    sbit  ADC_DCCTL4_CIC2_ADC1_DCCTL4_bit at ADC1_DCCTL4.B2;
    sbit  ADC_DCCTL4_CIC3_ADC1_DCCTL4_bit at ADC1_DCCTL4.B3;
    sbit  ADC_DCCTL4_CIE_ADC1_DCCTL4_bit at ADC1_DCCTL4.B4;
    sbit  ADC_DCCTL4_CTM8_ADC1_DCCTL4_bit at ADC1_DCCTL4.B8;
    sbit  ADC_DCCTL4_CTM9_ADC1_DCCTL4_bit at ADC1_DCCTL4.B9;
    sbit  ADC_DCCTL4_CTC10_ADC1_DCCTL4_bit at ADC1_DCCTL4.B10;
    sbit  ADC_DCCTL4_CTC11_ADC1_DCCTL4_bit at ADC1_DCCTL4.B11;
    sbit  ADC_DCCTL4_CTE_ADC1_DCCTL4_bit at ADC1_DCCTL4.B12;

sfr unsigned long   volatile ADC1_DCCTL5          absolute 0x40039E14;
    sbit  ADC_DCCTL5_CIM0_ADC1_DCCTL5_bit at ADC1_DCCTL5.B0;
    sbit  ADC_DCCTL5_CIM1_ADC1_DCCTL5_bit at ADC1_DCCTL5.B1;
    sbit  ADC_DCCTL5_CIC2_ADC1_DCCTL5_bit at ADC1_DCCTL5.B2;
    sbit  ADC_DCCTL5_CIC3_ADC1_DCCTL5_bit at ADC1_DCCTL5.B3;
    sbit  ADC_DCCTL5_CIE_ADC1_DCCTL5_bit at ADC1_DCCTL5.B4;
    sbit  ADC_DCCTL5_CTM8_ADC1_DCCTL5_bit at ADC1_DCCTL5.B8;
    sbit  ADC_DCCTL5_CTM9_ADC1_DCCTL5_bit at ADC1_DCCTL5.B9;
    sbit  ADC_DCCTL5_CTC10_ADC1_DCCTL5_bit at ADC1_DCCTL5.B10;
    sbit  ADC_DCCTL5_CTC11_ADC1_DCCTL5_bit at ADC1_DCCTL5.B11;
    sbit  ADC_DCCTL5_CTE_ADC1_DCCTL5_bit at ADC1_DCCTL5.B12;

sfr unsigned long   volatile ADC1_DCCTL6          absolute 0x40039E18;
    sbit  ADC_DCCTL6_CIM0_ADC1_DCCTL6_bit at ADC1_DCCTL6.B0;
    sbit  ADC_DCCTL6_CIM1_ADC1_DCCTL6_bit at ADC1_DCCTL6.B1;
    sbit  ADC_DCCTL6_CIC2_ADC1_DCCTL6_bit at ADC1_DCCTL6.B2;
    sbit  ADC_DCCTL6_CIC3_ADC1_DCCTL6_bit at ADC1_DCCTL6.B3;
    sbit  ADC_DCCTL6_CIE_ADC1_DCCTL6_bit at ADC1_DCCTL6.B4;
    sbit  ADC_DCCTL6_CTM8_ADC1_DCCTL6_bit at ADC1_DCCTL6.B8;
    sbit  ADC_DCCTL6_CTM9_ADC1_DCCTL6_bit at ADC1_DCCTL6.B9;
    sbit  ADC_DCCTL6_CTC10_ADC1_DCCTL6_bit at ADC1_DCCTL6.B10;
    sbit  ADC_DCCTL6_CTC11_ADC1_DCCTL6_bit at ADC1_DCCTL6.B11;
    sbit  ADC_DCCTL6_CTE_ADC1_DCCTL6_bit at ADC1_DCCTL6.B12;

sfr unsigned long   volatile ADC1_DCCTL7          absolute 0x40039E1C;
    sbit  ADC_DCCTL7_CIM0_ADC1_DCCTL7_bit at ADC1_DCCTL7.B0;
    sbit  ADC_DCCTL7_CIM1_ADC1_DCCTL7_bit at ADC1_DCCTL7.B1;
    sbit  ADC_DCCTL7_CIC2_ADC1_DCCTL7_bit at ADC1_DCCTL7.B2;
    sbit  ADC_DCCTL7_CIC3_ADC1_DCCTL7_bit at ADC1_DCCTL7.B3;
    sbit  ADC_DCCTL7_CIE_ADC1_DCCTL7_bit at ADC1_DCCTL7.B4;
    sbit  ADC_DCCTL7_CTM8_ADC1_DCCTL7_bit at ADC1_DCCTL7.B8;
    sbit  ADC_DCCTL7_CTM9_ADC1_DCCTL7_bit at ADC1_DCCTL7.B9;
    sbit  ADC_DCCTL7_CTC10_ADC1_DCCTL7_bit at ADC1_DCCTL7.B10;
    sbit  ADC_DCCTL7_CTC11_ADC1_DCCTL7_bit at ADC1_DCCTL7.B11;
    sbit  ADC_DCCTL7_CTE_ADC1_DCCTL7_bit at ADC1_DCCTL7.B12;

sfr unsigned long   volatile ADC1_DCCMP0          absolute 0x40039E40;
    sbit  ADC_DCCMP0_COMP00_ADC1_DCCMP0_bit at ADC1_DCCMP0.B0;
    sbit  ADC_DCCMP0_COMP01_ADC1_DCCMP0_bit at ADC1_DCCMP0.B1;
    sbit  ADC_DCCMP0_COMP02_ADC1_DCCMP0_bit at ADC1_DCCMP0.B2;
    sbit  ADC_DCCMP0_COMP03_ADC1_DCCMP0_bit at ADC1_DCCMP0.B3;
    sbit  ADC_DCCMP0_COMP04_ADC1_DCCMP0_bit at ADC1_DCCMP0.B4;
    sbit  ADC_DCCMP0_COMP05_ADC1_DCCMP0_bit at ADC1_DCCMP0.B5;
    sbit  ADC_DCCMP0_COMP06_ADC1_DCCMP0_bit at ADC1_DCCMP0.B6;
    sbit  ADC_DCCMP0_COMP07_ADC1_DCCMP0_bit at ADC1_DCCMP0.B7;
    sbit  ADC_DCCMP0_COMP08_ADC1_DCCMP0_bit at ADC1_DCCMP0.B8;
    sbit  ADC_DCCMP0_COMP09_ADC1_DCCMP0_bit at ADC1_DCCMP0.B9;
    sbit  ADC_DCCMP0_COMP010_ADC1_DCCMP0_bit at ADC1_DCCMP0.B10;
    sbit  ADC_DCCMP0_COMP011_ADC1_DCCMP0_bit at ADC1_DCCMP0.B11;
    sbit  ADC_DCCMP0_COMP116_ADC1_DCCMP0_bit at ADC1_DCCMP0.B16;
    sbit  ADC_DCCMP0_COMP117_ADC1_DCCMP0_bit at ADC1_DCCMP0.B17;
    sbit  ADC_DCCMP0_COMP118_ADC1_DCCMP0_bit at ADC1_DCCMP0.B18;
    sbit  ADC_DCCMP0_COMP119_ADC1_DCCMP0_bit at ADC1_DCCMP0.B19;
    sbit  ADC_DCCMP0_COMP120_ADC1_DCCMP0_bit at ADC1_DCCMP0.B20;
    sbit  ADC_DCCMP0_COMP121_ADC1_DCCMP0_bit at ADC1_DCCMP0.B21;
    sbit  ADC_DCCMP0_COMP122_ADC1_DCCMP0_bit at ADC1_DCCMP0.B22;
    sbit  ADC_DCCMP0_COMP123_ADC1_DCCMP0_bit at ADC1_DCCMP0.B23;
    sbit  ADC_DCCMP0_COMP124_ADC1_DCCMP0_bit at ADC1_DCCMP0.B24;
    sbit  ADC_DCCMP0_COMP125_ADC1_DCCMP0_bit at ADC1_DCCMP0.B25;
    sbit  ADC_DCCMP0_COMP126_ADC1_DCCMP0_bit at ADC1_DCCMP0.B26;
    sbit  ADC_DCCMP0_COMP127_ADC1_DCCMP0_bit at ADC1_DCCMP0.B27;

sfr unsigned long   volatile ADC1_DCCMP1          absolute 0x40039E44;
    sbit  ADC_DCCMP1_COMP00_ADC1_DCCMP1_bit at ADC1_DCCMP1.B0;
    sbit  ADC_DCCMP1_COMP01_ADC1_DCCMP1_bit at ADC1_DCCMP1.B1;
    sbit  ADC_DCCMP1_COMP02_ADC1_DCCMP1_bit at ADC1_DCCMP1.B2;
    sbit  ADC_DCCMP1_COMP03_ADC1_DCCMP1_bit at ADC1_DCCMP1.B3;
    sbit  ADC_DCCMP1_COMP04_ADC1_DCCMP1_bit at ADC1_DCCMP1.B4;
    sbit  ADC_DCCMP1_COMP05_ADC1_DCCMP1_bit at ADC1_DCCMP1.B5;
    sbit  ADC_DCCMP1_COMP06_ADC1_DCCMP1_bit at ADC1_DCCMP1.B6;
    sbit  ADC_DCCMP1_COMP07_ADC1_DCCMP1_bit at ADC1_DCCMP1.B7;
    sbit  ADC_DCCMP1_COMP08_ADC1_DCCMP1_bit at ADC1_DCCMP1.B8;
    sbit  ADC_DCCMP1_COMP09_ADC1_DCCMP1_bit at ADC1_DCCMP1.B9;
    sbit  ADC_DCCMP1_COMP010_ADC1_DCCMP1_bit at ADC1_DCCMP1.B10;
    sbit  ADC_DCCMP1_COMP011_ADC1_DCCMP1_bit at ADC1_DCCMP1.B11;
    sbit  ADC_DCCMP1_COMP116_ADC1_DCCMP1_bit at ADC1_DCCMP1.B16;
    sbit  ADC_DCCMP1_COMP117_ADC1_DCCMP1_bit at ADC1_DCCMP1.B17;
    sbit  ADC_DCCMP1_COMP118_ADC1_DCCMP1_bit at ADC1_DCCMP1.B18;
    sbit  ADC_DCCMP1_COMP119_ADC1_DCCMP1_bit at ADC1_DCCMP1.B19;
    sbit  ADC_DCCMP1_COMP120_ADC1_DCCMP1_bit at ADC1_DCCMP1.B20;
    sbit  ADC_DCCMP1_COMP121_ADC1_DCCMP1_bit at ADC1_DCCMP1.B21;
    sbit  ADC_DCCMP1_COMP122_ADC1_DCCMP1_bit at ADC1_DCCMP1.B22;
    sbit  ADC_DCCMP1_COMP123_ADC1_DCCMP1_bit at ADC1_DCCMP1.B23;
    sbit  ADC_DCCMP1_COMP124_ADC1_DCCMP1_bit at ADC1_DCCMP1.B24;
    sbit  ADC_DCCMP1_COMP125_ADC1_DCCMP1_bit at ADC1_DCCMP1.B25;
    sbit  ADC_DCCMP1_COMP126_ADC1_DCCMP1_bit at ADC1_DCCMP1.B26;
    sbit  ADC_DCCMP1_COMP127_ADC1_DCCMP1_bit at ADC1_DCCMP1.B27;

sfr unsigned long   volatile ADC1_DCCMP2          absolute 0x40039E48;
    sbit  ADC_DCCMP2_COMP00_ADC1_DCCMP2_bit at ADC1_DCCMP2.B0;
    sbit  ADC_DCCMP2_COMP01_ADC1_DCCMP2_bit at ADC1_DCCMP2.B1;
    sbit  ADC_DCCMP2_COMP02_ADC1_DCCMP2_bit at ADC1_DCCMP2.B2;
    sbit  ADC_DCCMP2_COMP03_ADC1_DCCMP2_bit at ADC1_DCCMP2.B3;
    sbit  ADC_DCCMP2_COMP04_ADC1_DCCMP2_bit at ADC1_DCCMP2.B4;
    sbit  ADC_DCCMP2_COMP05_ADC1_DCCMP2_bit at ADC1_DCCMP2.B5;
    sbit  ADC_DCCMP2_COMP06_ADC1_DCCMP2_bit at ADC1_DCCMP2.B6;
    sbit  ADC_DCCMP2_COMP07_ADC1_DCCMP2_bit at ADC1_DCCMP2.B7;
    sbit  ADC_DCCMP2_COMP08_ADC1_DCCMP2_bit at ADC1_DCCMP2.B8;
    sbit  ADC_DCCMP2_COMP09_ADC1_DCCMP2_bit at ADC1_DCCMP2.B9;
    sbit  ADC_DCCMP2_COMP010_ADC1_DCCMP2_bit at ADC1_DCCMP2.B10;
    sbit  ADC_DCCMP2_COMP011_ADC1_DCCMP2_bit at ADC1_DCCMP2.B11;
    sbit  ADC_DCCMP2_COMP116_ADC1_DCCMP2_bit at ADC1_DCCMP2.B16;
    sbit  ADC_DCCMP2_COMP117_ADC1_DCCMP2_bit at ADC1_DCCMP2.B17;
    sbit  ADC_DCCMP2_COMP118_ADC1_DCCMP2_bit at ADC1_DCCMP2.B18;
    sbit  ADC_DCCMP2_COMP119_ADC1_DCCMP2_bit at ADC1_DCCMP2.B19;
    sbit  ADC_DCCMP2_COMP120_ADC1_DCCMP2_bit at ADC1_DCCMP2.B20;
    sbit  ADC_DCCMP2_COMP121_ADC1_DCCMP2_bit at ADC1_DCCMP2.B21;
    sbit  ADC_DCCMP2_COMP122_ADC1_DCCMP2_bit at ADC1_DCCMP2.B22;
    sbit  ADC_DCCMP2_COMP123_ADC1_DCCMP2_bit at ADC1_DCCMP2.B23;
    sbit  ADC_DCCMP2_COMP124_ADC1_DCCMP2_bit at ADC1_DCCMP2.B24;
    sbit  ADC_DCCMP2_COMP125_ADC1_DCCMP2_bit at ADC1_DCCMP2.B25;
    sbit  ADC_DCCMP2_COMP126_ADC1_DCCMP2_bit at ADC1_DCCMP2.B26;
    sbit  ADC_DCCMP2_COMP127_ADC1_DCCMP2_bit at ADC1_DCCMP2.B27;

sfr unsigned long   volatile ADC1_DCCMP3          absolute 0x40039E4C;
    sbit  ADC_DCCMP3_COMP00_ADC1_DCCMP3_bit at ADC1_DCCMP3.B0;
    sbit  ADC_DCCMP3_COMP01_ADC1_DCCMP3_bit at ADC1_DCCMP3.B1;
    sbit  ADC_DCCMP3_COMP02_ADC1_DCCMP3_bit at ADC1_DCCMP3.B2;
    sbit  ADC_DCCMP3_COMP03_ADC1_DCCMP3_bit at ADC1_DCCMP3.B3;
    sbit  ADC_DCCMP3_COMP04_ADC1_DCCMP3_bit at ADC1_DCCMP3.B4;
    sbit  ADC_DCCMP3_COMP05_ADC1_DCCMP3_bit at ADC1_DCCMP3.B5;
    sbit  ADC_DCCMP3_COMP06_ADC1_DCCMP3_bit at ADC1_DCCMP3.B6;
    sbit  ADC_DCCMP3_COMP07_ADC1_DCCMP3_bit at ADC1_DCCMP3.B7;
    sbit  ADC_DCCMP3_COMP08_ADC1_DCCMP3_bit at ADC1_DCCMP3.B8;
    sbit  ADC_DCCMP3_COMP09_ADC1_DCCMP3_bit at ADC1_DCCMP3.B9;
    sbit  ADC_DCCMP3_COMP010_ADC1_DCCMP3_bit at ADC1_DCCMP3.B10;
    sbit  ADC_DCCMP3_COMP011_ADC1_DCCMP3_bit at ADC1_DCCMP3.B11;
    sbit  ADC_DCCMP3_COMP116_ADC1_DCCMP3_bit at ADC1_DCCMP3.B16;
    sbit  ADC_DCCMP3_COMP117_ADC1_DCCMP3_bit at ADC1_DCCMP3.B17;
    sbit  ADC_DCCMP3_COMP118_ADC1_DCCMP3_bit at ADC1_DCCMP3.B18;
    sbit  ADC_DCCMP3_COMP119_ADC1_DCCMP3_bit at ADC1_DCCMP3.B19;
    sbit  ADC_DCCMP3_COMP120_ADC1_DCCMP3_bit at ADC1_DCCMP3.B20;
    sbit  ADC_DCCMP3_COMP121_ADC1_DCCMP3_bit at ADC1_DCCMP3.B21;
    sbit  ADC_DCCMP3_COMP122_ADC1_DCCMP3_bit at ADC1_DCCMP3.B22;
    sbit  ADC_DCCMP3_COMP123_ADC1_DCCMP3_bit at ADC1_DCCMP3.B23;
    sbit  ADC_DCCMP3_COMP124_ADC1_DCCMP3_bit at ADC1_DCCMP3.B24;
    sbit  ADC_DCCMP3_COMP125_ADC1_DCCMP3_bit at ADC1_DCCMP3.B25;
    sbit  ADC_DCCMP3_COMP126_ADC1_DCCMP3_bit at ADC1_DCCMP3.B26;
    sbit  ADC_DCCMP3_COMP127_ADC1_DCCMP3_bit at ADC1_DCCMP3.B27;

sfr unsigned long   volatile ADC1_DCCMP4          absolute 0x40039E50;
    sbit  ADC_DCCMP4_COMP00_ADC1_DCCMP4_bit at ADC1_DCCMP4.B0;
    sbit  ADC_DCCMP4_COMP01_ADC1_DCCMP4_bit at ADC1_DCCMP4.B1;
    sbit  ADC_DCCMP4_COMP02_ADC1_DCCMP4_bit at ADC1_DCCMP4.B2;
    sbit  ADC_DCCMP4_COMP03_ADC1_DCCMP4_bit at ADC1_DCCMP4.B3;
    sbit  ADC_DCCMP4_COMP04_ADC1_DCCMP4_bit at ADC1_DCCMP4.B4;
    sbit  ADC_DCCMP4_COMP05_ADC1_DCCMP4_bit at ADC1_DCCMP4.B5;
    sbit  ADC_DCCMP4_COMP06_ADC1_DCCMP4_bit at ADC1_DCCMP4.B6;
    sbit  ADC_DCCMP4_COMP07_ADC1_DCCMP4_bit at ADC1_DCCMP4.B7;
    sbit  ADC_DCCMP4_COMP08_ADC1_DCCMP4_bit at ADC1_DCCMP4.B8;
    sbit  ADC_DCCMP4_COMP09_ADC1_DCCMP4_bit at ADC1_DCCMP4.B9;
    sbit  ADC_DCCMP4_COMP010_ADC1_DCCMP4_bit at ADC1_DCCMP4.B10;
    sbit  ADC_DCCMP4_COMP011_ADC1_DCCMP4_bit at ADC1_DCCMP4.B11;
    sbit  ADC_DCCMP4_COMP116_ADC1_DCCMP4_bit at ADC1_DCCMP4.B16;
    sbit  ADC_DCCMP4_COMP117_ADC1_DCCMP4_bit at ADC1_DCCMP4.B17;
    sbit  ADC_DCCMP4_COMP118_ADC1_DCCMP4_bit at ADC1_DCCMP4.B18;
    sbit  ADC_DCCMP4_COMP119_ADC1_DCCMP4_bit at ADC1_DCCMP4.B19;
    sbit  ADC_DCCMP4_COMP120_ADC1_DCCMP4_bit at ADC1_DCCMP4.B20;
    sbit  ADC_DCCMP4_COMP121_ADC1_DCCMP4_bit at ADC1_DCCMP4.B21;
    sbit  ADC_DCCMP4_COMP122_ADC1_DCCMP4_bit at ADC1_DCCMP4.B22;
    sbit  ADC_DCCMP4_COMP123_ADC1_DCCMP4_bit at ADC1_DCCMP4.B23;
    sbit  ADC_DCCMP4_COMP124_ADC1_DCCMP4_bit at ADC1_DCCMP4.B24;
    sbit  ADC_DCCMP4_COMP125_ADC1_DCCMP4_bit at ADC1_DCCMP4.B25;
    sbit  ADC_DCCMP4_COMP126_ADC1_DCCMP4_bit at ADC1_DCCMP4.B26;
    sbit  ADC_DCCMP4_COMP127_ADC1_DCCMP4_bit at ADC1_DCCMP4.B27;

sfr unsigned long   volatile ADC1_DCCMP5          absolute 0x40039E54;
    sbit  ADC_DCCMP5_COMP00_ADC1_DCCMP5_bit at ADC1_DCCMP5.B0;
    sbit  ADC_DCCMP5_COMP01_ADC1_DCCMP5_bit at ADC1_DCCMP5.B1;
    sbit  ADC_DCCMP5_COMP02_ADC1_DCCMP5_bit at ADC1_DCCMP5.B2;
    sbit  ADC_DCCMP5_COMP03_ADC1_DCCMP5_bit at ADC1_DCCMP5.B3;
    sbit  ADC_DCCMP5_COMP04_ADC1_DCCMP5_bit at ADC1_DCCMP5.B4;
    sbit  ADC_DCCMP5_COMP05_ADC1_DCCMP5_bit at ADC1_DCCMP5.B5;
    sbit  ADC_DCCMP5_COMP06_ADC1_DCCMP5_bit at ADC1_DCCMP5.B6;
    sbit  ADC_DCCMP5_COMP07_ADC1_DCCMP5_bit at ADC1_DCCMP5.B7;
    sbit  ADC_DCCMP5_COMP08_ADC1_DCCMP5_bit at ADC1_DCCMP5.B8;
    sbit  ADC_DCCMP5_COMP09_ADC1_DCCMP5_bit at ADC1_DCCMP5.B9;
    sbit  ADC_DCCMP5_COMP010_ADC1_DCCMP5_bit at ADC1_DCCMP5.B10;
    sbit  ADC_DCCMP5_COMP011_ADC1_DCCMP5_bit at ADC1_DCCMP5.B11;
    sbit  ADC_DCCMP5_COMP116_ADC1_DCCMP5_bit at ADC1_DCCMP5.B16;
    sbit  ADC_DCCMP5_COMP117_ADC1_DCCMP5_bit at ADC1_DCCMP5.B17;
    sbit  ADC_DCCMP5_COMP118_ADC1_DCCMP5_bit at ADC1_DCCMP5.B18;
    sbit  ADC_DCCMP5_COMP119_ADC1_DCCMP5_bit at ADC1_DCCMP5.B19;
    sbit  ADC_DCCMP5_COMP120_ADC1_DCCMP5_bit at ADC1_DCCMP5.B20;
    sbit  ADC_DCCMP5_COMP121_ADC1_DCCMP5_bit at ADC1_DCCMP5.B21;
    sbit  ADC_DCCMP5_COMP122_ADC1_DCCMP5_bit at ADC1_DCCMP5.B22;
    sbit  ADC_DCCMP5_COMP123_ADC1_DCCMP5_bit at ADC1_DCCMP5.B23;
    sbit  ADC_DCCMP5_COMP124_ADC1_DCCMP5_bit at ADC1_DCCMP5.B24;
    sbit  ADC_DCCMP5_COMP125_ADC1_DCCMP5_bit at ADC1_DCCMP5.B25;
    sbit  ADC_DCCMP5_COMP126_ADC1_DCCMP5_bit at ADC1_DCCMP5.B26;
    sbit  ADC_DCCMP5_COMP127_ADC1_DCCMP5_bit at ADC1_DCCMP5.B27;

sfr unsigned long   volatile ADC1_DCCMP6          absolute 0x40039E58;
    sbit  ADC_DCCMP6_COMP00_ADC1_DCCMP6_bit at ADC1_DCCMP6.B0;
    sbit  ADC_DCCMP6_COMP01_ADC1_DCCMP6_bit at ADC1_DCCMP6.B1;
    sbit  ADC_DCCMP6_COMP02_ADC1_DCCMP6_bit at ADC1_DCCMP6.B2;
    sbit  ADC_DCCMP6_COMP03_ADC1_DCCMP6_bit at ADC1_DCCMP6.B3;
    sbit  ADC_DCCMP6_COMP04_ADC1_DCCMP6_bit at ADC1_DCCMP6.B4;
    sbit  ADC_DCCMP6_COMP05_ADC1_DCCMP6_bit at ADC1_DCCMP6.B5;
    sbit  ADC_DCCMP6_COMP06_ADC1_DCCMP6_bit at ADC1_DCCMP6.B6;
    sbit  ADC_DCCMP6_COMP07_ADC1_DCCMP6_bit at ADC1_DCCMP6.B7;
    sbit  ADC_DCCMP6_COMP08_ADC1_DCCMP6_bit at ADC1_DCCMP6.B8;
    sbit  ADC_DCCMP6_COMP09_ADC1_DCCMP6_bit at ADC1_DCCMP6.B9;
    sbit  ADC_DCCMP6_COMP010_ADC1_DCCMP6_bit at ADC1_DCCMP6.B10;
    sbit  ADC_DCCMP6_COMP011_ADC1_DCCMP6_bit at ADC1_DCCMP6.B11;
    sbit  ADC_DCCMP6_COMP116_ADC1_DCCMP6_bit at ADC1_DCCMP6.B16;
    sbit  ADC_DCCMP6_COMP117_ADC1_DCCMP6_bit at ADC1_DCCMP6.B17;
    sbit  ADC_DCCMP6_COMP118_ADC1_DCCMP6_bit at ADC1_DCCMP6.B18;
    sbit  ADC_DCCMP6_COMP119_ADC1_DCCMP6_bit at ADC1_DCCMP6.B19;
    sbit  ADC_DCCMP6_COMP120_ADC1_DCCMP6_bit at ADC1_DCCMP6.B20;
    sbit  ADC_DCCMP6_COMP121_ADC1_DCCMP6_bit at ADC1_DCCMP6.B21;
    sbit  ADC_DCCMP6_COMP122_ADC1_DCCMP6_bit at ADC1_DCCMP6.B22;
    sbit  ADC_DCCMP6_COMP123_ADC1_DCCMP6_bit at ADC1_DCCMP6.B23;
    sbit  ADC_DCCMP6_COMP124_ADC1_DCCMP6_bit at ADC1_DCCMP6.B24;
    sbit  ADC_DCCMP6_COMP125_ADC1_DCCMP6_bit at ADC1_DCCMP6.B25;
    sbit  ADC_DCCMP6_COMP126_ADC1_DCCMP6_bit at ADC1_DCCMP6.B26;
    sbit  ADC_DCCMP6_COMP127_ADC1_DCCMP6_bit at ADC1_DCCMP6.B27;

sfr unsigned long   volatile ADC1_DCCMP7          absolute 0x40039E5C;
    sbit  ADC_DCCMP7_COMP00_ADC1_DCCMP7_bit at ADC1_DCCMP7.B0;
    sbit  ADC_DCCMP7_COMP01_ADC1_DCCMP7_bit at ADC1_DCCMP7.B1;
    sbit  ADC_DCCMP7_COMP02_ADC1_DCCMP7_bit at ADC1_DCCMP7.B2;
    sbit  ADC_DCCMP7_COMP03_ADC1_DCCMP7_bit at ADC1_DCCMP7.B3;
    sbit  ADC_DCCMP7_COMP04_ADC1_DCCMP7_bit at ADC1_DCCMP7.B4;
    sbit  ADC_DCCMP7_COMP05_ADC1_DCCMP7_bit at ADC1_DCCMP7.B5;
    sbit  ADC_DCCMP7_COMP06_ADC1_DCCMP7_bit at ADC1_DCCMP7.B6;
    sbit  ADC_DCCMP7_COMP07_ADC1_DCCMP7_bit at ADC1_DCCMP7.B7;
    sbit  ADC_DCCMP7_COMP08_ADC1_DCCMP7_bit at ADC1_DCCMP7.B8;
    sbit  ADC_DCCMP7_COMP09_ADC1_DCCMP7_bit at ADC1_DCCMP7.B9;
    sbit  ADC_DCCMP7_COMP010_ADC1_DCCMP7_bit at ADC1_DCCMP7.B10;
    sbit  ADC_DCCMP7_COMP011_ADC1_DCCMP7_bit at ADC1_DCCMP7.B11;
    sbit  ADC_DCCMP7_COMP116_ADC1_DCCMP7_bit at ADC1_DCCMP7.B16;
    sbit  ADC_DCCMP7_COMP117_ADC1_DCCMP7_bit at ADC1_DCCMP7.B17;
    sbit  ADC_DCCMP7_COMP118_ADC1_DCCMP7_bit at ADC1_DCCMP7.B18;
    sbit  ADC_DCCMP7_COMP119_ADC1_DCCMP7_bit at ADC1_DCCMP7.B19;
    sbit  ADC_DCCMP7_COMP120_ADC1_DCCMP7_bit at ADC1_DCCMP7.B20;
    sbit  ADC_DCCMP7_COMP121_ADC1_DCCMP7_bit at ADC1_DCCMP7.B21;
    sbit  ADC_DCCMP7_COMP122_ADC1_DCCMP7_bit at ADC1_DCCMP7.B22;
    sbit  ADC_DCCMP7_COMP123_ADC1_DCCMP7_bit at ADC1_DCCMP7.B23;
    sbit  ADC_DCCMP7_COMP124_ADC1_DCCMP7_bit at ADC1_DCCMP7.B24;
    sbit  ADC_DCCMP7_COMP125_ADC1_DCCMP7_bit at ADC1_DCCMP7.B25;
    sbit  ADC_DCCMP7_COMP126_ADC1_DCCMP7_bit at ADC1_DCCMP7.B26;
    sbit  ADC_DCCMP7_COMP127_ADC1_DCCMP7_bit at ADC1_DCCMP7.B27;

sfr unsigned long   volatile ADC1_PP              absolute 0x40039FC0;
    sbit  ADC_PP_MCR0_ADC1_PP_bit at ADC1_PP.B0;
    sbit  ADC_PP_MCR1_ADC1_PP_bit at ADC1_PP.B1;
    sbit  ADC_PP_MCR2_ADC1_PP_bit at ADC1_PP.B2;
    sbit  ADC_PP_MCR3_ADC1_PP_bit at ADC1_PP.B3;
    sbit  ADC_PP_CH4_ADC1_PP_bit at ADC1_PP.B4;
    sbit  ADC_PP_CH5_ADC1_PP_bit at ADC1_PP.B5;
    sbit  ADC_PP_CH6_ADC1_PP_bit at ADC1_PP.B6;
    sbit  ADC_PP_CH7_ADC1_PP_bit at ADC1_PP.B7;
    sbit  ADC_PP_CH8_ADC1_PP_bit at ADC1_PP.B8;
    sbit  ADC_PP_CH9_ADC1_PP_bit at ADC1_PP.B9;
    sbit  ADC_PP_DC10_ADC1_PP_bit at ADC1_PP.B10;
    sbit  ADC_PP_DC11_ADC1_PP_bit at ADC1_PP.B11;
    sbit  ADC_PP_DC12_ADC1_PP_bit at ADC1_PP.B12;
    sbit  ADC_PP_DC13_ADC1_PP_bit at ADC1_PP.B13;
    sbit  ADC_PP_DC14_ADC1_PP_bit at ADC1_PP.B14;
    sbit  ADC_PP_DC15_ADC1_PP_bit at ADC1_PP.B15;
    sbit  ADC_PP_TYPE16_ADC1_PP_bit at ADC1_PP.B16;
    sbit  ADC_PP_TYPE17_ADC1_PP_bit at ADC1_PP.B17;
    sbit  ADC_PP_RSL18_ADC1_PP_bit at ADC1_PP.B18;
    sbit  ADC_PP_RSL19_ADC1_PP_bit at ADC1_PP.B19;
    sbit  ADC_PP_RSL20_ADC1_PP_bit at ADC1_PP.B20;
    sbit  ADC_PP_RSL21_ADC1_PP_bit at ADC1_PP.B21;
    sbit  ADC_PP_RSL22_ADC1_PP_bit at ADC1_PP.B22;
    sbit  ADC_PP_TS_ADC1_PP_bit at ADC1_PP.B23;
    sbit  ADC_PP_APSHT_ADC1_PP_bit at ADC1_PP.B24;

sfr unsigned long   volatile ADC1_PC              absolute 0x40039FC4;
    sbit  ADC_PC_MCR0_ADC1_PC_bit at ADC1_PC.B0;
    sbit  ADC_PC_MCR1_ADC1_PC_bit at ADC1_PC.B1;
    sbit  ADC_PC_MCR2_ADC1_PC_bit at ADC1_PC.B2;
    sbit  ADC_PC_MCR3_ADC1_PC_bit at ADC1_PC.B3;

sfr unsigned long   volatile ADC1_CC              absolute 0x40039FC8;
    sbit  ADC_CC_CS0_ADC1_CC_bit at ADC1_CC.B0;
    sbit  ADC_CC_CS1_ADC1_CC_bit at ADC1_CC.B1;
    sbit  ADC_CC_CS2_ADC1_CC_bit at ADC1_CC.B2;
    sbit  ADC_CC_CS3_ADC1_CC_bit at ADC1_CC.B3;
    sbit  ADC_CC_CLKDIV4_ADC1_CC_bit at ADC1_CC.B4;
    sbit  ADC_CC_CLKDIV5_ADC1_CC_bit at ADC1_CC.B5;
    sbit  ADC_CC_CLKDIV6_ADC1_CC_bit at ADC1_CC.B6;
    sbit  ADC_CC_CLKDIV7_ADC1_CC_bit at ADC1_CC.B7;
    sbit  ADC_CC_CLKDIV8_ADC1_CC_bit at ADC1_CC.B8;
    sbit  ADC_CC_CLKDIV9_ADC1_CC_bit at ADC1_CC.B9;

sfr unsigned long   volatile COMP_ACMIS           absolute 0x4003C000;
    const register unsigned short int COMP_ACMIS_IN0 = 0;
    sbit  COMP_ACMIS_IN0_bit at COMP_ACMIS.B0;
    const register unsigned short int COMP_ACMIS_IN1 = 1;
    sbit  COMP_ACMIS_IN1_bit at COMP_ACMIS.B1;
    const register unsigned short int COMP_ACMIS_IN2 = 2;
    sbit  COMP_ACMIS_IN2_bit at COMP_ACMIS.B2;

sfr unsigned long   volatile COMP_ACRIS           absolute 0x4003C004;
    const register unsigned short int COMP_ACRIS_IN0 = 0;
    sbit  COMP_ACRIS_IN0_bit at COMP_ACRIS.B0;
    const register unsigned short int COMP_ACRIS_IN1 = 1;
    sbit  COMP_ACRIS_IN1_bit at COMP_ACRIS.B1;
    const register unsigned short int COMP_ACRIS_IN2 = 2;
    sbit  COMP_ACRIS_IN2_bit at COMP_ACRIS.B2;

sfr unsigned long   volatile COMP_ACINTEN         absolute 0x4003C008;
    const register unsigned short int COMP_ACINTEN_IN0 = 0;
    sbit  COMP_ACINTEN_IN0_bit at COMP_ACINTEN.B0;
    const register unsigned short int COMP_ACINTEN_IN1 = 1;
    sbit  COMP_ACINTEN_IN1_bit at COMP_ACINTEN.B1;
    const register unsigned short int COMP_ACINTEN_IN2 = 2;
    sbit  COMP_ACINTEN_IN2_bit at COMP_ACINTEN.B2;

sfr unsigned long   volatile COMP_ACREFCTL        absolute 0x4003C010;
    const register unsigned short int COMP_ACREFCTL_VREF0 = 0;
    sbit  COMP_ACREFCTL_VREF0_bit at COMP_ACREFCTL.B0;
    const register unsigned short int COMP_ACREFCTL_VREF1 = 1;
    sbit  COMP_ACREFCTL_VREF1_bit at COMP_ACREFCTL.B1;
    const register unsigned short int COMP_ACREFCTL_VREF2 = 2;
    sbit  COMP_ACREFCTL_VREF2_bit at COMP_ACREFCTL.B2;
    const register unsigned short int COMP_ACREFCTL_VREF3 = 3;
    sbit  COMP_ACREFCTL_VREF3_bit at COMP_ACREFCTL.B3;
    const register unsigned short int COMP_ACREFCTL_RNG = 8;
    sbit  COMP_ACREFCTL_RNG_bit at COMP_ACREFCTL.B8;
    const register unsigned short int COMP_ACREFCTL_EN = 9;
    sbit  COMP_ACREFCTL_EN_bit at COMP_ACREFCTL.B9;

sfr unsigned long   volatile COMP_ACSTAT0         absolute 0x4003C020;
    const register unsigned short int COMP_ACSTAT0_OVAL = 1;
    sbit  COMP_ACSTAT0_OVAL_bit at COMP_ACSTAT0.B1;

sfr unsigned long   volatile COMP_ACCTL0          absolute 0x4003C024;
    const register unsigned short int COMP_ACCTL0_CINV = 1;
    sbit  COMP_ACCTL0_CINV_bit at COMP_ACCTL0.B1;
    const register unsigned short int COMP_ACCTL0_ISEN2 = 2;
    sbit  COMP_ACCTL0_ISEN2_bit at COMP_ACCTL0.B2;
    const register unsigned short int COMP_ACCTL0_ISEN3 = 3;
    sbit  COMP_ACCTL0_ISEN3_bit at COMP_ACCTL0.B3;
    const register unsigned short int COMP_ACCTL0_ISLVAL = 4;
    sbit  COMP_ACCTL0_ISLVAL_bit at COMP_ACCTL0.B4;
    const register unsigned short int COMP_ACCTL0_TSEN5 = 5;
    sbit  COMP_ACCTL0_TSEN5_bit at COMP_ACCTL0.B5;
    const register unsigned short int COMP_ACCTL0_TSEN6 = 6;
    sbit  COMP_ACCTL0_TSEN6_bit at COMP_ACCTL0.B6;
    const register unsigned short int COMP_ACCTL0_TSLVAL = 7;
    sbit  COMP_ACCTL0_TSLVAL_bit at COMP_ACCTL0.B7;
    const register unsigned short int COMP_ACCTL0_ASRCP9 = 9;
    sbit  COMP_ACCTL0_ASRCP9_bit at COMP_ACCTL0.B9;
    const register unsigned short int COMP_ACCTL0_ASRCP10 = 10;
    sbit  COMP_ACCTL0_ASRCP10_bit at COMP_ACCTL0.B10;
    const register unsigned short int COMP_ACCTL0_TOEN = 11;
    sbit  COMP_ACCTL0_TOEN_bit at COMP_ACCTL0.B11;

sfr unsigned long   volatile COMP_ACSTAT1         absolute 0x4003C040;
    const register unsigned short int COMP_ACSTAT1_OVAL = 1;
    sbit  COMP_ACSTAT1_OVAL_bit at COMP_ACSTAT1.B1;

sfr unsigned long   volatile COMP_ACCTL1          absolute 0x4003C044;
    const register unsigned short int COMP_ACCTL1_CINV = 1;
    sbit  COMP_ACCTL1_CINV_bit at COMP_ACCTL1.B1;
    const register unsigned short int COMP_ACCTL1_ISEN2 = 2;
    sbit  COMP_ACCTL1_ISEN2_bit at COMP_ACCTL1.B2;
    const register unsigned short int COMP_ACCTL1_ISEN3 = 3;
    sbit  COMP_ACCTL1_ISEN3_bit at COMP_ACCTL1.B3;
    const register unsigned short int COMP_ACCTL1_ISLVAL = 4;
    sbit  COMP_ACCTL1_ISLVAL_bit at COMP_ACCTL1.B4;
    const register unsigned short int COMP_ACCTL1_TSEN5 = 5;
    sbit  COMP_ACCTL1_TSEN5_bit at COMP_ACCTL1.B5;
    const register unsigned short int COMP_ACCTL1_TSEN6 = 6;
    sbit  COMP_ACCTL1_TSEN6_bit at COMP_ACCTL1.B6;
    const register unsigned short int COMP_ACCTL1_TSLVAL = 7;
    sbit  COMP_ACCTL1_TSLVAL_bit at COMP_ACCTL1.B7;
    const register unsigned short int COMP_ACCTL1_ASRCP9 = 9;
    sbit  COMP_ACCTL1_ASRCP9_bit at COMP_ACCTL1.B9;
    const register unsigned short int COMP_ACCTL1_ASRCP10 = 10;
    sbit  COMP_ACCTL1_ASRCP10_bit at COMP_ACCTL1.B10;
    const register unsigned short int COMP_ACCTL1_TOEN = 11;
    sbit  COMP_ACCTL1_TOEN_bit at COMP_ACCTL1.B11;

sfr unsigned long   volatile COMP_ACSTAT2         absolute 0x4003C060;
    const register unsigned short int COMP_ACSTAT2_OVAL = 1;
    sbit  COMP_ACSTAT2_OVAL_bit at COMP_ACSTAT2.B1;

sfr unsigned long   volatile COMP_ACCTL2          absolute 0x4003C064;
    const register unsigned short int COMP_ACCTL2_CINV = 1;
    sbit  COMP_ACCTL2_CINV_bit at COMP_ACCTL2.B1;
    const register unsigned short int COMP_ACCTL2_ISEN2 = 2;
    sbit  COMP_ACCTL2_ISEN2_bit at COMP_ACCTL2.B2;
    const register unsigned short int COMP_ACCTL2_ISEN3 = 3;
    sbit  COMP_ACCTL2_ISEN3_bit at COMP_ACCTL2.B3;
    const register unsigned short int COMP_ACCTL2_ISLVAL = 4;
    sbit  COMP_ACCTL2_ISLVAL_bit at COMP_ACCTL2.B4;
    const register unsigned short int COMP_ACCTL2_TSEN5 = 5;
    sbit  COMP_ACCTL2_TSEN5_bit at COMP_ACCTL2.B5;
    const register unsigned short int COMP_ACCTL2_TSEN6 = 6;
    sbit  COMP_ACCTL2_TSEN6_bit at COMP_ACCTL2.B6;
    const register unsigned short int COMP_ACCTL2_TSLVAL = 7;
    sbit  COMP_ACCTL2_TSLVAL_bit at COMP_ACCTL2.B7;
    const register unsigned short int COMP_ACCTL2_ASRCP9 = 9;
    sbit  COMP_ACCTL2_ASRCP9_bit at COMP_ACCTL2.B9;
    const register unsigned short int COMP_ACCTL2_ASRCP10 = 10;
    sbit  COMP_ACCTL2_ASRCP10_bit at COMP_ACCTL2.B10;
    const register unsigned short int COMP_ACCTL2_TOEN = 11;
    sbit  COMP_ACCTL2_TOEN_bit at COMP_ACCTL2.B11;

sfr unsigned long   volatile COMP_PP              absolute 0x4003CFC0;
    const register unsigned short int COMP_PP_CMP0 = 0;
    sbit  COMP_PP_CMP0_bit at COMP_PP.B0;
    const register unsigned short int COMP_PP_CMP1 = 1;
    sbit  COMP_PP_CMP1_bit at COMP_PP.B1;
    const register unsigned short int COMP_PP_CMP2 = 2;
    sbit  COMP_PP_CMP2_bit at COMP_PP.B2;
    const register unsigned short int COMP_PP_C0O = 16;
    sbit  COMP_PP_C0O_bit at COMP_PP.B16;
    const register unsigned short int COMP_PP_C1O = 17;
    sbit  COMP_PP_C1O_bit at COMP_PP.B17;
    const register unsigned short int COMP_PP_C2O = 18;
    sbit  COMP_PP_C2O_bit at COMP_PP.B18;

sfr unsigned long   volatile CAN0_CTL             absolute 0x40040000;
    const register unsigned short int CAN_CTL_INIT = 0;
    sbit  CAN_CTL_INIT_bit at CAN0_CTL.B0;
    const register unsigned short int CAN_CTL_IE = 1;
    sbit  CAN_CTL_IE_bit at CAN0_CTL.B1;
    const register unsigned short int CAN_CTL_SIE = 2;
    sbit  CAN_CTL_SIE_bit at CAN0_CTL.B2;
    const register unsigned short int CAN_CTL_EIE = 3;
    sbit  CAN_CTL_EIE_bit at CAN0_CTL.B3;
    const register unsigned short int CAN_CTL_DAR = 5;
    sbit  CAN_CTL_DAR_bit at CAN0_CTL.B5;
    const register unsigned short int CAN_CTL_CCE = 6;
    sbit  CAN_CTL_CCE_bit at CAN0_CTL.B6;
    const register unsigned short int CAN_CTL_TEST = 7;
    sbit  CAN_CTL_TEST_bit at CAN0_CTL.B7;

sfr unsigned long   volatile CAN0_STS             absolute 0x40040004;
    const register unsigned short int CAN_STS_LEC0 = 0;
    sbit  CAN_STS_LEC0_bit at CAN0_STS.B0;
    const register unsigned short int CAN_STS_LEC1 = 1;
    sbit  CAN_STS_LEC1_bit at CAN0_STS.B1;
    const register unsigned short int CAN_STS_LEC2 = 2;
    sbit  CAN_STS_LEC2_bit at CAN0_STS.B2;
    const register unsigned short int CAN_STS_TXOK = 3;
    sbit  CAN_STS_TXOK_bit at CAN0_STS.B3;
    const register unsigned short int CAN_STS_RXOK = 4;
    sbit  CAN_STS_RXOK_bit at CAN0_STS.B4;
    const register unsigned short int CAN_STS_EPASS = 5;
    sbit  CAN_STS_EPASS_bit at CAN0_STS.B5;
    const register unsigned short int CAN_STS_EWARN = 6;
    sbit  CAN_STS_EWARN_bit at CAN0_STS.B6;
    const register unsigned short int CAN_STS_BOFF = 7;
    sbit  CAN_STS_BOFF_bit at CAN0_STS.B7;

sfr unsigned long   volatile CAN0_ERR             absolute 0x40040008;
    const register unsigned short int CAN_ERR_TEC0 = 0;
    sbit  CAN_ERR_TEC0_bit at CAN0_ERR.B0;
    const register unsigned short int CAN_ERR_TEC1 = 1;
    sbit  CAN_ERR_TEC1_bit at CAN0_ERR.B1;
    const register unsigned short int CAN_ERR_TEC2 = 2;
    sbit  CAN_ERR_TEC2_bit at CAN0_ERR.B2;
    const register unsigned short int CAN_ERR_TEC3 = 3;
    sbit  CAN_ERR_TEC3_bit at CAN0_ERR.B3;
    const register unsigned short int CAN_ERR_TEC4 = 4;
    sbit  CAN_ERR_TEC4_bit at CAN0_ERR.B4;
    const register unsigned short int CAN_ERR_TEC5 = 5;
    sbit  CAN_ERR_TEC5_bit at CAN0_ERR.B5;
    const register unsigned short int CAN_ERR_TEC6 = 6;
    sbit  CAN_ERR_TEC6_bit at CAN0_ERR.B6;
    const register unsigned short int CAN_ERR_TEC7 = 7;
    sbit  CAN_ERR_TEC7_bit at CAN0_ERR.B7;
    const register unsigned short int CAN_ERR_REC8 = 8;
    sbit  CAN_ERR_REC8_bit at CAN0_ERR.B8;
    const register unsigned short int CAN_ERR_REC9 = 9;
    sbit  CAN_ERR_REC9_bit at CAN0_ERR.B9;
    const register unsigned short int CAN_ERR_REC10 = 10;
    sbit  CAN_ERR_REC10_bit at CAN0_ERR.B10;
    const register unsigned short int CAN_ERR_REC11 = 11;
    sbit  CAN_ERR_REC11_bit at CAN0_ERR.B11;
    const register unsigned short int CAN_ERR_REC12 = 12;
    sbit  CAN_ERR_REC12_bit at CAN0_ERR.B12;
    const register unsigned short int CAN_ERR_REC13 = 13;
    sbit  CAN_ERR_REC13_bit at CAN0_ERR.B13;
    const register unsigned short int CAN_ERR_REC14 = 14;
    sbit  CAN_ERR_REC14_bit at CAN0_ERR.B14;
    const register unsigned short int CAN_ERR_RP = 15;
    sbit  CAN_ERR_RP_bit at CAN0_ERR.B15;

sfr unsigned long   volatile CAN0_BIT             absolute 0x4004000C;
    const register unsigned short int CAN_BIT_BRP0 = 0;
    sbit  CAN_BIT_BRP0_bit at CAN0_BIT.B0;
    const register unsigned short int CAN_BIT_BRP1 = 1;
    sbit  CAN_BIT_BRP1_bit at CAN0_BIT.B1;
    const register unsigned short int CAN_BIT_BRP2 = 2;
    sbit  CAN_BIT_BRP2_bit at CAN0_BIT.B2;
    const register unsigned short int CAN_BIT_BRP3 = 3;
    sbit  CAN_BIT_BRP3_bit at CAN0_BIT.B3;
    const register unsigned short int CAN_BIT_BRP4 = 4;
    sbit  CAN_BIT_BRP4_bit at CAN0_BIT.B4;
    const register unsigned short int CAN_BIT_BRP5 = 5;
    sbit  CAN_BIT_BRP5_bit at CAN0_BIT.B5;
    const register unsigned short int CAN_BIT_SJW6 = 6;
    sbit  CAN_BIT_SJW6_bit at CAN0_BIT.B6;
    const register unsigned short int CAN_BIT_SJW7 = 7;
    sbit  CAN_BIT_SJW7_bit at CAN0_BIT.B7;
    const register unsigned short int CAN_BIT_TSEG18 = 8;
    sbit  CAN_BIT_TSEG18_bit at CAN0_BIT.B8;
    const register unsigned short int CAN_BIT_TSEG19 = 9;
    sbit  CAN_BIT_TSEG19_bit at CAN0_BIT.B9;
    const register unsigned short int CAN_BIT_TSEG110 = 10;
    sbit  CAN_BIT_TSEG110_bit at CAN0_BIT.B10;
    const register unsigned short int CAN_BIT_TSEG111 = 11;
    sbit  CAN_BIT_TSEG111_bit at CAN0_BIT.B11;
    const register unsigned short int CAN_BIT_TSEG212 = 12;
    sbit  CAN_BIT_TSEG212_bit at CAN0_BIT.B12;
    const register unsigned short int CAN_BIT_TSEG213 = 13;
    sbit  CAN_BIT_TSEG213_bit at CAN0_BIT.B13;
    const register unsigned short int CAN_BIT_TSEG214 = 14;
    sbit  CAN_BIT_TSEG214_bit at CAN0_BIT.B14;

sfr unsigned long   volatile CAN0_INT             absolute 0x40040010;
    const register unsigned short int CAN_INT_INTID0 = 0;
    sbit  CAN_INT_INTID0_bit at CAN0_INT.B0;
    const register unsigned short int CAN_INT_INTID1 = 1;
    sbit  CAN_INT_INTID1_bit at CAN0_INT.B1;
    const register unsigned short int CAN_INT_INTID2 = 2;
    sbit  CAN_INT_INTID2_bit at CAN0_INT.B2;
    const register unsigned short int CAN_INT_INTID3 = 3;
    sbit  CAN_INT_INTID3_bit at CAN0_INT.B3;
    const register unsigned short int CAN_INT_INTID4 = 4;
    sbit  CAN_INT_INTID4_bit at CAN0_INT.B4;
    const register unsigned short int CAN_INT_INTID5 = 5;
    sbit  CAN_INT_INTID5_bit at CAN0_INT.B5;
    const register unsigned short int CAN_INT_INTID6 = 6;
    sbit  CAN_INT_INTID6_bit at CAN0_INT.B6;
    const register unsigned short int CAN_INT_INTID7 = 7;
    sbit  CAN_INT_INTID7_bit at CAN0_INT.B7;
    const register unsigned short int CAN_INT_INTID8 = 8;
    sbit  CAN_INT_INTID8_bit at CAN0_INT.B8;
    const register unsigned short int CAN_INT_INTID9 = 9;
    sbit  CAN_INT_INTID9_bit at CAN0_INT.B9;
    const register unsigned short int CAN_INT_INTID10 = 10;
    sbit  CAN_INT_INTID10_bit at CAN0_INT.B10;
    const register unsigned short int CAN_INT_INTID11 = 11;
    sbit  CAN_INT_INTID11_bit at CAN0_INT.B11;
    const register unsigned short int CAN_INT_INTID12 = 12;
    sbit  CAN_INT_INTID12_bit at CAN0_INT.B12;
    const register unsigned short int CAN_INT_INTID13 = 13;
    sbit  CAN_INT_INTID13_bit at CAN0_INT.B13;
    const register unsigned short int CAN_INT_INTID14 = 14;
    sbit  CAN_INT_INTID14_bit at CAN0_INT.B14;
    const register unsigned short int CAN_INT_INTID15 = 15;
    sbit  CAN_INT_INTID15_bit at CAN0_INT.B15;

sfr unsigned long   volatile CAN0_TST             absolute 0x40040014;
    const register unsigned short int CAN_TST_BASIC = 2;
    sbit  CAN_TST_BASIC_bit at CAN0_TST.B2;
    const register unsigned short int CAN_TST_SILENT = 3;
    sbit  CAN_TST_SILENT_bit at CAN0_TST.B3;
    const register unsigned short int CAN_TST_LBACK = 4;
    sbit  CAN_TST_LBACK_bit at CAN0_TST.B4;
    const register unsigned short int CAN_TST_TX5 = 5;
    sbit  CAN_TST_TX5_bit at CAN0_TST.B5;
    const register unsigned short int CAN_TST_TX6 = 6;
    sbit  CAN_TST_TX6_bit at CAN0_TST.B6;
    const register unsigned short int CAN_TST_RX = 7;
    sbit  CAN_TST_RX_bit at CAN0_TST.B7;

sfr unsigned long   volatile CAN0_BRPE            absolute 0x40040018;
    const register unsigned short int CAN_BRPE_BRPE0 = 0;
    sbit  CAN_BRPE_BRPE0_bit at CAN0_BRPE.B0;
    const register unsigned short int CAN_BRPE_BRPE1 = 1;
    sbit  CAN_BRPE_BRPE1_bit at CAN0_BRPE.B1;
    const register unsigned short int CAN_BRPE_BRPE2 = 2;
    sbit  CAN_BRPE_BRPE2_bit at CAN0_BRPE.B2;
    const register unsigned short int CAN_BRPE_BRPE3 = 3;
    sbit  CAN_BRPE_BRPE3_bit at CAN0_BRPE.B3;

sfr unsigned long   volatile CAN0_IF1CRQ          absolute 0x40040020;
    const register unsigned short int CAN_IF1CRQ_MNUM0 = 0;
    sbit  CAN_IF1CRQ_MNUM0_bit at CAN0_IF1CRQ.B0;
    const register unsigned short int CAN_IF1CRQ_MNUM1 = 1;
    sbit  CAN_IF1CRQ_MNUM1_bit at CAN0_IF1CRQ.B1;
    const register unsigned short int CAN_IF1CRQ_MNUM2 = 2;
    sbit  CAN_IF1CRQ_MNUM2_bit at CAN0_IF1CRQ.B2;
    const register unsigned short int CAN_IF1CRQ_MNUM3 = 3;
    sbit  CAN_IF1CRQ_MNUM3_bit at CAN0_IF1CRQ.B3;
    const register unsigned short int CAN_IF1CRQ_MNUM4 = 4;
    sbit  CAN_IF1CRQ_MNUM4_bit at CAN0_IF1CRQ.B4;
    const register unsigned short int CAN_IF1CRQ_MNUM5 = 5;
    sbit  CAN_IF1CRQ_MNUM5_bit at CAN0_IF1CRQ.B5;
    const register unsigned short int CAN_IF1CRQ_BUSY = 15;
    sbit  CAN_IF1CRQ_BUSY_bit at CAN0_IF1CRQ.B15;

sfr unsigned long   volatile CAN0_IF1CMSK         absolute 0x40040024;
    const register unsigned short int CAN_IF1CMSK_DATAB = 0;
    sbit  CAN_IF1CMSK_DATAB_bit at CAN0_IF1CMSK.B0;
    const register unsigned short int CAN_IF1CMSK_DATAA = 1;
    sbit  CAN_IF1CMSK_DATAA_bit at CAN0_IF1CMSK.B1;
    const register unsigned short int CAN_IF1CMSK_NEWDAT = 2;
    sbit  CAN_IF1CMSK_NEWDAT_bit at CAN0_IF1CMSK.B2;
    const register unsigned short int CAN_IF1CMSK_CLRINTPND = 3;
    sbit  CAN_IF1CMSK_CLRINTPND_bit at CAN0_IF1CMSK.B3;
    const register unsigned short int CAN_IF1CMSK_CONTROL = 4;
    sbit  CAN_IF1CMSK_CONTROL_bit at CAN0_IF1CMSK.B4;
    const register unsigned short int CAN_IF1CMSK_ARB = 5;
    sbit  CAN_IF1CMSK_ARB_bit at CAN0_IF1CMSK.B5;
    const register unsigned short int CAN_IF1CMSK_MASK = 6;
    sbit  CAN_IF1CMSK_MASK_bit at CAN0_IF1CMSK.B6;
    const register unsigned short int CAN_IF1CMSK_WRNRD = 7;
    sbit  CAN_IF1CMSK_WRNRD_bit at CAN0_IF1CMSK.B7;

    const register unsigned short int CAN_IF1CMSK_TXRQST = 2;
    sbit  CAN_IF1CMSK_TXRQST_bit at CAN0_IF1CMSK.B2;

sfr unsigned long   volatile CAN0_IF1MSK1         absolute 0x40040028;
    const register unsigned short int CAN_IF1MSK1_IDMSK0 = 0;
    sbit  CAN_IF1MSK1_IDMSK0_bit at CAN0_IF1MSK1.B0;
    const register unsigned short int CAN_IF1MSK1_IDMSK1 = 1;
    sbit  CAN_IF1MSK1_IDMSK1_bit at CAN0_IF1MSK1.B1;
    const register unsigned short int CAN_IF1MSK1_IDMSK2 = 2;
    sbit  CAN_IF1MSK1_IDMSK2_bit at CAN0_IF1MSK1.B2;
    const register unsigned short int CAN_IF1MSK1_IDMSK3 = 3;
    sbit  CAN_IF1MSK1_IDMSK3_bit at CAN0_IF1MSK1.B3;
    const register unsigned short int CAN_IF1MSK1_IDMSK4 = 4;
    sbit  CAN_IF1MSK1_IDMSK4_bit at CAN0_IF1MSK1.B4;
    const register unsigned short int CAN_IF1MSK1_IDMSK5 = 5;
    sbit  CAN_IF1MSK1_IDMSK5_bit at CAN0_IF1MSK1.B5;
    const register unsigned short int CAN_IF1MSK1_IDMSK6 = 6;
    sbit  CAN_IF1MSK1_IDMSK6_bit at CAN0_IF1MSK1.B6;
    const register unsigned short int CAN_IF1MSK1_IDMSK7 = 7;
    sbit  CAN_IF1MSK1_IDMSK7_bit at CAN0_IF1MSK1.B7;
    const register unsigned short int CAN_IF1MSK1_IDMSK8 = 8;
    sbit  CAN_IF1MSK1_IDMSK8_bit at CAN0_IF1MSK1.B8;
    const register unsigned short int CAN_IF1MSK1_IDMSK9 = 9;
    sbit  CAN_IF1MSK1_IDMSK9_bit at CAN0_IF1MSK1.B9;
    const register unsigned short int CAN_IF1MSK1_IDMSK10 = 10;
    sbit  CAN_IF1MSK1_IDMSK10_bit at CAN0_IF1MSK1.B10;
    const register unsigned short int CAN_IF1MSK1_IDMSK11 = 11;
    sbit  CAN_IF1MSK1_IDMSK11_bit at CAN0_IF1MSK1.B11;
    const register unsigned short int CAN_IF1MSK1_IDMSK12 = 12;
    sbit  CAN_IF1MSK1_IDMSK12_bit at CAN0_IF1MSK1.B12;
    const register unsigned short int CAN_IF1MSK1_IDMSK13 = 13;
    sbit  CAN_IF1MSK1_IDMSK13_bit at CAN0_IF1MSK1.B13;
    const register unsigned short int CAN_IF1MSK1_IDMSK14 = 14;
    sbit  CAN_IF1MSK1_IDMSK14_bit at CAN0_IF1MSK1.B14;
    const register unsigned short int CAN_IF1MSK1_IDMSK15 = 15;
    sbit  CAN_IF1MSK1_IDMSK15_bit at CAN0_IF1MSK1.B15;

sfr unsigned long   volatile CAN0_IF1MSK2         absolute 0x4004002C;
    const register unsigned short int CAN_IF1MSK2_IDMSK0 = 0;
    sbit  CAN_IF1MSK2_IDMSK0_bit at CAN0_IF1MSK2.B0;
    const register unsigned short int CAN_IF1MSK2_IDMSK1 = 1;
    sbit  CAN_IF1MSK2_IDMSK1_bit at CAN0_IF1MSK2.B1;
    const register unsigned short int CAN_IF1MSK2_IDMSK2 = 2;
    sbit  CAN_IF1MSK2_IDMSK2_bit at CAN0_IF1MSK2.B2;
    const register unsigned short int CAN_IF1MSK2_IDMSK3 = 3;
    sbit  CAN_IF1MSK2_IDMSK3_bit at CAN0_IF1MSK2.B3;
    const register unsigned short int CAN_IF1MSK2_IDMSK4 = 4;
    sbit  CAN_IF1MSK2_IDMSK4_bit at CAN0_IF1MSK2.B4;
    const register unsigned short int CAN_IF1MSK2_IDMSK5 = 5;
    sbit  CAN_IF1MSK2_IDMSK5_bit at CAN0_IF1MSK2.B5;
    const register unsigned short int CAN_IF1MSK2_IDMSK6 = 6;
    sbit  CAN_IF1MSK2_IDMSK6_bit at CAN0_IF1MSK2.B6;
    const register unsigned short int CAN_IF1MSK2_IDMSK7 = 7;
    sbit  CAN_IF1MSK2_IDMSK7_bit at CAN0_IF1MSK2.B7;
    const register unsigned short int CAN_IF1MSK2_IDMSK8 = 8;
    sbit  CAN_IF1MSK2_IDMSK8_bit at CAN0_IF1MSK2.B8;
    const register unsigned short int CAN_IF1MSK2_IDMSK9 = 9;
    sbit  CAN_IF1MSK2_IDMSK9_bit at CAN0_IF1MSK2.B9;
    const register unsigned short int CAN_IF1MSK2_IDMSK10 = 10;
    sbit  CAN_IF1MSK2_IDMSK10_bit at CAN0_IF1MSK2.B10;
    const register unsigned short int CAN_IF1MSK2_IDMSK11 = 11;
    sbit  CAN_IF1MSK2_IDMSK11_bit at CAN0_IF1MSK2.B11;
    const register unsigned short int CAN_IF1MSK2_IDMSK12 = 12;
    sbit  CAN_IF1MSK2_IDMSK12_bit at CAN0_IF1MSK2.B12;
    const register unsigned short int CAN_IF1MSK2_MDIR = 14;
    sbit  CAN_IF1MSK2_MDIR_bit at CAN0_IF1MSK2.B14;
    const register unsigned short int CAN_IF1MSK2_MXTD = 15;
    sbit  CAN_IF1MSK2_MXTD_bit at CAN0_IF1MSK2.B15;

sfr unsigned long   volatile CAN0_IF1ARB1         absolute 0x40040030;
    const register unsigned short int CAN_IF1ARB1_ID0 = 0;
    sbit  CAN_IF1ARB1_ID0_bit at CAN0_IF1ARB1.B0;
    const register unsigned short int CAN_IF1ARB1_ID1 = 1;
    sbit  CAN_IF1ARB1_ID1_bit at CAN0_IF1ARB1.B1;
    const register unsigned short int CAN_IF1ARB1_ID2 = 2;
    sbit  CAN_IF1ARB1_ID2_bit at CAN0_IF1ARB1.B2;
    const register unsigned short int CAN_IF1ARB1_ID3 = 3;
    sbit  CAN_IF1ARB1_ID3_bit at CAN0_IF1ARB1.B3;
    const register unsigned short int CAN_IF1ARB1_ID4 = 4;
    sbit  CAN_IF1ARB1_ID4_bit at CAN0_IF1ARB1.B4;
    const register unsigned short int CAN_IF1ARB1_ID5 = 5;
    sbit  CAN_IF1ARB1_ID5_bit at CAN0_IF1ARB1.B5;
    const register unsigned short int CAN_IF1ARB1_ID6 = 6;
    sbit  CAN_IF1ARB1_ID6_bit at CAN0_IF1ARB1.B6;
    const register unsigned short int CAN_IF1ARB1_ID7 = 7;
    sbit  CAN_IF1ARB1_ID7_bit at CAN0_IF1ARB1.B7;
    const register unsigned short int CAN_IF1ARB1_ID8 = 8;
    sbit  CAN_IF1ARB1_ID8_bit at CAN0_IF1ARB1.B8;
    const register unsigned short int CAN_IF1ARB1_ID9 = 9;
    sbit  CAN_IF1ARB1_ID9_bit at CAN0_IF1ARB1.B9;
    const register unsigned short int CAN_IF1ARB1_ID10 = 10;
    sbit  CAN_IF1ARB1_ID10_bit at CAN0_IF1ARB1.B10;
    const register unsigned short int CAN_IF1ARB1_ID11 = 11;
    sbit  CAN_IF1ARB1_ID11_bit at CAN0_IF1ARB1.B11;
    const register unsigned short int CAN_IF1ARB1_ID12 = 12;
    sbit  CAN_IF1ARB1_ID12_bit at CAN0_IF1ARB1.B12;
    const register unsigned short int CAN_IF1ARB1_ID13 = 13;
    sbit  CAN_IF1ARB1_ID13_bit at CAN0_IF1ARB1.B13;
    const register unsigned short int CAN_IF1ARB1_ID14 = 14;
    sbit  CAN_IF1ARB1_ID14_bit at CAN0_IF1ARB1.B14;
    const register unsigned short int CAN_IF1ARB1_ID15 = 15;
    sbit  CAN_IF1ARB1_ID15_bit at CAN0_IF1ARB1.B15;

sfr unsigned long   volatile CAN0_IF1ARB2         absolute 0x40040034;
    const register unsigned short int CAN_IF1ARB2_ID0 = 0;
    sbit  CAN_IF1ARB2_ID0_bit at CAN0_IF1ARB2.B0;
    const register unsigned short int CAN_IF1ARB2_ID1 = 1;
    sbit  CAN_IF1ARB2_ID1_bit at CAN0_IF1ARB2.B1;
    const register unsigned short int CAN_IF1ARB2_ID2 = 2;
    sbit  CAN_IF1ARB2_ID2_bit at CAN0_IF1ARB2.B2;
    const register unsigned short int CAN_IF1ARB2_ID3 = 3;
    sbit  CAN_IF1ARB2_ID3_bit at CAN0_IF1ARB2.B3;
    const register unsigned short int CAN_IF1ARB2_ID4 = 4;
    sbit  CAN_IF1ARB2_ID4_bit at CAN0_IF1ARB2.B4;
    const register unsigned short int CAN_IF1ARB2_ID5 = 5;
    sbit  CAN_IF1ARB2_ID5_bit at CAN0_IF1ARB2.B5;
    const register unsigned short int CAN_IF1ARB2_ID6 = 6;
    sbit  CAN_IF1ARB2_ID6_bit at CAN0_IF1ARB2.B6;
    const register unsigned short int CAN_IF1ARB2_ID7 = 7;
    sbit  CAN_IF1ARB2_ID7_bit at CAN0_IF1ARB2.B7;
    const register unsigned short int CAN_IF1ARB2_ID8 = 8;
    sbit  CAN_IF1ARB2_ID8_bit at CAN0_IF1ARB2.B8;
    const register unsigned short int CAN_IF1ARB2_ID9 = 9;
    sbit  CAN_IF1ARB2_ID9_bit at CAN0_IF1ARB2.B9;
    const register unsigned short int CAN_IF1ARB2_ID10 = 10;
    sbit  CAN_IF1ARB2_ID10_bit at CAN0_IF1ARB2.B10;
    const register unsigned short int CAN_IF1ARB2_ID11 = 11;
    sbit  CAN_IF1ARB2_ID11_bit at CAN0_IF1ARB2.B11;
    const register unsigned short int CAN_IF1ARB2_ID12 = 12;
    sbit  CAN_IF1ARB2_ID12_bit at CAN0_IF1ARB2.B12;
    const register unsigned short int CAN_IF1ARB2_DIR = 13;
    sbit  CAN_IF1ARB2_DIR_bit at CAN0_IF1ARB2.B13;
    const register unsigned short int CAN_IF1ARB2_XTD = 14;
    sbit  CAN_IF1ARB2_XTD_bit at CAN0_IF1ARB2.B14;
    const register unsigned short int CAN_IF1ARB2_MSGVAL = 15;
    sbit  CAN_IF1ARB2_MSGVAL_bit at CAN0_IF1ARB2.B15;

sfr unsigned long   volatile CAN0_IF1MCTL         absolute 0x40040038;
    const register unsigned short int CAN_IF1MCTL_DLC0 = 0;
    sbit  CAN_IF1MCTL_DLC0_bit at CAN0_IF1MCTL.B0;
    const register unsigned short int CAN_IF1MCTL_DLC1 = 1;
    sbit  CAN_IF1MCTL_DLC1_bit at CAN0_IF1MCTL.B1;
    const register unsigned short int CAN_IF1MCTL_DLC2 = 2;
    sbit  CAN_IF1MCTL_DLC2_bit at CAN0_IF1MCTL.B2;
    const register unsigned short int CAN_IF1MCTL_DLC3 = 3;
    sbit  CAN_IF1MCTL_DLC3_bit at CAN0_IF1MCTL.B3;
    const register unsigned short int CAN_IF1MCTL_EOB = 7;
    sbit  CAN_IF1MCTL_EOB_bit at CAN0_IF1MCTL.B7;
    const register unsigned short int CAN_IF1MCTL_TXRQST = 8;
    sbit  CAN_IF1MCTL_TXRQST_bit at CAN0_IF1MCTL.B8;
    const register unsigned short int CAN_IF1MCTL_RMTEN = 9;
    sbit  CAN_IF1MCTL_RMTEN_bit at CAN0_IF1MCTL.B9;
    const register unsigned short int CAN_IF1MCTL_RXIE = 10;
    sbit  CAN_IF1MCTL_RXIE_bit at CAN0_IF1MCTL.B10;
    const register unsigned short int CAN_IF1MCTL_TXIE = 11;
    sbit  CAN_IF1MCTL_TXIE_bit at CAN0_IF1MCTL.B11;
    const register unsigned short int CAN_IF1MCTL_UMASK = 12;
    sbit  CAN_IF1MCTL_UMASK_bit at CAN0_IF1MCTL.B12;
    const register unsigned short int CAN_IF1MCTL_INTPND = 13;
    sbit  CAN_IF1MCTL_INTPND_bit at CAN0_IF1MCTL.B13;
    const register unsigned short int CAN_IF1MCTL_MSGLST = 14;
    sbit  CAN_IF1MCTL_MSGLST_bit at CAN0_IF1MCTL.B14;
    const register unsigned short int CAN_IF1MCTL_NEWDAT = 15;
    sbit  CAN_IF1MCTL_NEWDAT_bit at CAN0_IF1MCTL.B15;

sfr unsigned long   volatile CAN0_IF1DA1          absolute 0x4004003C;
    const register unsigned short int CAN_IF1DA1_DATA0 = 0;
    sbit  CAN_IF1DA1_DATA0_bit at CAN0_IF1DA1.B0;
    const register unsigned short int CAN_IF1DA1_DATA1 = 1;
    sbit  CAN_IF1DA1_DATA1_bit at CAN0_IF1DA1.B1;
    const register unsigned short int CAN_IF1DA1_DATA2 = 2;
    sbit  CAN_IF1DA1_DATA2_bit at CAN0_IF1DA1.B2;
    const register unsigned short int CAN_IF1DA1_DATA3 = 3;
    sbit  CAN_IF1DA1_DATA3_bit at CAN0_IF1DA1.B3;
    const register unsigned short int CAN_IF1DA1_DATA4 = 4;
    sbit  CAN_IF1DA1_DATA4_bit at CAN0_IF1DA1.B4;
    const register unsigned short int CAN_IF1DA1_DATA5 = 5;
    sbit  CAN_IF1DA1_DATA5_bit at CAN0_IF1DA1.B5;
    const register unsigned short int CAN_IF1DA1_DATA6 = 6;
    sbit  CAN_IF1DA1_DATA6_bit at CAN0_IF1DA1.B6;
    const register unsigned short int CAN_IF1DA1_DATA7 = 7;
    sbit  CAN_IF1DA1_DATA7_bit at CAN0_IF1DA1.B7;
    const register unsigned short int CAN_IF1DA1_DATA8 = 8;
    sbit  CAN_IF1DA1_DATA8_bit at CAN0_IF1DA1.B8;
    const register unsigned short int CAN_IF1DA1_DATA9 = 9;
    sbit  CAN_IF1DA1_DATA9_bit at CAN0_IF1DA1.B9;
    const register unsigned short int CAN_IF1DA1_DATA10 = 10;
    sbit  CAN_IF1DA1_DATA10_bit at CAN0_IF1DA1.B10;
    const register unsigned short int CAN_IF1DA1_DATA11 = 11;
    sbit  CAN_IF1DA1_DATA11_bit at CAN0_IF1DA1.B11;
    const register unsigned short int CAN_IF1DA1_DATA12 = 12;
    sbit  CAN_IF1DA1_DATA12_bit at CAN0_IF1DA1.B12;
    const register unsigned short int CAN_IF1DA1_DATA13 = 13;
    sbit  CAN_IF1DA1_DATA13_bit at CAN0_IF1DA1.B13;
    const register unsigned short int CAN_IF1DA1_DATA14 = 14;
    sbit  CAN_IF1DA1_DATA14_bit at CAN0_IF1DA1.B14;
    const register unsigned short int CAN_IF1DA1_DATA15 = 15;
    sbit  CAN_IF1DA1_DATA15_bit at CAN0_IF1DA1.B15;

sfr unsigned long   volatile CAN0_IF1DA2          absolute 0x40040040;
    const register unsigned short int CAN_IF1DA2_DATA0 = 0;
    sbit  CAN_IF1DA2_DATA0_bit at CAN0_IF1DA2.B0;
    const register unsigned short int CAN_IF1DA2_DATA1 = 1;
    sbit  CAN_IF1DA2_DATA1_bit at CAN0_IF1DA2.B1;
    const register unsigned short int CAN_IF1DA2_DATA2 = 2;
    sbit  CAN_IF1DA2_DATA2_bit at CAN0_IF1DA2.B2;
    const register unsigned short int CAN_IF1DA2_DATA3 = 3;
    sbit  CAN_IF1DA2_DATA3_bit at CAN0_IF1DA2.B3;
    const register unsigned short int CAN_IF1DA2_DATA4 = 4;
    sbit  CAN_IF1DA2_DATA4_bit at CAN0_IF1DA2.B4;
    const register unsigned short int CAN_IF1DA2_DATA5 = 5;
    sbit  CAN_IF1DA2_DATA5_bit at CAN0_IF1DA2.B5;
    const register unsigned short int CAN_IF1DA2_DATA6 = 6;
    sbit  CAN_IF1DA2_DATA6_bit at CAN0_IF1DA2.B6;
    const register unsigned short int CAN_IF1DA2_DATA7 = 7;
    sbit  CAN_IF1DA2_DATA7_bit at CAN0_IF1DA2.B7;
    const register unsigned short int CAN_IF1DA2_DATA8 = 8;
    sbit  CAN_IF1DA2_DATA8_bit at CAN0_IF1DA2.B8;
    const register unsigned short int CAN_IF1DA2_DATA9 = 9;
    sbit  CAN_IF1DA2_DATA9_bit at CAN0_IF1DA2.B9;
    const register unsigned short int CAN_IF1DA2_DATA10 = 10;
    sbit  CAN_IF1DA2_DATA10_bit at CAN0_IF1DA2.B10;
    const register unsigned short int CAN_IF1DA2_DATA11 = 11;
    sbit  CAN_IF1DA2_DATA11_bit at CAN0_IF1DA2.B11;
    const register unsigned short int CAN_IF1DA2_DATA12 = 12;
    sbit  CAN_IF1DA2_DATA12_bit at CAN0_IF1DA2.B12;
    const register unsigned short int CAN_IF1DA2_DATA13 = 13;
    sbit  CAN_IF1DA2_DATA13_bit at CAN0_IF1DA2.B13;
    const register unsigned short int CAN_IF1DA2_DATA14 = 14;
    sbit  CAN_IF1DA2_DATA14_bit at CAN0_IF1DA2.B14;
    const register unsigned short int CAN_IF1DA2_DATA15 = 15;
    sbit  CAN_IF1DA2_DATA15_bit at CAN0_IF1DA2.B15;

sfr unsigned long   volatile CAN0_IF1DB1          absolute 0x40040044;
    const register unsigned short int CAN_IF1DB1_DATA0 = 0;
    sbit  CAN_IF1DB1_DATA0_bit at CAN0_IF1DB1.B0;
    const register unsigned short int CAN_IF1DB1_DATA1 = 1;
    sbit  CAN_IF1DB1_DATA1_bit at CAN0_IF1DB1.B1;
    const register unsigned short int CAN_IF1DB1_DATA2 = 2;
    sbit  CAN_IF1DB1_DATA2_bit at CAN0_IF1DB1.B2;
    const register unsigned short int CAN_IF1DB1_DATA3 = 3;
    sbit  CAN_IF1DB1_DATA3_bit at CAN0_IF1DB1.B3;
    const register unsigned short int CAN_IF1DB1_DATA4 = 4;
    sbit  CAN_IF1DB1_DATA4_bit at CAN0_IF1DB1.B4;
    const register unsigned short int CAN_IF1DB1_DATA5 = 5;
    sbit  CAN_IF1DB1_DATA5_bit at CAN0_IF1DB1.B5;
    const register unsigned short int CAN_IF1DB1_DATA6 = 6;
    sbit  CAN_IF1DB1_DATA6_bit at CAN0_IF1DB1.B6;
    const register unsigned short int CAN_IF1DB1_DATA7 = 7;
    sbit  CAN_IF1DB1_DATA7_bit at CAN0_IF1DB1.B7;
    const register unsigned short int CAN_IF1DB1_DATA8 = 8;
    sbit  CAN_IF1DB1_DATA8_bit at CAN0_IF1DB1.B8;
    const register unsigned short int CAN_IF1DB1_DATA9 = 9;
    sbit  CAN_IF1DB1_DATA9_bit at CAN0_IF1DB1.B9;
    const register unsigned short int CAN_IF1DB1_DATA10 = 10;
    sbit  CAN_IF1DB1_DATA10_bit at CAN0_IF1DB1.B10;
    const register unsigned short int CAN_IF1DB1_DATA11 = 11;
    sbit  CAN_IF1DB1_DATA11_bit at CAN0_IF1DB1.B11;
    const register unsigned short int CAN_IF1DB1_DATA12 = 12;
    sbit  CAN_IF1DB1_DATA12_bit at CAN0_IF1DB1.B12;
    const register unsigned short int CAN_IF1DB1_DATA13 = 13;
    sbit  CAN_IF1DB1_DATA13_bit at CAN0_IF1DB1.B13;
    const register unsigned short int CAN_IF1DB1_DATA14 = 14;
    sbit  CAN_IF1DB1_DATA14_bit at CAN0_IF1DB1.B14;
    const register unsigned short int CAN_IF1DB1_DATA15 = 15;
    sbit  CAN_IF1DB1_DATA15_bit at CAN0_IF1DB1.B15;

sfr unsigned long   volatile CAN0_IF1DB2          absolute 0x40040048;
    const register unsigned short int CAN_IF1DB2_DATA0 = 0;
    sbit  CAN_IF1DB2_DATA0_bit at CAN0_IF1DB2.B0;
    const register unsigned short int CAN_IF1DB2_DATA1 = 1;
    sbit  CAN_IF1DB2_DATA1_bit at CAN0_IF1DB2.B1;
    const register unsigned short int CAN_IF1DB2_DATA2 = 2;
    sbit  CAN_IF1DB2_DATA2_bit at CAN0_IF1DB2.B2;
    const register unsigned short int CAN_IF1DB2_DATA3 = 3;
    sbit  CAN_IF1DB2_DATA3_bit at CAN0_IF1DB2.B3;
    const register unsigned short int CAN_IF1DB2_DATA4 = 4;
    sbit  CAN_IF1DB2_DATA4_bit at CAN0_IF1DB2.B4;
    const register unsigned short int CAN_IF1DB2_DATA5 = 5;
    sbit  CAN_IF1DB2_DATA5_bit at CAN0_IF1DB2.B5;
    const register unsigned short int CAN_IF1DB2_DATA6 = 6;
    sbit  CAN_IF1DB2_DATA6_bit at CAN0_IF1DB2.B6;
    const register unsigned short int CAN_IF1DB2_DATA7 = 7;
    sbit  CAN_IF1DB2_DATA7_bit at CAN0_IF1DB2.B7;
    const register unsigned short int CAN_IF1DB2_DATA8 = 8;
    sbit  CAN_IF1DB2_DATA8_bit at CAN0_IF1DB2.B8;
    const register unsigned short int CAN_IF1DB2_DATA9 = 9;
    sbit  CAN_IF1DB2_DATA9_bit at CAN0_IF1DB2.B9;
    const register unsigned short int CAN_IF1DB2_DATA10 = 10;
    sbit  CAN_IF1DB2_DATA10_bit at CAN0_IF1DB2.B10;
    const register unsigned short int CAN_IF1DB2_DATA11 = 11;
    sbit  CAN_IF1DB2_DATA11_bit at CAN0_IF1DB2.B11;
    const register unsigned short int CAN_IF1DB2_DATA12 = 12;
    sbit  CAN_IF1DB2_DATA12_bit at CAN0_IF1DB2.B12;
    const register unsigned short int CAN_IF1DB2_DATA13 = 13;
    sbit  CAN_IF1DB2_DATA13_bit at CAN0_IF1DB2.B13;
    const register unsigned short int CAN_IF1DB2_DATA14 = 14;
    sbit  CAN_IF1DB2_DATA14_bit at CAN0_IF1DB2.B14;
    const register unsigned short int CAN_IF1DB2_DATA15 = 15;
    sbit  CAN_IF1DB2_DATA15_bit at CAN0_IF1DB2.B15;

sfr unsigned long   volatile CAN0_IF2CRQ          absolute 0x40040080;
    const register unsigned short int CAN_IF2CRQ_MNUM0 = 0;
    sbit  CAN_IF2CRQ_MNUM0_bit at CAN0_IF2CRQ.B0;
    const register unsigned short int CAN_IF2CRQ_MNUM1 = 1;
    sbit  CAN_IF2CRQ_MNUM1_bit at CAN0_IF2CRQ.B1;
    const register unsigned short int CAN_IF2CRQ_MNUM2 = 2;
    sbit  CAN_IF2CRQ_MNUM2_bit at CAN0_IF2CRQ.B2;
    const register unsigned short int CAN_IF2CRQ_MNUM3 = 3;
    sbit  CAN_IF2CRQ_MNUM3_bit at CAN0_IF2CRQ.B3;
    const register unsigned short int CAN_IF2CRQ_MNUM4 = 4;
    sbit  CAN_IF2CRQ_MNUM4_bit at CAN0_IF2CRQ.B4;
    const register unsigned short int CAN_IF2CRQ_MNUM5 = 5;
    sbit  CAN_IF2CRQ_MNUM5_bit at CAN0_IF2CRQ.B5;
    const register unsigned short int CAN_IF2CRQ_BUSY = 15;
    sbit  CAN_IF2CRQ_BUSY_bit at CAN0_IF2CRQ.B15;

sfr unsigned long   volatile CAN0_IF2CMSK         absolute 0x40040084;
    const register unsigned short int CAN_IF2CMSK_DATAB = 0;
    sbit  CAN_IF2CMSK_DATAB_bit at CAN0_IF2CMSK.B0;
    const register unsigned short int CAN_IF2CMSK_DATAA = 1;
    sbit  CAN_IF2CMSK_DATAA_bit at CAN0_IF2CMSK.B1;
    const register unsigned short int CAN_IF2CMSK_NEWDAT = 2;
    sbit  CAN_IF2CMSK_NEWDAT_bit at CAN0_IF2CMSK.B2;
    const register unsigned short int CAN_IF2CMSK_CLRINTPND = 3;
    sbit  CAN_IF2CMSK_CLRINTPND_bit at CAN0_IF2CMSK.B3;
    const register unsigned short int CAN_IF2CMSK_CONTROL = 4;
    sbit  CAN_IF2CMSK_CONTROL_bit at CAN0_IF2CMSK.B4;
    const register unsigned short int CAN_IF2CMSK_ARB = 5;
    sbit  CAN_IF2CMSK_ARB_bit at CAN0_IF2CMSK.B5;
    const register unsigned short int CAN_IF2CMSK_MASK = 6;
    sbit  CAN_IF2CMSK_MASK_bit at CAN0_IF2CMSK.B6;
    const register unsigned short int CAN_IF2CMSK_WRNRD = 7;
    sbit  CAN_IF2CMSK_WRNRD_bit at CAN0_IF2CMSK.B7;

    const register unsigned short int CAN_IF2CMSK_TXRQST = 2;
    sbit  CAN_IF2CMSK_TXRQST_bit at CAN0_IF2CMSK.B2;

sfr unsigned long   volatile CAN0_IF2MSK1         absolute 0x40040088;
    const register unsigned short int CAN_IF2MSK1_IDMSK0 = 0;
    sbit  CAN_IF2MSK1_IDMSK0_bit at CAN0_IF2MSK1.B0;
    const register unsigned short int CAN_IF2MSK1_IDMSK1 = 1;
    sbit  CAN_IF2MSK1_IDMSK1_bit at CAN0_IF2MSK1.B1;
    const register unsigned short int CAN_IF2MSK1_IDMSK2 = 2;
    sbit  CAN_IF2MSK1_IDMSK2_bit at CAN0_IF2MSK1.B2;
    const register unsigned short int CAN_IF2MSK1_IDMSK3 = 3;
    sbit  CAN_IF2MSK1_IDMSK3_bit at CAN0_IF2MSK1.B3;
    const register unsigned short int CAN_IF2MSK1_IDMSK4 = 4;
    sbit  CAN_IF2MSK1_IDMSK4_bit at CAN0_IF2MSK1.B4;
    const register unsigned short int CAN_IF2MSK1_IDMSK5 = 5;
    sbit  CAN_IF2MSK1_IDMSK5_bit at CAN0_IF2MSK1.B5;
    const register unsigned short int CAN_IF2MSK1_IDMSK6 = 6;
    sbit  CAN_IF2MSK1_IDMSK6_bit at CAN0_IF2MSK1.B6;
    const register unsigned short int CAN_IF2MSK1_IDMSK7 = 7;
    sbit  CAN_IF2MSK1_IDMSK7_bit at CAN0_IF2MSK1.B7;
    const register unsigned short int CAN_IF2MSK1_IDMSK8 = 8;
    sbit  CAN_IF2MSK1_IDMSK8_bit at CAN0_IF2MSK1.B8;
    const register unsigned short int CAN_IF2MSK1_IDMSK9 = 9;
    sbit  CAN_IF2MSK1_IDMSK9_bit at CAN0_IF2MSK1.B9;
    const register unsigned short int CAN_IF2MSK1_IDMSK10 = 10;
    sbit  CAN_IF2MSK1_IDMSK10_bit at CAN0_IF2MSK1.B10;
    const register unsigned short int CAN_IF2MSK1_IDMSK11 = 11;
    sbit  CAN_IF2MSK1_IDMSK11_bit at CAN0_IF2MSK1.B11;
    const register unsigned short int CAN_IF2MSK1_IDMSK12 = 12;
    sbit  CAN_IF2MSK1_IDMSK12_bit at CAN0_IF2MSK1.B12;
    const register unsigned short int CAN_IF2MSK1_IDMSK13 = 13;
    sbit  CAN_IF2MSK1_IDMSK13_bit at CAN0_IF2MSK1.B13;
    const register unsigned short int CAN_IF2MSK1_IDMSK14 = 14;
    sbit  CAN_IF2MSK1_IDMSK14_bit at CAN0_IF2MSK1.B14;
    const register unsigned short int CAN_IF2MSK1_IDMSK15 = 15;
    sbit  CAN_IF2MSK1_IDMSK15_bit at CAN0_IF2MSK1.B15;

sfr unsigned long   volatile CAN0_IF2MSK2         absolute 0x4004008C;
    const register unsigned short int CAN_IF2MSK2_IDMSK0 = 0;
    sbit  CAN_IF2MSK2_IDMSK0_bit at CAN0_IF2MSK2.B0;
    const register unsigned short int CAN_IF2MSK2_IDMSK1 = 1;
    sbit  CAN_IF2MSK2_IDMSK1_bit at CAN0_IF2MSK2.B1;
    const register unsigned short int CAN_IF2MSK2_IDMSK2 = 2;
    sbit  CAN_IF2MSK2_IDMSK2_bit at CAN0_IF2MSK2.B2;
    const register unsigned short int CAN_IF2MSK2_IDMSK3 = 3;
    sbit  CAN_IF2MSK2_IDMSK3_bit at CAN0_IF2MSK2.B3;
    const register unsigned short int CAN_IF2MSK2_IDMSK4 = 4;
    sbit  CAN_IF2MSK2_IDMSK4_bit at CAN0_IF2MSK2.B4;
    const register unsigned short int CAN_IF2MSK2_IDMSK5 = 5;
    sbit  CAN_IF2MSK2_IDMSK5_bit at CAN0_IF2MSK2.B5;
    const register unsigned short int CAN_IF2MSK2_IDMSK6 = 6;
    sbit  CAN_IF2MSK2_IDMSK6_bit at CAN0_IF2MSK2.B6;
    const register unsigned short int CAN_IF2MSK2_IDMSK7 = 7;
    sbit  CAN_IF2MSK2_IDMSK7_bit at CAN0_IF2MSK2.B7;
    const register unsigned short int CAN_IF2MSK2_IDMSK8 = 8;
    sbit  CAN_IF2MSK2_IDMSK8_bit at CAN0_IF2MSK2.B8;
    const register unsigned short int CAN_IF2MSK2_IDMSK9 = 9;
    sbit  CAN_IF2MSK2_IDMSK9_bit at CAN0_IF2MSK2.B9;
    const register unsigned short int CAN_IF2MSK2_IDMSK10 = 10;
    sbit  CAN_IF2MSK2_IDMSK10_bit at CAN0_IF2MSK2.B10;
    const register unsigned short int CAN_IF2MSK2_IDMSK11 = 11;
    sbit  CAN_IF2MSK2_IDMSK11_bit at CAN0_IF2MSK2.B11;
    const register unsigned short int CAN_IF2MSK2_IDMSK12 = 12;
    sbit  CAN_IF2MSK2_IDMSK12_bit at CAN0_IF2MSK2.B12;
    const register unsigned short int CAN_IF2MSK2_MDIR = 14;
    sbit  CAN_IF2MSK2_MDIR_bit at CAN0_IF2MSK2.B14;
    const register unsigned short int CAN_IF2MSK2_MXTD = 15;
    sbit  CAN_IF2MSK2_MXTD_bit at CAN0_IF2MSK2.B15;

sfr unsigned long   volatile CAN0_IF2ARB1         absolute 0x40040090;
    const register unsigned short int CAN_IF2ARB1_ID0 = 0;
    sbit  CAN_IF2ARB1_ID0_bit at CAN0_IF2ARB1.B0;
    const register unsigned short int CAN_IF2ARB1_ID1 = 1;
    sbit  CAN_IF2ARB1_ID1_bit at CAN0_IF2ARB1.B1;
    const register unsigned short int CAN_IF2ARB1_ID2 = 2;
    sbit  CAN_IF2ARB1_ID2_bit at CAN0_IF2ARB1.B2;
    const register unsigned short int CAN_IF2ARB1_ID3 = 3;
    sbit  CAN_IF2ARB1_ID3_bit at CAN0_IF2ARB1.B3;
    const register unsigned short int CAN_IF2ARB1_ID4 = 4;
    sbit  CAN_IF2ARB1_ID4_bit at CAN0_IF2ARB1.B4;
    const register unsigned short int CAN_IF2ARB1_ID5 = 5;
    sbit  CAN_IF2ARB1_ID5_bit at CAN0_IF2ARB1.B5;
    const register unsigned short int CAN_IF2ARB1_ID6 = 6;
    sbit  CAN_IF2ARB1_ID6_bit at CAN0_IF2ARB1.B6;
    const register unsigned short int CAN_IF2ARB1_ID7 = 7;
    sbit  CAN_IF2ARB1_ID7_bit at CAN0_IF2ARB1.B7;
    const register unsigned short int CAN_IF2ARB1_ID8 = 8;
    sbit  CAN_IF2ARB1_ID8_bit at CAN0_IF2ARB1.B8;
    const register unsigned short int CAN_IF2ARB1_ID9 = 9;
    sbit  CAN_IF2ARB1_ID9_bit at CAN0_IF2ARB1.B9;
    const register unsigned short int CAN_IF2ARB1_ID10 = 10;
    sbit  CAN_IF2ARB1_ID10_bit at CAN0_IF2ARB1.B10;
    const register unsigned short int CAN_IF2ARB1_ID11 = 11;
    sbit  CAN_IF2ARB1_ID11_bit at CAN0_IF2ARB1.B11;
    const register unsigned short int CAN_IF2ARB1_ID12 = 12;
    sbit  CAN_IF2ARB1_ID12_bit at CAN0_IF2ARB1.B12;
    const register unsigned short int CAN_IF2ARB1_ID13 = 13;
    sbit  CAN_IF2ARB1_ID13_bit at CAN0_IF2ARB1.B13;
    const register unsigned short int CAN_IF2ARB1_ID14 = 14;
    sbit  CAN_IF2ARB1_ID14_bit at CAN0_IF2ARB1.B14;
    const register unsigned short int CAN_IF2ARB1_ID15 = 15;
    sbit  CAN_IF2ARB1_ID15_bit at CAN0_IF2ARB1.B15;

sfr unsigned long   volatile CAN0_IF2ARB2         absolute 0x40040094;
    const register unsigned short int CAN_IF2ARB2_ID0 = 0;
    sbit  CAN_IF2ARB2_ID0_bit at CAN0_IF2ARB2.B0;
    const register unsigned short int CAN_IF2ARB2_ID1 = 1;
    sbit  CAN_IF2ARB2_ID1_bit at CAN0_IF2ARB2.B1;
    const register unsigned short int CAN_IF2ARB2_ID2 = 2;
    sbit  CAN_IF2ARB2_ID2_bit at CAN0_IF2ARB2.B2;
    const register unsigned short int CAN_IF2ARB2_ID3 = 3;
    sbit  CAN_IF2ARB2_ID3_bit at CAN0_IF2ARB2.B3;
    const register unsigned short int CAN_IF2ARB2_ID4 = 4;
    sbit  CAN_IF2ARB2_ID4_bit at CAN0_IF2ARB2.B4;
    const register unsigned short int CAN_IF2ARB2_ID5 = 5;
    sbit  CAN_IF2ARB2_ID5_bit at CAN0_IF2ARB2.B5;
    const register unsigned short int CAN_IF2ARB2_ID6 = 6;
    sbit  CAN_IF2ARB2_ID6_bit at CAN0_IF2ARB2.B6;
    const register unsigned short int CAN_IF2ARB2_ID7 = 7;
    sbit  CAN_IF2ARB2_ID7_bit at CAN0_IF2ARB2.B7;
    const register unsigned short int CAN_IF2ARB2_ID8 = 8;
    sbit  CAN_IF2ARB2_ID8_bit at CAN0_IF2ARB2.B8;
    const register unsigned short int CAN_IF2ARB2_ID9 = 9;
    sbit  CAN_IF2ARB2_ID9_bit at CAN0_IF2ARB2.B9;
    const register unsigned short int CAN_IF2ARB2_ID10 = 10;
    sbit  CAN_IF2ARB2_ID10_bit at CAN0_IF2ARB2.B10;
    const register unsigned short int CAN_IF2ARB2_ID11 = 11;
    sbit  CAN_IF2ARB2_ID11_bit at CAN0_IF2ARB2.B11;
    const register unsigned short int CAN_IF2ARB2_ID12 = 12;
    sbit  CAN_IF2ARB2_ID12_bit at CAN0_IF2ARB2.B12;
    const register unsigned short int CAN_IF2ARB2_DIR = 13;
    sbit  CAN_IF2ARB2_DIR_bit at CAN0_IF2ARB2.B13;
    const register unsigned short int CAN_IF2ARB2_XTD = 14;
    sbit  CAN_IF2ARB2_XTD_bit at CAN0_IF2ARB2.B14;
    const register unsigned short int CAN_IF2ARB2_MSGVAL = 15;
    sbit  CAN_IF2ARB2_MSGVAL_bit at CAN0_IF2ARB2.B15;

sfr unsigned long   volatile CAN0_IF2MCTL         absolute 0x40040098;
    const register unsigned short int CAN_IF2MCTL_DLC0 = 0;
    sbit  CAN_IF2MCTL_DLC0_bit at CAN0_IF2MCTL.B0;
    const register unsigned short int CAN_IF2MCTL_DLC1 = 1;
    sbit  CAN_IF2MCTL_DLC1_bit at CAN0_IF2MCTL.B1;
    const register unsigned short int CAN_IF2MCTL_DLC2 = 2;
    sbit  CAN_IF2MCTL_DLC2_bit at CAN0_IF2MCTL.B2;
    const register unsigned short int CAN_IF2MCTL_DLC3 = 3;
    sbit  CAN_IF2MCTL_DLC3_bit at CAN0_IF2MCTL.B3;
    const register unsigned short int CAN_IF2MCTL_EOB = 7;
    sbit  CAN_IF2MCTL_EOB_bit at CAN0_IF2MCTL.B7;
    const register unsigned short int CAN_IF2MCTL_TXRQST = 8;
    sbit  CAN_IF2MCTL_TXRQST_bit at CAN0_IF2MCTL.B8;
    const register unsigned short int CAN_IF2MCTL_RMTEN = 9;
    sbit  CAN_IF2MCTL_RMTEN_bit at CAN0_IF2MCTL.B9;
    const register unsigned short int CAN_IF2MCTL_RXIE = 10;
    sbit  CAN_IF2MCTL_RXIE_bit at CAN0_IF2MCTL.B10;
    const register unsigned short int CAN_IF2MCTL_TXIE = 11;
    sbit  CAN_IF2MCTL_TXIE_bit at CAN0_IF2MCTL.B11;
    const register unsigned short int CAN_IF2MCTL_UMASK = 12;
    sbit  CAN_IF2MCTL_UMASK_bit at CAN0_IF2MCTL.B12;
    const register unsigned short int CAN_IF2MCTL_INTPND = 13;
    sbit  CAN_IF2MCTL_INTPND_bit at CAN0_IF2MCTL.B13;
    const register unsigned short int CAN_IF2MCTL_MSGLST = 14;
    sbit  CAN_IF2MCTL_MSGLST_bit at CAN0_IF2MCTL.B14;
    const register unsigned short int CAN_IF2MCTL_NEWDAT = 15;
    sbit  CAN_IF2MCTL_NEWDAT_bit at CAN0_IF2MCTL.B15;

sfr unsigned long   volatile CAN0_IF2DA1          absolute 0x4004009C;
    const register unsigned short int CAN_IF2DA1_DATA0 = 0;
    sbit  CAN_IF2DA1_DATA0_bit at CAN0_IF2DA1.B0;
    const register unsigned short int CAN_IF2DA1_DATA1 = 1;
    sbit  CAN_IF2DA1_DATA1_bit at CAN0_IF2DA1.B1;
    const register unsigned short int CAN_IF2DA1_DATA2 = 2;
    sbit  CAN_IF2DA1_DATA2_bit at CAN0_IF2DA1.B2;
    const register unsigned short int CAN_IF2DA1_DATA3 = 3;
    sbit  CAN_IF2DA1_DATA3_bit at CAN0_IF2DA1.B3;
    const register unsigned short int CAN_IF2DA1_DATA4 = 4;
    sbit  CAN_IF2DA1_DATA4_bit at CAN0_IF2DA1.B4;
    const register unsigned short int CAN_IF2DA1_DATA5 = 5;
    sbit  CAN_IF2DA1_DATA5_bit at CAN0_IF2DA1.B5;
    const register unsigned short int CAN_IF2DA1_DATA6 = 6;
    sbit  CAN_IF2DA1_DATA6_bit at CAN0_IF2DA1.B6;
    const register unsigned short int CAN_IF2DA1_DATA7 = 7;
    sbit  CAN_IF2DA1_DATA7_bit at CAN0_IF2DA1.B7;
    const register unsigned short int CAN_IF2DA1_DATA8 = 8;
    sbit  CAN_IF2DA1_DATA8_bit at CAN0_IF2DA1.B8;
    const register unsigned short int CAN_IF2DA1_DATA9 = 9;
    sbit  CAN_IF2DA1_DATA9_bit at CAN0_IF2DA1.B9;
    const register unsigned short int CAN_IF2DA1_DATA10 = 10;
    sbit  CAN_IF2DA1_DATA10_bit at CAN0_IF2DA1.B10;
    const register unsigned short int CAN_IF2DA1_DATA11 = 11;
    sbit  CAN_IF2DA1_DATA11_bit at CAN0_IF2DA1.B11;
    const register unsigned short int CAN_IF2DA1_DATA12 = 12;
    sbit  CAN_IF2DA1_DATA12_bit at CAN0_IF2DA1.B12;
    const register unsigned short int CAN_IF2DA1_DATA13 = 13;
    sbit  CAN_IF2DA1_DATA13_bit at CAN0_IF2DA1.B13;
    const register unsigned short int CAN_IF2DA1_DATA14 = 14;
    sbit  CAN_IF2DA1_DATA14_bit at CAN0_IF2DA1.B14;
    const register unsigned short int CAN_IF2DA1_DATA15 = 15;
    sbit  CAN_IF2DA1_DATA15_bit at CAN0_IF2DA1.B15;

sfr unsigned long   volatile CAN0_IF2DA2          absolute 0x400400A0;
    const register unsigned short int CAN_IF2DA2_DATA0 = 0;
    sbit  CAN_IF2DA2_DATA0_bit at CAN0_IF2DA2.B0;
    const register unsigned short int CAN_IF2DA2_DATA1 = 1;
    sbit  CAN_IF2DA2_DATA1_bit at CAN0_IF2DA2.B1;
    const register unsigned short int CAN_IF2DA2_DATA2 = 2;
    sbit  CAN_IF2DA2_DATA2_bit at CAN0_IF2DA2.B2;
    const register unsigned short int CAN_IF2DA2_DATA3 = 3;
    sbit  CAN_IF2DA2_DATA3_bit at CAN0_IF2DA2.B3;
    const register unsigned short int CAN_IF2DA2_DATA4 = 4;
    sbit  CAN_IF2DA2_DATA4_bit at CAN0_IF2DA2.B4;
    const register unsigned short int CAN_IF2DA2_DATA5 = 5;
    sbit  CAN_IF2DA2_DATA5_bit at CAN0_IF2DA2.B5;
    const register unsigned short int CAN_IF2DA2_DATA6 = 6;
    sbit  CAN_IF2DA2_DATA6_bit at CAN0_IF2DA2.B6;
    const register unsigned short int CAN_IF2DA2_DATA7 = 7;
    sbit  CAN_IF2DA2_DATA7_bit at CAN0_IF2DA2.B7;
    const register unsigned short int CAN_IF2DA2_DATA8 = 8;
    sbit  CAN_IF2DA2_DATA8_bit at CAN0_IF2DA2.B8;
    const register unsigned short int CAN_IF2DA2_DATA9 = 9;
    sbit  CAN_IF2DA2_DATA9_bit at CAN0_IF2DA2.B9;
    const register unsigned short int CAN_IF2DA2_DATA10 = 10;
    sbit  CAN_IF2DA2_DATA10_bit at CAN0_IF2DA2.B10;
    const register unsigned short int CAN_IF2DA2_DATA11 = 11;
    sbit  CAN_IF2DA2_DATA11_bit at CAN0_IF2DA2.B11;
    const register unsigned short int CAN_IF2DA2_DATA12 = 12;
    sbit  CAN_IF2DA2_DATA12_bit at CAN0_IF2DA2.B12;
    const register unsigned short int CAN_IF2DA2_DATA13 = 13;
    sbit  CAN_IF2DA2_DATA13_bit at CAN0_IF2DA2.B13;
    const register unsigned short int CAN_IF2DA2_DATA14 = 14;
    sbit  CAN_IF2DA2_DATA14_bit at CAN0_IF2DA2.B14;
    const register unsigned short int CAN_IF2DA2_DATA15 = 15;
    sbit  CAN_IF2DA2_DATA15_bit at CAN0_IF2DA2.B15;

sfr unsigned long   volatile CAN0_IF2DB1          absolute 0x400400A4;
    const register unsigned short int CAN_IF2DB1_DATA0 = 0;
    sbit  CAN_IF2DB1_DATA0_bit at CAN0_IF2DB1.B0;
    const register unsigned short int CAN_IF2DB1_DATA1 = 1;
    sbit  CAN_IF2DB1_DATA1_bit at CAN0_IF2DB1.B1;
    const register unsigned short int CAN_IF2DB1_DATA2 = 2;
    sbit  CAN_IF2DB1_DATA2_bit at CAN0_IF2DB1.B2;
    const register unsigned short int CAN_IF2DB1_DATA3 = 3;
    sbit  CAN_IF2DB1_DATA3_bit at CAN0_IF2DB1.B3;
    const register unsigned short int CAN_IF2DB1_DATA4 = 4;
    sbit  CAN_IF2DB1_DATA4_bit at CAN0_IF2DB1.B4;
    const register unsigned short int CAN_IF2DB1_DATA5 = 5;
    sbit  CAN_IF2DB1_DATA5_bit at CAN0_IF2DB1.B5;
    const register unsigned short int CAN_IF2DB1_DATA6 = 6;
    sbit  CAN_IF2DB1_DATA6_bit at CAN0_IF2DB1.B6;
    const register unsigned short int CAN_IF2DB1_DATA7 = 7;
    sbit  CAN_IF2DB1_DATA7_bit at CAN0_IF2DB1.B7;
    const register unsigned short int CAN_IF2DB1_DATA8 = 8;
    sbit  CAN_IF2DB1_DATA8_bit at CAN0_IF2DB1.B8;
    const register unsigned short int CAN_IF2DB1_DATA9 = 9;
    sbit  CAN_IF2DB1_DATA9_bit at CAN0_IF2DB1.B9;
    const register unsigned short int CAN_IF2DB1_DATA10 = 10;
    sbit  CAN_IF2DB1_DATA10_bit at CAN0_IF2DB1.B10;
    const register unsigned short int CAN_IF2DB1_DATA11 = 11;
    sbit  CAN_IF2DB1_DATA11_bit at CAN0_IF2DB1.B11;
    const register unsigned short int CAN_IF2DB1_DATA12 = 12;
    sbit  CAN_IF2DB1_DATA12_bit at CAN0_IF2DB1.B12;
    const register unsigned short int CAN_IF2DB1_DATA13 = 13;
    sbit  CAN_IF2DB1_DATA13_bit at CAN0_IF2DB1.B13;
    const register unsigned short int CAN_IF2DB1_DATA14 = 14;
    sbit  CAN_IF2DB1_DATA14_bit at CAN0_IF2DB1.B14;
    const register unsigned short int CAN_IF2DB1_DATA15 = 15;
    sbit  CAN_IF2DB1_DATA15_bit at CAN0_IF2DB1.B15;

sfr unsigned long   volatile CAN0_IF2DB2          absolute 0x400400A8;
    const register unsigned short int CAN_IF2DB2_DATA0 = 0;
    sbit  CAN_IF2DB2_DATA0_bit at CAN0_IF2DB2.B0;
    const register unsigned short int CAN_IF2DB2_DATA1 = 1;
    sbit  CAN_IF2DB2_DATA1_bit at CAN0_IF2DB2.B1;
    const register unsigned short int CAN_IF2DB2_DATA2 = 2;
    sbit  CAN_IF2DB2_DATA2_bit at CAN0_IF2DB2.B2;
    const register unsigned short int CAN_IF2DB2_DATA3 = 3;
    sbit  CAN_IF2DB2_DATA3_bit at CAN0_IF2DB2.B3;
    const register unsigned short int CAN_IF2DB2_DATA4 = 4;
    sbit  CAN_IF2DB2_DATA4_bit at CAN0_IF2DB2.B4;
    const register unsigned short int CAN_IF2DB2_DATA5 = 5;
    sbit  CAN_IF2DB2_DATA5_bit at CAN0_IF2DB2.B5;
    const register unsigned short int CAN_IF2DB2_DATA6 = 6;
    sbit  CAN_IF2DB2_DATA6_bit at CAN0_IF2DB2.B6;
    const register unsigned short int CAN_IF2DB2_DATA7 = 7;
    sbit  CAN_IF2DB2_DATA7_bit at CAN0_IF2DB2.B7;
    const register unsigned short int CAN_IF2DB2_DATA8 = 8;
    sbit  CAN_IF2DB2_DATA8_bit at CAN0_IF2DB2.B8;
    const register unsigned short int CAN_IF2DB2_DATA9 = 9;
    sbit  CAN_IF2DB2_DATA9_bit at CAN0_IF2DB2.B9;
    const register unsigned short int CAN_IF2DB2_DATA10 = 10;
    sbit  CAN_IF2DB2_DATA10_bit at CAN0_IF2DB2.B10;
    const register unsigned short int CAN_IF2DB2_DATA11 = 11;
    sbit  CAN_IF2DB2_DATA11_bit at CAN0_IF2DB2.B11;
    const register unsigned short int CAN_IF2DB2_DATA12 = 12;
    sbit  CAN_IF2DB2_DATA12_bit at CAN0_IF2DB2.B12;
    const register unsigned short int CAN_IF2DB2_DATA13 = 13;
    sbit  CAN_IF2DB2_DATA13_bit at CAN0_IF2DB2.B13;
    const register unsigned short int CAN_IF2DB2_DATA14 = 14;
    sbit  CAN_IF2DB2_DATA14_bit at CAN0_IF2DB2.B14;
    const register unsigned short int CAN_IF2DB2_DATA15 = 15;
    sbit  CAN_IF2DB2_DATA15_bit at CAN0_IF2DB2.B15;

sfr unsigned long   volatile CAN0_TXRQ1           absolute 0x40040100;
    const register unsigned short int CAN_TXRQ1_TXRQST0 = 0;
    sbit  CAN_TXRQ1_TXRQST0_bit at CAN0_TXRQ1.B0;
    const register unsigned short int CAN_TXRQ1_TXRQST1 = 1;
    sbit  CAN_TXRQ1_TXRQST1_bit at CAN0_TXRQ1.B1;
    const register unsigned short int CAN_TXRQ1_TXRQST2 = 2;
    sbit  CAN_TXRQ1_TXRQST2_bit at CAN0_TXRQ1.B2;
    const register unsigned short int CAN_TXRQ1_TXRQST3 = 3;
    sbit  CAN_TXRQ1_TXRQST3_bit at CAN0_TXRQ1.B3;
    const register unsigned short int CAN_TXRQ1_TXRQST4 = 4;
    sbit  CAN_TXRQ1_TXRQST4_bit at CAN0_TXRQ1.B4;
    const register unsigned short int CAN_TXRQ1_TXRQST5 = 5;
    sbit  CAN_TXRQ1_TXRQST5_bit at CAN0_TXRQ1.B5;
    const register unsigned short int CAN_TXRQ1_TXRQST6 = 6;
    sbit  CAN_TXRQ1_TXRQST6_bit at CAN0_TXRQ1.B6;
    const register unsigned short int CAN_TXRQ1_TXRQST7 = 7;
    sbit  CAN_TXRQ1_TXRQST7_bit at CAN0_TXRQ1.B7;
    const register unsigned short int CAN_TXRQ1_TXRQST8 = 8;
    sbit  CAN_TXRQ1_TXRQST8_bit at CAN0_TXRQ1.B8;
    const register unsigned short int CAN_TXRQ1_TXRQST9 = 9;
    sbit  CAN_TXRQ1_TXRQST9_bit at CAN0_TXRQ1.B9;
    const register unsigned short int CAN_TXRQ1_TXRQST10 = 10;
    sbit  CAN_TXRQ1_TXRQST10_bit at CAN0_TXRQ1.B10;
    const register unsigned short int CAN_TXRQ1_TXRQST11 = 11;
    sbit  CAN_TXRQ1_TXRQST11_bit at CAN0_TXRQ1.B11;
    const register unsigned short int CAN_TXRQ1_TXRQST12 = 12;
    sbit  CAN_TXRQ1_TXRQST12_bit at CAN0_TXRQ1.B12;
    const register unsigned short int CAN_TXRQ1_TXRQST13 = 13;
    sbit  CAN_TXRQ1_TXRQST13_bit at CAN0_TXRQ1.B13;
    const register unsigned short int CAN_TXRQ1_TXRQST14 = 14;
    sbit  CAN_TXRQ1_TXRQST14_bit at CAN0_TXRQ1.B14;
    const register unsigned short int CAN_TXRQ1_TXRQST15 = 15;
    sbit  CAN_TXRQ1_TXRQST15_bit at CAN0_TXRQ1.B15;

sfr unsigned long   volatile CAN0_TXRQ2           absolute 0x40040104;
    const register unsigned short int CAN_TXRQ2_TXRQST0 = 0;
    sbit  CAN_TXRQ2_TXRQST0_bit at CAN0_TXRQ2.B0;
    const register unsigned short int CAN_TXRQ2_TXRQST1 = 1;
    sbit  CAN_TXRQ2_TXRQST1_bit at CAN0_TXRQ2.B1;
    const register unsigned short int CAN_TXRQ2_TXRQST2 = 2;
    sbit  CAN_TXRQ2_TXRQST2_bit at CAN0_TXRQ2.B2;
    const register unsigned short int CAN_TXRQ2_TXRQST3 = 3;
    sbit  CAN_TXRQ2_TXRQST3_bit at CAN0_TXRQ2.B3;
    const register unsigned short int CAN_TXRQ2_TXRQST4 = 4;
    sbit  CAN_TXRQ2_TXRQST4_bit at CAN0_TXRQ2.B4;
    const register unsigned short int CAN_TXRQ2_TXRQST5 = 5;
    sbit  CAN_TXRQ2_TXRQST5_bit at CAN0_TXRQ2.B5;
    const register unsigned short int CAN_TXRQ2_TXRQST6 = 6;
    sbit  CAN_TXRQ2_TXRQST6_bit at CAN0_TXRQ2.B6;
    const register unsigned short int CAN_TXRQ2_TXRQST7 = 7;
    sbit  CAN_TXRQ2_TXRQST7_bit at CAN0_TXRQ2.B7;
    const register unsigned short int CAN_TXRQ2_TXRQST8 = 8;
    sbit  CAN_TXRQ2_TXRQST8_bit at CAN0_TXRQ2.B8;
    const register unsigned short int CAN_TXRQ2_TXRQST9 = 9;
    sbit  CAN_TXRQ2_TXRQST9_bit at CAN0_TXRQ2.B9;
    const register unsigned short int CAN_TXRQ2_TXRQST10 = 10;
    sbit  CAN_TXRQ2_TXRQST10_bit at CAN0_TXRQ2.B10;
    const register unsigned short int CAN_TXRQ2_TXRQST11 = 11;
    sbit  CAN_TXRQ2_TXRQST11_bit at CAN0_TXRQ2.B11;
    const register unsigned short int CAN_TXRQ2_TXRQST12 = 12;
    sbit  CAN_TXRQ2_TXRQST12_bit at CAN0_TXRQ2.B12;
    const register unsigned short int CAN_TXRQ2_TXRQST13 = 13;
    sbit  CAN_TXRQ2_TXRQST13_bit at CAN0_TXRQ2.B13;
    const register unsigned short int CAN_TXRQ2_TXRQST14 = 14;
    sbit  CAN_TXRQ2_TXRQST14_bit at CAN0_TXRQ2.B14;
    const register unsigned short int CAN_TXRQ2_TXRQST15 = 15;
    sbit  CAN_TXRQ2_TXRQST15_bit at CAN0_TXRQ2.B15;

sfr unsigned long   volatile CAN0_NWDA1           absolute 0x40040120;
    const register unsigned short int CAN_NWDA1_NEWDAT0 = 0;
    sbit  CAN_NWDA1_NEWDAT0_bit at CAN0_NWDA1.B0;
    const register unsigned short int CAN_NWDA1_NEWDAT1 = 1;
    sbit  CAN_NWDA1_NEWDAT1_bit at CAN0_NWDA1.B1;
    const register unsigned short int CAN_NWDA1_NEWDAT2 = 2;
    sbit  CAN_NWDA1_NEWDAT2_bit at CAN0_NWDA1.B2;
    const register unsigned short int CAN_NWDA1_NEWDAT3 = 3;
    sbit  CAN_NWDA1_NEWDAT3_bit at CAN0_NWDA1.B3;
    const register unsigned short int CAN_NWDA1_NEWDAT4 = 4;
    sbit  CAN_NWDA1_NEWDAT4_bit at CAN0_NWDA1.B4;
    const register unsigned short int CAN_NWDA1_NEWDAT5 = 5;
    sbit  CAN_NWDA1_NEWDAT5_bit at CAN0_NWDA1.B5;
    const register unsigned short int CAN_NWDA1_NEWDAT6 = 6;
    sbit  CAN_NWDA1_NEWDAT6_bit at CAN0_NWDA1.B6;
    const register unsigned short int CAN_NWDA1_NEWDAT7 = 7;
    sbit  CAN_NWDA1_NEWDAT7_bit at CAN0_NWDA1.B7;
    const register unsigned short int CAN_NWDA1_NEWDAT8 = 8;
    sbit  CAN_NWDA1_NEWDAT8_bit at CAN0_NWDA1.B8;
    const register unsigned short int CAN_NWDA1_NEWDAT9 = 9;
    sbit  CAN_NWDA1_NEWDAT9_bit at CAN0_NWDA1.B9;
    const register unsigned short int CAN_NWDA1_NEWDAT10 = 10;
    sbit  CAN_NWDA1_NEWDAT10_bit at CAN0_NWDA1.B10;
    const register unsigned short int CAN_NWDA1_NEWDAT11 = 11;
    sbit  CAN_NWDA1_NEWDAT11_bit at CAN0_NWDA1.B11;
    const register unsigned short int CAN_NWDA1_NEWDAT12 = 12;
    sbit  CAN_NWDA1_NEWDAT12_bit at CAN0_NWDA1.B12;
    const register unsigned short int CAN_NWDA1_NEWDAT13 = 13;
    sbit  CAN_NWDA1_NEWDAT13_bit at CAN0_NWDA1.B13;
    const register unsigned short int CAN_NWDA1_NEWDAT14 = 14;
    sbit  CAN_NWDA1_NEWDAT14_bit at CAN0_NWDA1.B14;
    const register unsigned short int CAN_NWDA1_NEWDAT15 = 15;
    sbit  CAN_NWDA1_NEWDAT15_bit at CAN0_NWDA1.B15;

sfr unsigned long   volatile CAN0_NWDA2           absolute 0x40040124;
    const register unsigned short int CAN_NWDA2_NEWDAT0 = 0;
    sbit  CAN_NWDA2_NEWDAT0_bit at CAN0_NWDA2.B0;
    const register unsigned short int CAN_NWDA2_NEWDAT1 = 1;
    sbit  CAN_NWDA2_NEWDAT1_bit at CAN0_NWDA2.B1;
    const register unsigned short int CAN_NWDA2_NEWDAT2 = 2;
    sbit  CAN_NWDA2_NEWDAT2_bit at CAN0_NWDA2.B2;
    const register unsigned short int CAN_NWDA2_NEWDAT3 = 3;
    sbit  CAN_NWDA2_NEWDAT3_bit at CAN0_NWDA2.B3;
    const register unsigned short int CAN_NWDA2_NEWDAT4 = 4;
    sbit  CAN_NWDA2_NEWDAT4_bit at CAN0_NWDA2.B4;
    const register unsigned short int CAN_NWDA2_NEWDAT5 = 5;
    sbit  CAN_NWDA2_NEWDAT5_bit at CAN0_NWDA2.B5;
    const register unsigned short int CAN_NWDA2_NEWDAT6 = 6;
    sbit  CAN_NWDA2_NEWDAT6_bit at CAN0_NWDA2.B6;
    const register unsigned short int CAN_NWDA2_NEWDAT7 = 7;
    sbit  CAN_NWDA2_NEWDAT7_bit at CAN0_NWDA2.B7;
    const register unsigned short int CAN_NWDA2_NEWDAT8 = 8;
    sbit  CAN_NWDA2_NEWDAT8_bit at CAN0_NWDA2.B8;
    const register unsigned short int CAN_NWDA2_NEWDAT9 = 9;
    sbit  CAN_NWDA2_NEWDAT9_bit at CAN0_NWDA2.B9;
    const register unsigned short int CAN_NWDA2_NEWDAT10 = 10;
    sbit  CAN_NWDA2_NEWDAT10_bit at CAN0_NWDA2.B10;
    const register unsigned short int CAN_NWDA2_NEWDAT11 = 11;
    sbit  CAN_NWDA2_NEWDAT11_bit at CAN0_NWDA2.B11;
    const register unsigned short int CAN_NWDA2_NEWDAT12 = 12;
    sbit  CAN_NWDA2_NEWDAT12_bit at CAN0_NWDA2.B12;
    const register unsigned short int CAN_NWDA2_NEWDAT13 = 13;
    sbit  CAN_NWDA2_NEWDAT13_bit at CAN0_NWDA2.B13;
    const register unsigned short int CAN_NWDA2_NEWDAT14 = 14;
    sbit  CAN_NWDA2_NEWDAT14_bit at CAN0_NWDA2.B14;
    const register unsigned short int CAN_NWDA2_NEWDAT15 = 15;
    sbit  CAN_NWDA2_NEWDAT15_bit at CAN0_NWDA2.B15;

sfr unsigned long   volatile CAN0_MSG1INT         absolute 0x40040140;
    const register unsigned short int CAN_MSG1INT_INTPND0 = 0;
    sbit  CAN_MSG1INT_INTPND0_bit at CAN0_MSG1INT.B0;
    const register unsigned short int CAN_MSG1INT_INTPND1 = 1;
    sbit  CAN_MSG1INT_INTPND1_bit at CAN0_MSG1INT.B1;
    const register unsigned short int CAN_MSG1INT_INTPND2 = 2;
    sbit  CAN_MSG1INT_INTPND2_bit at CAN0_MSG1INT.B2;
    const register unsigned short int CAN_MSG1INT_INTPND3 = 3;
    sbit  CAN_MSG1INT_INTPND3_bit at CAN0_MSG1INT.B3;
    const register unsigned short int CAN_MSG1INT_INTPND4 = 4;
    sbit  CAN_MSG1INT_INTPND4_bit at CAN0_MSG1INT.B4;
    const register unsigned short int CAN_MSG1INT_INTPND5 = 5;
    sbit  CAN_MSG1INT_INTPND5_bit at CAN0_MSG1INT.B5;
    const register unsigned short int CAN_MSG1INT_INTPND6 = 6;
    sbit  CAN_MSG1INT_INTPND6_bit at CAN0_MSG1INT.B6;
    const register unsigned short int CAN_MSG1INT_INTPND7 = 7;
    sbit  CAN_MSG1INT_INTPND7_bit at CAN0_MSG1INT.B7;
    const register unsigned short int CAN_MSG1INT_INTPND8 = 8;
    sbit  CAN_MSG1INT_INTPND8_bit at CAN0_MSG1INT.B8;
    const register unsigned short int CAN_MSG1INT_INTPND9 = 9;
    sbit  CAN_MSG1INT_INTPND9_bit at CAN0_MSG1INT.B9;
    const register unsigned short int CAN_MSG1INT_INTPND10 = 10;
    sbit  CAN_MSG1INT_INTPND10_bit at CAN0_MSG1INT.B10;
    const register unsigned short int CAN_MSG1INT_INTPND11 = 11;
    sbit  CAN_MSG1INT_INTPND11_bit at CAN0_MSG1INT.B11;
    const register unsigned short int CAN_MSG1INT_INTPND12 = 12;
    sbit  CAN_MSG1INT_INTPND12_bit at CAN0_MSG1INT.B12;
    const register unsigned short int CAN_MSG1INT_INTPND13 = 13;
    sbit  CAN_MSG1INT_INTPND13_bit at CAN0_MSG1INT.B13;
    const register unsigned short int CAN_MSG1INT_INTPND14 = 14;
    sbit  CAN_MSG1INT_INTPND14_bit at CAN0_MSG1INT.B14;
    const register unsigned short int CAN_MSG1INT_INTPND15 = 15;
    sbit  CAN_MSG1INT_INTPND15_bit at CAN0_MSG1INT.B15;

sfr unsigned long   volatile CAN0_MSG2INT         absolute 0x40040144;
    const register unsigned short int CAN_MSG2INT_INTPND0 = 0;
    sbit  CAN_MSG2INT_INTPND0_bit at CAN0_MSG2INT.B0;
    const register unsigned short int CAN_MSG2INT_INTPND1 = 1;
    sbit  CAN_MSG2INT_INTPND1_bit at CAN0_MSG2INT.B1;
    const register unsigned short int CAN_MSG2INT_INTPND2 = 2;
    sbit  CAN_MSG2INT_INTPND2_bit at CAN0_MSG2INT.B2;
    const register unsigned short int CAN_MSG2INT_INTPND3 = 3;
    sbit  CAN_MSG2INT_INTPND3_bit at CAN0_MSG2INT.B3;
    const register unsigned short int CAN_MSG2INT_INTPND4 = 4;
    sbit  CAN_MSG2INT_INTPND4_bit at CAN0_MSG2INT.B4;
    const register unsigned short int CAN_MSG2INT_INTPND5 = 5;
    sbit  CAN_MSG2INT_INTPND5_bit at CAN0_MSG2INT.B5;
    const register unsigned short int CAN_MSG2INT_INTPND6 = 6;
    sbit  CAN_MSG2INT_INTPND6_bit at CAN0_MSG2INT.B6;
    const register unsigned short int CAN_MSG2INT_INTPND7 = 7;
    sbit  CAN_MSG2INT_INTPND7_bit at CAN0_MSG2INT.B7;
    const register unsigned short int CAN_MSG2INT_INTPND8 = 8;
    sbit  CAN_MSG2INT_INTPND8_bit at CAN0_MSG2INT.B8;
    const register unsigned short int CAN_MSG2INT_INTPND9 = 9;
    sbit  CAN_MSG2INT_INTPND9_bit at CAN0_MSG2INT.B9;
    const register unsigned short int CAN_MSG2INT_INTPND10 = 10;
    sbit  CAN_MSG2INT_INTPND10_bit at CAN0_MSG2INT.B10;
    const register unsigned short int CAN_MSG2INT_INTPND11 = 11;
    sbit  CAN_MSG2INT_INTPND11_bit at CAN0_MSG2INT.B11;
    const register unsigned short int CAN_MSG2INT_INTPND12 = 12;
    sbit  CAN_MSG2INT_INTPND12_bit at CAN0_MSG2INT.B12;
    const register unsigned short int CAN_MSG2INT_INTPND13 = 13;
    sbit  CAN_MSG2INT_INTPND13_bit at CAN0_MSG2INT.B13;
    const register unsigned short int CAN_MSG2INT_INTPND14 = 14;
    sbit  CAN_MSG2INT_INTPND14_bit at CAN0_MSG2INT.B14;
    const register unsigned short int CAN_MSG2INT_INTPND15 = 15;
    sbit  CAN_MSG2INT_INTPND15_bit at CAN0_MSG2INT.B15;

sfr unsigned long   volatile CAN0_MSG1VAL         absolute 0x40040160;
    const register unsigned short int CAN_MSG1VAL_MSGVAL0 = 0;
    sbit  CAN_MSG1VAL_MSGVAL0_bit at CAN0_MSG1VAL.B0;
    const register unsigned short int CAN_MSG1VAL_MSGVAL1 = 1;
    sbit  CAN_MSG1VAL_MSGVAL1_bit at CAN0_MSG1VAL.B1;
    const register unsigned short int CAN_MSG1VAL_MSGVAL2 = 2;
    sbit  CAN_MSG1VAL_MSGVAL2_bit at CAN0_MSG1VAL.B2;
    const register unsigned short int CAN_MSG1VAL_MSGVAL3 = 3;
    sbit  CAN_MSG1VAL_MSGVAL3_bit at CAN0_MSG1VAL.B3;
    const register unsigned short int CAN_MSG1VAL_MSGVAL4 = 4;
    sbit  CAN_MSG1VAL_MSGVAL4_bit at CAN0_MSG1VAL.B4;
    const register unsigned short int CAN_MSG1VAL_MSGVAL5 = 5;
    sbit  CAN_MSG1VAL_MSGVAL5_bit at CAN0_MSG1VAL.B5;
    const register unsigned short int CAN_MSG1VAL_MSGVAL6 = 6;
    sbit  CAN_MSG1VAL_MSGVAL6_bit at CAN0_MSG1VAL.B6;
    const register unsigned short int CAN_MSG1VAL_MSGVAL7 = 7;
    sbit  CAN_MSG1VAL_MSGVAL7_bit at CAN0_MSG1VAL.B7;
    const register unsigned short int CAN_MSG1VAL_MSGVAL8 = 8;
    sbit  CAN_MSG1VAL_MSGVAL8_bit at CAN0_MSG1VAL.B8;
    const register unsigned short int CAN_MSG1VAL_MSGVAL9 = 9;
    sbit  CAN_MSG1VAL_MSGVAL9_bit at CAN0_MSG1VAL.B9;
    const register unsigned short int CAN_MSG1VAL_MSGVAL10 = 10;
    sbit  CAN_MSG1VAL_MSGVAL10_bit at CAN0_MSG1VAL.B10;
    const register unsigned short int CAN_MSG1VAL_MSGVAL11 = 11;
    sbit  CAN_MSG1VAL_MSGVAL11_bit at CAN0_MSG1VAL.B11;
    const register unsigned short int CAN_MSG1VAL_MSGVAL12 = 12;
    sbit  CAN_MSG1VAL_MSGVAL12_bit at CAN0_MSG1VAL.B12;
    const register unsigned short int CAN_MSG1VAL_MSGVAL13 = 13;
    sbit  CAN_MSG1VAL_MSGVAL13_bit at CAN0_MSG1VAL.B13;
    const register unsigned short int CAN_MSG1VAL_MSGVAL14 = 14;
    sbit  CAN_MSG1VAL_MSGVAL14_bit at CAN0_MSG1VAL.B14;
    const register unsigned short int CAN_MSG1VAL_MSGVAL15 = 15;
    sbit  CAN_MSG1VAL_MSGVAL15_bit at CAN0_MSG1VAL.B15;

sfr unsigned long   volatile CAN0_MSG2VAL         absolute 0x40040164;
    const register unsigned short int CAN_MSG2VAL_MSGVAL0 = 0;
    sbit  CAN_MSG2VAL_MSGVAL0_bit at CAN0_MSG2VAL.B0;
    const register unsigned short int CAN_MSG2VAL_MSGVAL1 = 1;
    sbit  CAN_MSG2VAL_MSGVAL1_bit at CAN0_MSG2VAL.B1;
    const register unsigned short int CAN_MSG2VAL_MSGVAL2 = 2;
    sbit  CAN_MSG2VAL_MSGVAL2_bit at CAN0_MSG2VAL.B2;
    const register unsigned short int CAN_MSG2VAL_MSGVAL3 = 3;
    sbit  CAN_MSG2VAL_MSGVAL3_bit at CAN0_MSG2VAL.B3;
    const register unsigned short int CAN_MSG2VAL_MSGVAL4 = 4;
    sbit  CAN_MSG2VAL_MSGVAL4_bit at CAN0_MSG2VAL.B4;
    const register unsigned short int CAN_MSG2VAL_MSGVAL5 = 5;
    sbit  CAN_MSG2VAL_MSGVAL5_bit at CAN0_MSG2VAL.B5;
    const register unsigned short int CAN_MSG2VAL_MSGVAL6 = 6;
    sbit  CAN_MSG2VAL_MSGVAL6_bit at CAN0_MSG2VAL.B6;
    const register unsigned short int CAN_MSG2VAL_MSGVAL7 = 7;
    sbit  CAN_MSG2VAL_MSGVAL7_bit at CAN0_MSG2VAL.B7;
    const register unsigned short int CAN_MSG2VAL_MSGVAL8 = 8;
    sbit  CAN_MSG2VAL_MSGVAL8_bit at CAN0_MSG2VAL.B8;
    const register unsigned short int CAN_MSG2VAL_MSGVAL9 = 9;
    sbit  CAN_MSG2VAL_MSGVAL9_bit at CAN0_MSG2VAL.B9;
    const register unsigned short int CAN_MSG2VAL_MSGVAL10 = 10;
    sbit  CAN_MSG2VAL_MSGVAL10_bit at CAN0_MSG2VAL.B10;
    const register unsigned short int CAN_MSG2VAL_MSGVAL11 = 11;
    sbit  CAN_MSG2VAL_MSGVAL11_bit at CAN0_MSG2VAL.B11;
    const register unsigned short int CAN_MSG2VAL_MSGVAL12 = 12;
    sbit  CAN_MSG2VAL_MSGVAL12_bit at CAN0_MSG2VAL.B12;
    const register unsigned short int CAN_MSG2VAL_MSGVAL13 = 13;
    sbit  CAN_MSG2VAL_MSGVAL13_bit at CAN0_MSG2VAL.B13;
    const register unsigned short int CAN_MSG2VAL_MSGVAL14 = 14;
    sbit  CAN_MSG2VAL_MSGVAL14_bit at CAN0_MSG2VAL.B14;
    const register unsigned short int CAN_MSG2VAL_MSGVAL15 = 15;
    sbit  CAN_MSG2VAL_MSGVAL15_bit at CAN0_MSG2VAL.B15;

sfr unsigned long   volatile CAN1_CTL             absolute 0x40041000;
    sbit  CAN_CTL_INIT_CAN1_CTL_bit at CAN1_CTL.B0;
    sbit  CAN_CTL_IE_CAN1_CTL_bit at CAN1_CTL.B1;
    sbit  CAN_CTL_SIE_CAN1_CTL_bit at CAN1_CTL.B2;
    sbit  CAN_CTL_EIE_CAN1_CTL_bit at CAN1_CTL.B3;
    sbit  CAN_CTL_DAR_CAN1_CTL_bit at CAN1_CTL.B5;
    sbit  CAN_CTL_CCE_CAN1_CTL_bit at CAN1_CTL.B6;
    sbit  CAN_CTL_TEST_CAN1_CTL_bit at CAN1_CTL.B7;

sfr unsigned long   volatile CAN1_STS             absolute 0x40041004;
    sbit  CAN_STS_LEC0_CAN1_STS_bit at CAN1_STS.B0;
    sbit  CAN_STS_LEC1_CAN1_STS_bit at CAN1_STS.B1;
    sbit  CAN_STS_LEC2_CAN1_STS_bit at CAN1_STS.B2;
    sbit  CAN_STS_TXOK_CAN1_STS_bit at CAN1_STS.B3;
    sbit  CAN_STS_RXOK_CAN1_STS_bit at CAN1_STS.B4;
    sbit  CAN_STS_EPASS_CAN1_STS_bit at CAN1_STS.B5;
    sbit  CAN_STS_EWARN_CAN1_STS_bit at CAN1_STS.B6;
    sbit  CAN_STS_BOFF_CAN1_STS_bit at CAN1_STS.B7;

sfr unsigned long   volatile CAN1_ERR             absolute 0x40041008;
    sbit  CAN_ERR_TEC0_CAN1_ERR_bit at CAN1_ERR.B0;
    sbit  CAN_ERR_TEC1_CAN1_ERR_bit at CAN1_ERR.B1;
    sbit  CAN_ERR_TEC2_CAN1_ERR_bit at CAN1_ERR.B2;
    sbit  CAN_ERR_TEC3_CAN1_ERR_bit at CAN1_ERR.B3;
    sbit  CAN_ERR_TEC4_CAN1_ERR_bit at CAN1_ERR.B4;
    sbit  CAN_ERR_TEC5_CAN1_ERR_bit at CAN1_ERR.B5;
    sbit  CAN_ERR_TEC6_CAN1_ERR_bit at CAN1_ERR.B6;
    sbit  CAN_ERR_TEC7_CAN1_ERR_bit at CAN1_ERR.B7;
    sbit  CAN_ERR_REC8_CAN1_ERR_bit at CAN1_ERR.B8;
    sbit  CAN_ERR_REC9_CAN1_ERR_bit at CAN1_ERR.B9;
    sbit  CAN_ERR_REC10_CAN1_ERR_bit at CAN1_ERR.B10;
    sbit  CAN_ERR_REC11_CAN1_ERR_bit at CAN1_ERR.B11;
    sbit  CAN_ERR_REC12_CAN1_ERR_bit at CAN1_ERR.B12;
    sbit  CAN_ERR_REC13_CAN1_ERR_bit at CAN1_ERR.B13;
    sbit  CAN_ERR_REC14_CAN1_ERR_bit at CAN1_ERR.B14;
    sbit  CAN_ERR_RP_CAN1_ERR_bit at CAN1_ERR.B15;

sfr unsigned long   volatile CAN1_BIT             absolute 0x4004100C;
    sbit  CAN_BIT_BRP0_CAN1_BIT_bit at CAN1_BIT.B0;
    sbit  CAN_BIT_BRP1_CAN1_BIT_bit at CAN1_BIT.B1;
    sbit  CAN_BIT_BRP2_CAN1_BIT_bit at CAN1_BIT.B2;
    sbit  CAN_BIT_BRP3_CAN1_BIT_bit at CAN1_BIT.B3;
    sbit  CAN_BIT_BRP4_CAN1_BIT_bit at CAN1_BIT.B4;
    sbit  CAN_BIT_BRP5_CAN1_BIT_bit at CAN1_BIT.B5;
    sbit  CAN_BIT_SJW6_CAN1_BIT_bit at CAN1_BIT.B6;
    sbit  CAN_BIT_SJW7_CAN1_BIT_bit at CAN1_BIT.B7;
    sbit  CAN_BIT_TSEG18_CAN1_BIT_bit at CAN1_BIT.B8;
    sbit  CAN_BIT_TSEG19_CAN1_BIT_bit at CAN1_BIT.B9;
    sbit  CAN_BIT_TSEG110_CAN1_BIT_bit at CAN1_BIT.B10;
    sbit  CAN_BIT_TSEG111_CAN1_BIT_bit at CAN1_BIT.B11;
    sbit  CAN_BIT_TSEG212_CAN1_BIT_bit at CAN1_BIT.B12;
    sbit  CAN_BIT_TSEG213_CAN1_BIT_bit at CAN1_BIT.B13;
    sbit  CAN_BIT_TSEG214_CAN1_BIT_bit at CAN1_BIT.B14;

sfr unsigned long   volatile CAN1_INT             absolute 0x40041010;
    sbit  CAN_INT_INTID0_CAN1_INT_bit at CAN1_INT.B0;
    sbit  CAN_INT_INTID1_CAN1_INT_bit at CAN1_INT.B1;
    sbit  CAN_INT_INTID2_CAN1_INT_bit at CAN1_INT.B2;
    sbit  CAN_INT_INTID3_CAN1_INT_bit at CAN1_INT.B3;
    sbit  CAN_INT_INTID4_CAN1_INT_bit at CAN1_INT.B4;
    sbit  CAN_INT_INTID5_CAN1_INT_bit at CAN1_INT.B5;
    sbit  CAN_INT_INTID6_CAN1_INT_bit at CAN1_INT.B6;
    sbit  CAN_INT_INTID7_CAN1_INT_bit at CAN1_INT.B7;
    sbit  CAN_INT_INTID8_CAN1_INT_bit at CAN1_INT.B8;
    sbit  CAN_INT_INTID9_CAN1_INT_bit at CAN1_INT.B9;
    sbit  CAN_INT_INTID10_CAN1_INT_bit at CAN1_INT.B10;
    sbit  CAN_INT_INTID11_CAN1_INT_bit at CAN1_INT.B11;
    sbit  CAN_INT_INTID12_CAN1_INT_bit at CAN1_INT.B12;
    sbit  CAN_INT_INTID13_CAN1_INT_bit at CAN1_INT.B13;
    sbit  CAN_INT_INTID14_CAN1_INT_bit at CAN1_INT.B14;
    sbit  CAN_INT_INTID15_CAN1_INT_bit at CAN1_INT.B15;

sfr unsigned long   volatile CAN1_TST             absolute 0x40041014;
    sbit  CAN_TST_BASIC_CAN1_TST_bit at CAN1_TST.B2;
    sbit  CAN_TST_SILENT_CAN1_TST_bit at CAN1_TST.B3;
    sbit  CAN_TST_LBACK_CAN1_TST_bit at CAN1_TST.B4;
    sbit  CAN_TST_TX5_CAN1_TST_bit at CAN1_TST.B5;
    sbit  CAN_TST_TX6_CAN1_TST_bit at CAN1_TST.B6;
    sbit  CAN_TST_RX_CAN1_TST_bit at CAN1_TST.B7;

sfr unsigned long   volatile CAN1_BRPE            absolute 0x40041018;
    sbit  CAN_BRPE_BRPE0_CAN1_BRPE_bit at CAN1_BRPE.B0;
    sbit  CAN_BRPE_BRPE1_CAN1_BRPE_bit at CAN1_BRPE.B1;
    sbit  CAN_BRPE_BRPE2_CAN1_BRPE_bit at CAN1_BRPE.B2;
    sbit  CAN_BRPE_BRPE3_CAN1_BRPE_bit at CAN1_BRPE.B3;

sfr unsigned long   volatile CAN1_IF1CRQ          absolute 0x40041020;
    sbit  CAN_IF1CRQ_MNUM0_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B0;
    sbit  CAN_IF1CRQ_MNUM1_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B1;
    sbit  CAN_IF1CRQ_MNUM2_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B2;
    sbit  CAN_IF1CRQ_MNUM3_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B3;
    sbit  CAN_IF1CRQ_MNUM4_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B4;
    sbit  CAN_IF1CRQ_MNUM5_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B5;
    sbit  CAN_IF1CRQ_BUSY_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B15;

sfr unsigned long   volatile CAN1_IF1CMSK         absolute 0x40041024;
    sbit  CAN_IF1CMSK_DATAB_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B0;
    sbit  CAN_IF1CMSK_DATAA_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B1;
    sbit  CAN_IF1CMSK_NEWDAT_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B2;
    sbit  CAN_IF1CMSK_CLRINTPND_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B3;
    sbit  CAN_IF1CMSK_CONTROL_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B4;
    sbit  CAN_IF1CMSK_ARB_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B5;
    sbit  CAN_IF1CMSK_MASK_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B6;
    sbit  CAN_IF1CMSK_WRNRD_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B7;

    sbit  CAN_IF1CMSK_TXRQST_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B2;

sfr unsigned long   volatile CAN1_IF1MSK1         absolute 0x40041028;
    sbit  CAN_IF1MSK1_IDMSK0_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B0;
    sbit  CAN_IF1MSK1_IDMSK1_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B1;
    sbit  CAN_IF1MSK1_IDMSK2_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B2;
    sbit  CAN_IF1MSK1_IDMSK3_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B3;
    sbit  CAN_IF1MSK1_IDMSK4_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B4;
    sbit  CAN_IF1MSK1_IDMSK5_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B5;
    sbit  CAN_IF1MSK1_IDMSK6_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B6;
    sbit  CAN_IF1MSK1_IDMSK7_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B7;
    sbit  CAN_IF1MSK1_IDMSK8_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B8;
    sbit  CAN_IF1MSK1_IDMSK9_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B9;
    sbit  CAN_IF1MSK1_IDMSK10_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B10;
    sbit  CAN_IF1MSK1_IDMSK11_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B11;
    sbit  CAN_IF1MSK1_IDMSK12_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B12;
    sbit  CAN_IF1MSK1_IDMSK13_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B13;
    sbit  CAN_IF1MSK1_IDMSK14_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B14;
    sbit  CAN_IF1MSK1_IDMSK15_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B15;

sfr unsigned long   volatile CAN1_IF1MSK2         absolute 0x4004102C;
    sbit  CAN_IF1MSK2_IDMSK0_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B0;
    sbit  CAN_IF1MSK2_IDMSK1_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B1;
    sbit  CAN_IF1MSK2_IDMSK2_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B2;
    sbit  CAN_IF1MSK2_IDMSK3_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B3;
    sbit  CAN_IF1MSK2_IDMSK4_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B4;
    sbit  CAN_IF1MSK2_IDMSK5_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B5;
    sbit  CAN_IF1MSK2_IDMSK6_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B6;
    sbit  CAN_IF1MSK2_IDMSK7_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B7;
    sbit  CAN_IF1MSK2_IDMSK8_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B8;
    sbit  CAN_IF1MSK2_IDMSK9_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B9;
    sbit  CAN_IF1MSK2_IDMSK10_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B10;
    sbit  CAN_IF1MSK2_IDMSK11_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B11;
    sbit  CAN_IF1MSK2_IDMSK12_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B12;
    sbit  CAN_IF1MSK2_MDIR_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B14;
    sbit  CAN_IF1MSK2_MXTD_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B15;

sfr unsigned long   volatile CAN1_IF1ARB1         absolute 0x40041030;
    sbit  CAN_IF1ARB1_ID0_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B0;
    sbit  CAN_IF1ARB1_ID1_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B1;
    sbit  CAN_IF1ARB1_ID2_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B2;
    sbit  CAN_IF1ARB1_ID3_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B3;
    sbit  CAN_IF1ARB1_ID4_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B4;
    sbit  CAN_IF1ARB1_ID5_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B5;
    sbit  CAN_IF1ARB1_ID6_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B6;
    sbit  CAN_IF1ARB1_ID7_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B7;
    sbit  CAN_IF1ARB1_ID8_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B8;
    sbit  CAN_IF1ARB1_ID9_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B9;
    sbit  CAN_IF1ARB1_ID10_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B10;
    sbit  CAN_IF1ARB1_ID11_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B11;
    sbit  CAN_IF1ARB1_ID12_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B12;
    sbit  CAN_IF1ARB1_ID13_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B13;
    sbit  CAN_IF1ARB1_ID14_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B14;
    sbit  CAN_IF1ARB1_ID15_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B15;

sfr unsigned long   volatile CAN1_IF1ARB2         absolute 0x40041034;
    sbit  CAN_IF1ARB2_ID0_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B0;
    sbit  CAN_IF1ARB2_ID1_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B1;
    sbit  CAN_IF1ARB2_ID2_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B2;
    sbit  CAN_IF1ARB2_ID3_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B3;
    sbit  CAN_IF1ARB2_ID4_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B4;
    sbit  CAN_IF1ARB2_ID5_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B5;
    sbit  CAN_IF1ARB2_ID6_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B6;
    sbit  CAN_IF1ARB2_ID7_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B7;
    sbit  CAN_IF1ARB2_ID8_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B8;
    sbit  CAN_IF1ARB2_ID9_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B9;
    sbit  CAN_IF1ARB2_ID10_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B10;
    sbit  CAN_IF1ARB2_ID11_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B11;
    sbit  CAN_IF1ARB2_ID12_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B12;
    sbit  CAN_IF1ARB2_DIR_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B13;
    sbit  CAN_IF1ARB2_XTD_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B14;
    sbit  CAN_IF1ARB2_MSGVAL_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B15;

sfr unsigned long   volatile CAN1_IF1MCTL         absolute 0x40041038;
    sbit  CAN_IF1MCTL_DLC0_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B0;
    sbit  CAN_IF1MCTL_DLC1_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B1;
    sbit  CAN_IF1MCTL_DLC2_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B2;
    sbit  CAN_IF1MCTL_DLC3_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B3;
    sbit  CAN_IF1MCTL_EOB_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B7;
    sbit  CAN_IF1MCTL_TXRQST_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B8;
    sbit  CAN_IF1MCTL_RMTEN_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B9;
    sbit  CAN_IF1MCTL_RXIE_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B10;
    sbit  CAN_IF1MCTL_TXIE_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B11;
    sbit  CAN_IF1MCTL_UMASK_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B12;
    sbit  CAN_IF1MCTL_INTPND_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B13;
    sbit  CAN_IF1MCTL_MSGLST_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B14;
    sbit  CAN_IF1MCTL_NEWDAT_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B15;

sfr unsigned long   volatile CAN1_IF1DA1          absolute 0x4004103C;
    sbit  CAN_IF1DA1_DATA0_CAN1_IF1DA1_bit at CAN1_IF1DA1.B0;
    sbit  CAN_IF1DA1_DATA1_CAN1_IF1DA1_bit at CAN1_IF1DA1.B1;
    sbit  CAN_IF1DA1_DATA2_CAN1_IF1DA1_bit at CAN1_IF1DA1.B2;
    sbit  CAN_IF1DA1_DATA3_CAN1_IF1DA1_bit at CAN1_IF1DA1.B3;
    sbit  CAN_IF1DA1_DATA4_CAN1_IF1DA1_bit at CAN1_IF1DA1.B4;
    sbit  CAN_IF1DA1_DATA5_CAN1_IF1DA1_bit at CAN1_IF1DA1.B5;
    sbit  CAN_IF1DA1_DATA6_CAN1_IF1DA1_bit at CAN1_IF1DA1.B6;
    sbit  CAN_IF1DA1_DATA7_CAN1_IF1DA1_bit at CAN1_IF1DA1.B7;
    sbit  CAN_IF1DA1_DATA8_CAN1_IF1DA1_bit at CAN1_IF1DA1.B8;
    sbit  CAN_IF1DA1_DATA9_CAN1_IF1DA1_bit at CAN1_IF1DA1.B9;
    sbit  CAN_IF1DA1_DATA10_CAN1_IF1DA1_bit at CAN1_IF1DA1.B10;
    sbit  CAN_IF1DA1_DATA11_CAN1_IF1DA1_bit at CAN1_IF1DA1.B11;
    sbit  CAN_IF1DA1_DATA12_CAN1_IF1DA1_bit at CAN1_IF1DA1.B12;
    sbit  CAN_IF1DA1_DATA13_CAN1_IF1DA1_bit at CAN1_IF1DA1.B13;
    sbit  CAN_IF1DA1_DATA14_CAN1_IF1DA1_bit at CAN1_IF1DA1.B14;
    sbit  CAN_IF1DA1_DATA15_CAN1_IF1DA1_bit at CAN1_IF1DA1.B15;

sfr unsigned long   volatile CAN1_IF1DA2          absolute 0x40041040;
    sbit  CAN_IF1DA2_DATA0_CAN1_IF1DA2_bit at CAN1_IF1DA2.B0;
    sbit  CAN_IF1DA2_DATA1_CAN1_IF1DA2_bit at CAN1_IF1DA2.B1;
    sbit  CAN_IF1DA2_DATA2_CAN1_IF1DA2_bit at CAN1_IF1DA2.B2;
    sbit  CAN_IF1DA2_DATA3_CAN1_IF1DA2_bit at CAN1_IF1DA2.B3;
    sbit  CAN_IF1DA2_DATA4_CAN1_IF1DA2_bit at CAN1_IF1DA2.B4;
    sbit  CAN_IF1DA2_DATA5_CAN1_IF1DA2_bit at CAN1_IF1DA2.B5;
    sbit  CAN_IF1DA2_DATA6_CAN1_IF1DA2_bit at CAN1_IF1DA2.B6;
    sbit  CAN_IF1DA2_DATA7_CAN1_IF1DA2_bit at CAN1_IF1DA2.B7;
    sbit  CAN_IF1DA2_DATA8_CAN1_IF1DA2_bit at CAN1_IF1DA2.B8;
    sbit  CAN_IF1DA2_DATA9_CAN1_IF1DA2_bit at CAN1_IF1DA2.B9;
    sbit  CAN_IF1DA2_DATA10_CAN1_IF1DA2_bit at CAN1_IF1DA2.B10;
    sbit  CAN_IF1DA2_DATA11_CAN1_IF1DA2_bit at CAN1_IF1DA2.B11;
    sbit  CAN_IF1DA2_DATA12_CAN1_IF1DA2_bit at CAN1_IF1DA2.B12;
    sbit  CAN_IF1DA2_DATA13_CAN1_IF1DA2_bit at CAN1_IF1DA2.B13;
    sbit  CAN_IF1DA2_DATA14_CAN1_IF1DA2_bit at CAN1_IF1DA2.B14;
    sbit  CAN_IF1DA2_DATA15_CAN1_IF1DA2_bit at CAN1_IF1DA2.B15;

sfr unsigned long   volatile CAN1_IF1DB1          absolute 0x40041044;
    sbit  CAN_IF1DB1_DATA0_CAN1_IF1DB1_bit at CAN1_IF1DB1.B0;
    sbit  CAN_IF1DB1_DATA1_CAN1_IF1DB1_bit at CAN1_IF1DB1.B1;
    sbit  CAN_IF1DB1_DATA2_CAN1_IF1DB1_bit at CAN1_IF1DB1.B2;
    sbit  CAN_IF1DB1_DATA3_CAN1_IF1DB1_bit at CAN1_IF1DB1.B3;
    sbit  CAN_IF1DB1_DATA4_CAN1_IF1DB1_bit at CAN1_IF1DB1.B4;
    sbit  CAN_IF1DB1_DATA5_CAN1_IF1DB1_bit at CAN1_IF1DB1.B5;
    sbit  CAN_IF1DB1_DATA6_CAN1_IF1DB1_bit at CAN1_IF1DB1.B6;
    sbit  CAN_IF1DB1_DATA7_CAN1_IF1DB1_bit at CAN1_IF1DB1.B7;
    sbit  CAN_IF1DB1_DATA8_CAN1_IF1DB1_bit at CAN1_IF1DB1.B8;
    sbit  CAN_IF1DB1_DATA9_CAN1_IF1DB1_bit at CAN1_IF1DB1.B9;
    sbit  CAN_IF1DB1_DATA10_CAN1_IF1DB1_bit at CAN1_IF1DB1.B10;
    sbit  CAN_IF1DB1_DATA11_CAN1_IF1DB1_bit at CAN1_IF1DB1.B11;
    sbit  CAN_IF1DB1_DATA12_CAN1_IF1DB1_bit at CAN1_IF1DB1.B12;
    sbit  CAN_IF1DB1_DATA13_CAN1_IF1DB1_bit at CAN1_IF1DB1.B13;
    sbit  CAN_IF1DB1_DATA14_CAN1_IF1DB1_bit at CAN1_IF1DB1.B14;
    sbit  CAN_IF1DB1_DATA15_CAN1_IF1DB1_bit at CAN1_IF1DB1.B15;

sfr unsigned long   volatile CAN1_IF1DB2          absolute 0x40041048;
    sbit  CAN_IF1DB2_DATA0_CAN1_IF1DB2_bit at CAN1_IF1DB2.B0;
    sbit  CAN_IF1DB2_DATA1_CAN1_IF1DB2_bit at CAN1_IF1DB2.B1;
    sbit  CAN_IF1DB2_DATA2_CAN1_IF1DB2_bit at CAN1_IF1DB2.B2;
    sbit  CAN_IF1DB2_DATA3_CAN1_IF1DB2_bit at CAN1_IF1DB2.B3;
    sbit  CAN_IF1DB2_DATA4_CAN1_IF1DB2_bit at CAN1_IF1DB2.B4;
    sbit  CAN_IF1DB2_DATA5_CAN1_IF1DB2_bit at CAN1_IF1DB2.B5;
    sbit  CAN_IF1DB2_DATA6_CAN1_IF1DB2_bit at CAN1_IF1DB2.B6;
    sbit  CAN_IF1DB2_DATA7_CAN1_IF1DB2_bit at CAN1_IF1DB2.B7;
    sbit  CAN_IF1DB2_DATA8_CAN1_IF1DB2_bit at CAN1_IF1DB2.B8;
    sbit  CAN_IF1DB2_DATA9_CAN1_IF1DB2_bit at CAN1_IF1DB2.B9;
    sbit  CAN_IF1DB2_DATA10_CAN1_IF1DB2_bit at CAN1_IF1DB2.B10;
    sbit  CAN_IF1DB2_DATA11_CAN1_IF1DB2_bit at CAN1_IF1DB2.B11;
    sbit  CAN_IF1DB2_DATA12_CAN1_IF1DB2_bit at CAN1_IF1DB2.B12;
    sbit  CAN_IF1DB2_DATA13_CAN1_IF1DB2_bit at CAN1_IF1DB2.B13;
    sbit  CAN_IF1DB2_DATA14_CAN1_IF1DB2_bit at CAN1_IF1DB2.B14;
    sbit  CAN_IF1DB2_DATA15_CAN1_IF1DB2_bit at CAN1_IF1DB2.B15;

sfr unsigned long   volatile CAN1_IF2CRQ          absolute 0x40041080;
    sbit  CAN_IF2CRQ_MNUM0_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B0;
    sbit  CAN_IF2CRQ_MNUM1_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B1;
    sbit  CAN_IF2CRQ_MNUM2_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B2;
    sbit  CAN_IF2CRQ_MNUM3_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B3;
    sbit  CAN_IF2CRQ_MNUM4_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B4;
    sbit  CAN_IF2CRQ_MNUM5_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B5;
    sbit  CAN_IF2CRQ_BUSY_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B15;

sfr unsigned long   volatile CAN1_IF2CMSK         absolute 0x40041084;
    sbit  CAN_IF2CMSK_DATAB_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B0;
    sbit  CAN_IF2CMSK_DATAA_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B1;
    sbit  CAN_IF2CMSK_NEWDAT_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B2;
    sbit  CAN_IF2CMSK_CLRINTPND_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B3;
    sbit  CAN_IF2CMSK_CONTROL_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B4;
    sbit  CAN_IF2CMSK_ARB_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B5;
    sbit  CAN_IF2CMSK_MASK_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B6;
    sbit  CAN_IF2CMSK_WRNRD_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B7;

    sbit  CAN_IF2CMSK_TXRQST_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B2;

sfr unsigned long   volatile CAN1_IF2MSK1         absolute 0x40041088;
    sbit  CAN_IF2MSK1_IDMSK0_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B0;
    sbit  CAN_IF2MSK1_IDMSK1_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B1;
    sbit  CAN_IF2MSK1_IDMSK2_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B2;
    sbit  CAN_IF2MSK1_IDMSK3_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B3;
    sbit  CAN_IF2MSK1_IDMSK4_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B4;
    sbit  CAN_IF2MSK1_IDMSK5_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B5;
    sbit  CAN_IF2MSK1_IDMSK6_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B6;
    sbit  CAN_IF2MSK1_IDMSK7_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B7;
    sbit  CAN_IF2MSK1_IDMSK8_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B8;
    sbit  CAN_IF2MSK1_IDMSK9_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B9;
    sbit  CAN_IF2MSK1_IDMSK10_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B10;
    sbit  CAN_IF2MSK1_IDMSK11_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B11;
    sbit  CAN_IF2MSK1_IDMSK12_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B12;
    sbit  CAN_IF2MSK1_IDMSK13_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B13;
    sbit  CAN_IF2MSK1_IDMSK14_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B14;
    sbit  CAN_IF2MSK1_IDMSK15_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B15;

sfr unsigned long   volatile CAN1_IF2MSK2         absolute 0x4004108C;
    sbit  CAN_IF2MSK2_IDMSK0_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B0;
    sbit  CAN_IF2MSK2_IDMSK1_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B1;
    sbit  CAN_IF2MSK2_IDMSK2_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B2;
    sbit  CAN_IF2MSK2_IDMSK3_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B3;
    sbit  CAN_IF2MSK2_IDMSK4_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B4;
    sbit  CAN_IF2MSK2_IDMSK5_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B5;
    sbit  CAN_IF2MSK2_IDMSK6_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B6;
    sbit  CAN_IF2MSK2_IDMSK7_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B7;
    sbit  CAN_IF2MSK2_IDMSK8_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B8;
    sbit  CAN_IF2MSK2_IDMSK9_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B9;
    sbit  CAN_IF2MSK2_IDMSK10_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B10;
    sbit  CAN_IF2MSK2_IDMSK11_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B11;
    sbit  CAN_IF2MSK2_IDMSK12_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B12;
    sbit  CAN_IF2MSK2_MDIR_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B14;
    sbit  CAN_IF2MSK2_MXTD_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B15;

sfr unsigned long   volatile CAN1_IF2ARB1         absolute 0x40041090;
    sbit  CAN_IF2ARB1_ID0_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B0;
    sbit  CAN_IF2ARB1_ID1_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B1;
    sbit  CAN_IF2ARB1_ID2_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B2;
    sbit  CAN_IF2ARB1_ID3_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B3;
    sbit  CAN_IF2ARB1_ID4_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B4;
    sbit  CAN_IF2ARB1_ID5_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B5;
    sbit  CAN_IF2ARB1_ID6_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B6;
    sbit  CAN_IF2ARB1_ID7_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B7;
    sbit  CAN_IF2ARB1_ID8_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B8;
    sbit  CAN_IF2ARB1_ID9_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B9;
    sbit  CAN_IF2ARB1_ID10_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B10;
    sbit  CAN_IF2ARB1_ID11_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B11;
    sbit  CAN_IF2ARB1_ID12_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B12;
    sbit  CAN_IF2ARB1_ID13_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B13;
    sbit  CAN_IF2ARB1_ID14_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B14;
    sbit  CAN_IF2ARB1_ID15_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B15;

sfr unsigned long   volatile CAN1_IF2ARB2         absolute 0x40041094;
    sbit  CAN_IF2ARB2_ID0_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B0;
    sbit  CAN_IF2ARB2_ID1_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B1;
    sbit  CAN_IF2ARB2_ID2_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B2;
    sbit  CAN_IF2ARB2_ID3_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B3;
    sbit  CAN_IF2ARB2_ID4_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B4;
    sbit  CAN_IF2ARB2_ID5_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B5;
    sbit  CAN_IF2ARB2_ID6_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B6;
    sbit  CAN_IF2ARB2_ID7_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B7;
    sbit  CAN_IF2ARB2_ID8_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B8;
    sbit  CAN_IF2ARB2_ID9_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B9;
    sbit  CAN_IF2ARB2_ID10_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B10;
    sbit  CAN_IF2ARB2_ID11_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B11;
    sbit  CAN_IF2ARB2_ID12_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B12;
    sbit  CAN_IF2ARB2_DIR_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B13;
    sbit  CAN_IF2ARB2_XTD_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B14;
    sbit  CAN_IF2ARB2_MSGVAL_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B15;

sfr unsigned long   volatile CAN1_IF2MCTL         absolute 0x40041098;
    sbit  CAN_IF2MCTL_DLC0_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B0;
    sbit  CAN_IF2MCTL_DLC1_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B1;
    sbit  CAN_IF2MCTL_DLC2_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B2;
    sbit  CAN_IF2MCTL_DLC3_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B3;
    sbit  CAN_IF2MCTL_EOB_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B7;
    sbit  CAN_IF2MCTL_TXRQST_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B8;
    sbit  CAN_IF2MCTL_RMTEN_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B9;
    sbit  CAN_IF2MCTL_RXIE_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B10;
    sbit  CAN_IF2MCTL_TXIE_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B11;
    sbit  CAN_IF2MCTL_UMASK_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B12;
    sbit  CAN_IF2MCTL_INTPND_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B13;
    sbit  CAN_IF2MCTL_MSGLST_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B14;
    sbit  CAN_IF2MCTL_NEWDAT_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B15;

sfr unsigned long   volatile CAN1_IF2DA1          absolute 0x4004109C;
    sbit  CAN_IF2DA1_DATA0_CAN1_IF2DA1_bit at CAN1_IF2DA1.B0;
    sbit  CAN_IF2DA1_DATA1_CAN1_IF2DA1_bit at CAN1_IF2DA1.B1;
    sbit  CAN_IF2DA1_DATA2_CAN1_IF2DA1_bit at CAN1_IF2DA1.B2;
    sbit  CAN_IF2DA1_DATA3_CAN1_IF2DA1_bit at CAN1_IF2DA1.B3;
    sbit  CAN_IF2DA1_DATA4_CAN1_IF2DA1_bit at CAN1_IF2DA1.B4;
    sbit  CAN_IF2DA1_DATA5_CAN1_IF2DA1_bit at CAN1_IF2DA1.B5;
    sbit  CAN_IF2DA1_DATA6_CAN1_IF2DA1_bit at CAN1_IF2DA1.B6;
    sbit  CAN_IF2DA1_DATA7_CAN1_IF2DA1_bit at CAN1_IF2DA1.B7;
    sbit  CAN_IF2DA1_DATA8_CAN1_IF2DA1_bit at CAN1_IF2DA1.B8;
    sbit  CAN_IF2DA1_DATA9_CAN1_IF2DA1_bit at CAN1_IF2DA1.B9;
    sbit  CAN_IF2DA1_DATA10_CAN1_IF2DA1_bit at CAN1_IF2DA1.B10;
    sbit  CAN_IF2DA1_DATA11_CAN1_IF2DA1_bit at CAN1_IF2DA1.B11;
    sbit  CAN_IF2DA1_DATA12_CAN1_IF2DA1_bit at CAN1_IF2DA1.B12;
    sbit  CAN_IF2DA1_DATA13_CAN1_IF2DA1_bit at CAN1_IF2DA1.B13;
    sbit  CAN_IF2DA1_DATA14_CAN1_IF2DA1_bit at CAN1_IF2DA1.B14;
    sbit  CAN_IF2DA1_DATA15_CAN1_IF2DA1_bit at CAN1_IF2DA1.B15;

sfr unsigned long   volatile CAN1_IF2DA2          absolute 0x400410A0;
    sbit  CAN_IF2DA2_DATA0_CAN1_IF2DA2_bit at CAN1_IF2DA2.B0;
    sbit  CAN_IF2DA2_DATA1_CAN1_IF2DA2_bit at CAN1_IF2DA2.B1;
    sbit  CAN_IF2DA2_DATA2_CAN1_IF2DA2_bit at CAN1_IF2DA2.B2;
    sbit  CAN_IF2DA2_DATA3_CAN1_IF2DA2_bit at CAN1_IF2DA2.B3;
    sbit  CAN_IF2DA2_DATA4_CAN1_IF2DA2_bit at CAN1_IF2DA2.B4;
    sbit  CAN_IF2DA2_DATA5_CAN1_IF2DA2_bit at CAN1_IF2DA2.B5;
    sbit  CAN_IF2DA2_DATA6_CAN1_IF2DA2_bit at CAN1_IF2DA2.B6;
    sbit  CAN_IF2DA2_DATA7_CAN1_IF2DA2_bit at CAN1_IF2DA2.B7;
    sbit  CAN_IF2DA2_DATA8_CAN1_IF2DA2_bit at CAN1_IF2DA2.B8;
    sbit  CAN_IF2DA2_DATA9_CAN1_IF2DA2_bit at CAN1_IF2DA2.B9;
    sbit  CAN_IF2DA2_DATA10_CAN1_IF2DA2_bit at CAN1_IF2DA2.B10;
    sbit  CAN_IF2DA2_DATA11_CAN1_IF2DA2_bit at CAN1_IF2DA2.B11;
    sbit  CAN_IF2DA2_DATA12_CAN1_IF2DA2_bit at CAN1_IF2DA2.B12;
    sbit  CAN_IF2DA2_DATA13_CAN1_IF2DA2_bit at CAN1_IF2DA2.B13;
    sbit  CAN_IF2DA2_DATA14_CAN1_IF2DA2_bit at CAN1_IF2DA2.B14;
    sbit  CAN_IF2DA2_DATA15_CAN1_IF2DA2_bit at CAN1_IF2DA2.B15;

sfr unsigned long   volatile CAN1_IF2DB1          absolute 0x400410A4;
    sbit  CAN_IF2DB1_DATA0_CAN1_IF2DB1_bit at CAN1_IF2DB1.B0;
    sbit  CAN_IF2DB1_DATA1_CAN1_IF2DB1_bit at CAN1_IF2DB1.B1;
    sbit  CAN_IF2DB1_DATA2_CAN1_IF2DB1_bit at CAN1_IF2DB1.B2;
    sbit  CAN_IF2DB1_DATA3_CAN1_IF2DB1_bit at CAN1_IF2DB1.B3;
    sbit  CAN_IF2DB1_DATA4_CAN1_IF2DB1_bit at CAN1_IF2DB1.B4;
    sbit  CAN_IF2DB1_DATA5_CAN1_IF2DB1_bit at CAN1_IF2DB1.B5;
    sbit  CAN_IF2DB1_DATA6_CAN1_IF2DB1_bit at CAN1_IF2DB1.B6;
    sbit  CAN_IF2DB1_DATA7_CAN1_IF2DB1_bit at CAN1_IF2DB1.B7;
    sbit  CAN_IF2DB1_DATA8_CAN1_IF2DB1_bit at CAN1_IF2DB1.B8;
    sbit  CAN_IF2DB1_DATA9_CAN1_IF2DB1_bit at CAN1_IF2DB1.B9;
    sbit  CAN_IF2DB1_DATA10_CAN1_IF2DB1_bit at CAN1_IF2DB1.B10;
    sbit  CAN_IF2DB1_DATA11_CAN1_IF2DB1_bit at CAN1_IF2DB1.B11;
    sbit  CAN_IF2DB1_DATA12_CAN1_IF2DB1_bit at CAN1_IF2DB1.B12;
    sbit  CAN_IF2DB1_DATA13_CAN1_IF2DB1_bit at CAN1_IF2DB1.B13;
    sbit  CAN_IF2DB1_DATA14_CAN1_IF2DB1_bit at CAN1_IF2DB1.B14;
    sbit  CAN_IF2DB1_DATA15_CAN1_IF2DB1_bit at CAN1_IF2DB1.B15;

sfr unsigned long   volatile CAN1_IF2DB2          absolute 0x400410A8;
    sbit  CAN_IF2DB2_DATA0_CAN1_IF2DB2_bit at CAN1_IF2DB2.B0;
    sbit  CAN_IF2DB2_DATA1_CAN1_IF2DB2_bit at CAN1_IF2DB2.B1;
    sbit  CAN_IF2DB2_DATA2_CAN1_IF2DB2_bit at CAN1_IF2DB2.B2;
    sbit  CAN_IF2DB2_DATA3_CAN1_IF2DB2_bit at CAN1_IF2DB2.B3;
    sbit  CAN_IF2DB2_DATA4_CAN1_IF2DB2_bit at CAN1_IF2DB2.B4;
    sbit  CAN_IF2DB2_DATA5_CAN1_IF2DB2_bit at CAN1_IF2DB2.B5;
    sbit  CAN_IF2DB2_DATA6_CAN1_IF2DB2_bit at CAN1_IF2DB2.B6;
    sbit  CAN_IF2DB2_DATA7_CAN1_IF2DB2_bit at CAN1_IF2DB2.B7;
    sbit  CAN_IF2DB2_DATA8_CAN1_IF2DB2_bit at CAN1_IF2DB2.B8;
    sbit  CAN_IF2DB2_DATA9_CAN1_IF2DB2_bit at CAN1_IF2DB2.B9;
    sbit  CAN_IF2DB2_DATA10_CAN1_IF2DB2_bit at CAN1_IF2DB2.B10;
    sbit  CAN_IF2DB2_DATA11_CAN1_IF2DB2_bit at CAN1_IF2DB2.B11;
    sbit  CAN_IF2DB2_DATA12_CAN1_IF2DB2_bit at CAN1_IF2DB2.B12;
    sbit  CAN_IF2DB2_DATA13_CAN1_IF2DB2_bit at CAN1_IF2DB2.B13;
    sbit  CAN_IF2DB2_DATA14_CAN1_IF2DB2_bit at CAN1_IF2DB2.B14;
    sbit  CAN_IF2DB2_DATA15_CAN1_IF2DB2_bit at CAN1_IF2DB2.B15;

sfr unsigned long   volatile CAN1_TXRQ1           absolute 0x40041100;
    sbit  CAN_TXRQ1_TXRQST0_CAN1_TXRQ1_bit at CAN1_TXRQ1.B0;
    sbit  CAN_TXRQ1_TXRQST1_CAN1_TXRQ1_bit at CAN1_TXRQ1.B1;
    sbit  CAN_TXRQ1_TXRQST2_CAN1_TXRQ1_bit at CAN1_TXRQ1.B2;
    sbit  CAN_TXRQ1_TXRQST3_CAN1_TXRQ1_bit at CAN1_TXRQ1.B3;
    sbit  CAN_TXRQ1_TXRQST4_CAN1_TXRQ1_bit at CAN1_TXRQ1.B4;
    sbit  CAN_TXRQ1_TXRQST5_CAN1_TXRQ1_bit at CAN1_TXRQ1.B5;
    sbit  CAN_TXRQ1_TXRQST6_CAN1_TXRQ1_bit at CAN1_TXRQ1.B6;
    sbit  CAN_TXRQ1_TXRQST7_CAN1_TXRQ1_bit at CAN1_TXRQ1.B7;
    sbit  CAN_TXRQ1_TXRQST8_CAN1_TXRQ1_bit at CAN1_TXRQ1.B8;
    sbit  CAN_TXRQ1_TXRQST9_CAN1_TXRQ1_bit at CAN1_TXRQ1.B9;
    sbit  CAN_TXRQ1_TXRQST10_CAN1_TXRQ1_bit at CAN1_TXRQ1.B10;
    sbit  CAN_TXRQ1_TXRQST11_CAN1_TXRQ1_bit at CAN1_TXRQ1.B11;
    sbit  CAN_TXRQ1_TXRQST12_CAN1_TXRQ1_bit at CAN1_TXRQ1.B12;
    sbit  CAN_TXRQ1_TXRQST13_CAN1_TXRQ1_bit at CAN1_TXRQ1.B13;
    sbit  CAN_TXRQ1_TXRQST14_CAN1_TXRQ1_bit at CAN1_TXRQ1.B14;
    sbit  CAN_TXRQ1_TXRQST15_CAN1_TXRQ1_bit at CAN1_TXRQ1.B15;

sfr unsigned long   volatile CAN1_TXRQ2           absolute 0x40041104;
    sbit  CAN_TXRQ2_TXRQST0_CAN1_TXRQ2_bit at CAN1_TXRQ2.B0;
    sbit  CAN_TXRQ2_TXRQST1_CAN1_TXRQ2_bit at CAN1_TXRQ2.B1;
    sbit  CAN_TXRQ2_TXRQST2_CAN1_TXRQ2_bit at CAN1_TXRQ2.B2;
    sbit  CAN_TXRQ2_TXRQST3_CAN1_TXRQ2_bit at CAN1_TXRQ2.B3;
    sbit  CAN_TXRQ2_TXRQST4_CAN1_TXRQ2_bit at CAN1_TXRQ2.B4;
    sbit  CAN_TXRQ2_TXRQST5_CAN1_TXRQ2_bit at CAN1_TXRQ2.B5;
    sbit  CAN_TXRQ2_TXRQST6_CAN1_TXRQ2_bit at CAN1_TXRQ2.B6;
    sbit  CAN_TXRQ2_TXRQST7_CAN1_TXRQ2_bit at CAN1_TXRQ2.B7;
    sbit  CAN_TXRQ2_TXRQST8_CAN1_TXRQ2_bit at CAN1_TXRQ2.B8;
    sbit  CAN_TXRQ2_TXRQST9_CAN1_TXRQ2_bit at CAN1_TXRQ2.B9;
    sbit  CAN_TXRQ2_TXRQST10_CAN1_TXRQ2_bit at CAN1_TXRQ2.B10;
    sbit  CAN_TXRQ2_TXRQST11_CAN1_TXRQ2_bit at CAN1_TXRQ2.B11;
    sbit  CAN_TXRQ2_TXRQST12_CAN1_TXRQ2_bit at CAN1_TXRQ2.B12;
    sbit  CAN_TXRQ2_TXRQST13_CAN1_TXRQ2_bit at CAN1_TXRQ2.B13;
    sbit  CAN_TXRQ2_TXRQST14_CAN1_TXRQ2_bit at CAN1_TXRQ2.B14;
    sbit  CAN_TXRQ2_TXRQST15_CAN1_TXRQ2_bit at CAN1_TXRQ2.B15;

sfr unsigned long   volatile CAN1_NWDA1           absolute 0x40041120;
    sbit  CAN_NWDA1_NEWDAT0_CAN1_NWDA1_bit at CAN1_NWDA1.B0;
    sbit  CAN_NWDA1_NEWDAT1_CAN1_NWDA1_bit at CAN1_NWDA1.B1;
    sbit  CAN_NWDA1_NEWDAT2_CAN1_NWDA1_bit at CAN1_NWDA1.B2;
    sbit  CAN_NWDA1_NEWDAT3_CAN1_NWDA1_bit at CAN1_NWDA1.B3;
    sbit  CAN_NWDA1_NEWDAT4_CAN1_NWDA1_bit at CAN1_NWDA1.B4;
    sbit  CAN_NWDA1_NEWDAT5_CAN1_NWDA1_bit at CAN1_NWDA1.B5;
    sbit  CAN_NWDA1_NEWDAT6_CAN1_NWDA1_bit at CAN1_NWDA1.B6;
    sbit  CAN_NWDA1_NEWDAT7_CAN1_NWDA1_bit at CAN1_NWDA1.B7;
    sbit  CAN_NWDA1_NEWDAT8_CAN1_NWDA1_bit at CAN1_NWDA1.B8;
    sbit  CAN_NWDA1_NEWDAT9_CAN1_NWDA1_bit at CAN1_NWDA1.B9;
    sbit  CAN_NWDA1_NEWDAT10_CAN1_NWDA1_bit at CAN1_NWDA1.B10;
    sbit  CAN_NWDA1_NEWDAT11_CAN1_NWDA1_bit at CAN1_NWDA1.B11;
    sbit  CAN_NWDA1_NEWDAT12_CAN1_NWDA1_bit at CAN1_NWDA1.B12;
    sbit  CAN_NWDA1_NEWDAT13_CAN1_NWDA1_bit at CAN1_NWDA1.B13;
    sbit  CAN_NWDA1_NEWDAT14_CAN1_NWDA1_bit at CAN1_NWDA1.B14;
    sbit  CAN_NWDA1_NEWDAT15_CAN1_NWDA1_bit at CAN1_NWDA1.B15;

sfr unsigned long   volatile CAN1_NWDA2           absolute 0x40041124;
    sbit  CAN_NWDA2_NEWDAT0_CAN1_NWDA2_bit at CAN1_NWDA2.B0;
    sbit  CAN_NWDA2_NEWDAT1_CAN1_NWDA2_bit at CAN1_NWDA2.B1;
    sbit  CAN_NWDA2_NEWDAT2_CAN1_NWDA2_bit at CAN1_NWDA2.B2;
    sbit  CAN_NWDA2_NEWDAT3_CAN1_NWDA2_bit at CAN1_NWDA2.B3;
    sbit  CAN_NWDA2_NEWDAT4_CAN1_NWDA2_bit at CAN1_NWDA2.B4;
    sbit  CAN_NWDA2_NEWDAT5_CAN1_NWDA2_bit at CAN1_NWDA2.B5;
    sbit  CAN_NWDA2_NEWDAT6_CAN1_NWDA2_bit at CAN1_NWDA2.B6;
    sbit  CAN_NWDA2_NEWDAT7_CAN1_NWDA2_bit at CAN1_NWDA2.B7;
    sbit  CAN_NWDA2_NEWDAT8_CAN1_NWDA2_bit at CAN1_NWDA2.B8;
    sbit  CAN_NWDA2_NEWDAT9_CAN1_NWDA2_bit at CAN1_NWDA2.B9;
    sbit  CAN_NWDA2_NEWDAT10_CAN1_NWDA2_bit at CAN1_NWDA2.B10;
    sbit  CAN_NWDA2_NEWDAT11_CAN1_NWDA2_bit at CAN1_NWDA2.B11;
    sbit  CAN_NWDA2_NEWDAT12_CAN1_NWDA2_bit at CAN1_NWDA2.B12;
    sbit  CAN_NWDA2_NEWDAT13_CAN1_NWDA2_bit at CAN1_NWDA2.B13;
    sbit  CAN_NWDA2_NEWDAT14_CAN1_NWDA2_bit at CAN1_NWDA2.B14;
    sbit  CAN_NWDA2_NEWDAT15_CAN1_NWDA2_bit at CAN1_NWDA2.B15;

sfr unsigned long   volatile CAN1_MSG1INT         absolute 0x40041140;
    sbit  CAN_MSG1INT_INTPND0_CAN1_MSG1INT_bit at CAN1_MSG1INT.B0;
    sbit  CAN_MSG1INT_INTPND1_CAN1_MSG1INT_bit at CAN1_MSG1INT.B1;
    sbit  CAN_MSG1INT_INTPND2_CAN1_MSG1INT_bit at CAN1_MSG1INT.B2;
    sbit  CAN_MSG1INT_INTPND3_CAN1_MSG1INT_bit at CAN1_MSG1INT.B3;
    sbit  CAN_MSG1INT_INTPND4_CAN1_MSG1INT_bit at CAN1_MSG1INT.B4;
    sbit  CAN_MSG1INT_INTPND5_CAN1_MSG1INT_bit at CAN1_MSG1INT.B5;
    sbit  CAN_MSG1INT_INTPND6_CAN1_MSG1INT_bit at CAN1_MSG1INT.B6;
    sbit  CAN_MSG1INT_INTPND7_CAN1_MSG1INT_bit at CAN1_MSG1INT.B7;
    sbit  CAN_MSG1INT_INTPND8_CAN1_MSG1INT_bit at CAN1_MSG1INT.B8;
    sbit  CAN_MSG1INT_INTPND9_CAN1_MSG1INT_bit at CAN1_MSG1INT.B9;
    sbit  CAN_MSG1INT_INTPND10_CAN1_MSG1INT_bit at CAN1_MSG1INT.B10;
    sbit  CAN_MSG1INT_INTPND11_CAN1_MSG1INT_bit at CAN1_MSG1INT.B11;
    sbit  CAN_MSG1INT_INTPND12_CAN1_MSG1INT_bit at CAN1_MSG1INT.B12;
    sbit  CAN_MSG1INT_INTPND13_CAN1_MSG1INT_bit at CAN1_MSG1INT.B13;
    sbit  CAN_MSG1INT_INTPND14_CAN1_MSG1INT_bit at CAN1_MSG1INT.B14;
    sbit  CAN_MSG1INT_INTPND15_CAN1_MSG1INT_bit at CAN1_MSG1INT.B15;

sfr unsigned long   volatile CAN1_MSG2INT         absolute 0x40041144;
    sbit  CAN_MSG2INT_INTPND0_CAN1_MSG2INT_bit at CAN1_MSG2INT.B0;
    sbit  CAN_MSG2INT_INTPND1_CAN1_MSG2INT_bit at CAN1_MSG2INT.B1;
    sbit  CAN_MSG2INT_INTPND2_CAN1_MSG2INT_bit at CAN1_MSG2INT.B2;
    sbit  CAN_MSG2INT_INTPND3_CAN1_MSG2INT_bit at CAN1_MSG2INT.B3;
    sbit  CAN_MSG2INT_INTPND4_CAN1_MSG2INT_bit at CAN1_MSG2INT.B4;
    sbit  CAN_MSG2INT_INTPND5_CAN1_MSG2INT_bit at CAN1_MSG2INT.B5;
    sbit  CAN_MSG2INT_INTPND6_CAN1_MSG2INT_bit at CAN1_MSG2INT.B6;
    sbit  CAN_MSG2INT_INTPND7_CAN1_MSG2INT_bit at CAN1_MSG2INT.B7;
    sbit  CAN_MSG2INT_INTPND8_CAN1_MSG2INT_bit at CAN1_MSG2INT.B8;
    sbit  CAN_MSG2INT_INTPND9_CAN1_MSG2INT_bit at CAN1_MSG2INT.B9;
    sbit  CAN_MSG2INT_INTPND10_CAN1_MSG2INT_bit at CAN1_MSG2INT.B10;
    sbit  CAN_MSG2INT_INTPND11_CAN1_MSG2INT_bit at CAN1_MSG2INT.B11;
    sbit  CAN_MSG2INT_INTPND12_CAN1_MSG2INT_bit at CAN1_MSG2INT.B12;
    sbit  CAN_MSG2INT_INTPND13_CAN1_MSG2INT_bit at CAN1_MSG2INT.B13;
    sbit  CAN_MSG2INT_INTPND14_CAN1_MSG2INT_bit at CAN1_MSG2INT.B14;
    sbit  CAN_MSG2INT_INTPND15_CAN1_MSG2INT_bit at CAN1_MSG2INT.B15;

sfr unsigned long   volatile CAN1_MSG1VAL         absolute 0x40041160;
    sbit  CAN_MSG1VAL_MSGVAL0_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B0;
    sbit  CAN_MSG1VAL_MSGVAL1_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B1;
    sbit  CAN_MSG1VAL_MSGVAL2_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B2;
    sbit  CAN_MSG1VAL_MSGVAL3_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B3;
    sbit  CAN_MSG1VAL_MSGVAL4_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B4;
    sbit  CAN_MSG1VAL_MSGVAL5_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B5;
    sbit  CAN_MSG1VAL_MSGVAL6_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B6;
    sbit  CAN_MSG1VAL_MSGVAL7_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B7;
    sbit  CAN_MSG1VAL_MSGVAL8_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B8;
    sbit  CAN_MSG1VAL_MSGVAL9_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B9;
    sbit  CAN_MSG1VAL_MSGVAL10_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B10;
    sbit  CAN_MSG1VAL_MSGVAL11_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B11;
    sbit  CAN_MSG1VAL_MSGVAL12_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B12;
    sbit  CAN_MSG1VAL_MSGVAL13_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B13;
    sbit  CAN_MSG1VAL_MSGVAL14_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B14;
    sbit  CAN_MSG1VAL_MSGVAL15_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B15;

sfr unsigned long   volatile CAN1_MSG2VAL         absolute 0x40041164;
    sbit  CAN_MSG2VAL_MSGVAL0_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B0;
    sbit  CAN_MSG2VAL_MSGVAL1_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B1;
    sbit  CAN_MSG2VAL_MSGVAL2_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B2;
    sbit  CAN_MSG2VAL_MSGVAL3_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B3;
    sbit  CAN_MSG2VAL_MSGVAL4_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B4;
    sbit  CAN_MSG2VAL_MSGVAL5_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B5;
    sbit  CAN_MSG2VAL_MSGVAL6_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B6;
    sbit  CAN_MSG2VAL_MSGVAL7_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B7;
    sbit  CAN_MSG2VAL_MSGVAL8_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B8;
    sbit  CAN_MSG2VAL_MSGVAL9_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B9;
    sbit  CAN_MSG2VAL_MSGVAL10_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B10;
    sbit  CAN_MSG2VAL_MSGVAL11_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B11;
    sbit  CAN_MSG2VAL_MSGVAL12_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B12;
    sbit  CAN_MSG2VAL_MSGVAL13_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B13;
    sbit  CAN_MSG2VAL_MSGVAL14_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B14;
    sbit  CAN_MSG2VAL_MSGVAL15_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B15;

sfr unsigned short   volatile USB0_FADDR           absolute 0x40050000;
    const register unsigned short int USB_FADDR0 = 0;
    sbit  USB_FADDR0_bit at USB0_FADDR.B0;
    const register unsigned short int USB_FADDR1 = 1;
    sbit  USB_FADDR1_bit at USB0_FADDR.B1;
    const register unsigned short int USB_FADDR2 = 2;
    sbit  USB_FADDR2_bit at USB0_FADDR.B2;
    const register unsigned short int USB_FADDR3 = 3;
    sbit  USB_FADDR3_bit at USB0_FADDR.B3;
    const register unsigned short int USB_FADDR4 = 4;
    sbit  USB_FADDR4_bit at USB0_FADDR.B4;
    const register unsigned short int USB_FADDR5 = 5;
    sbit  USB_FADDR5_bit at USB0_FADDR.B5;
    const register unsigned short int USB_FADDR6 = 6;
    sbit  USB_FADDR6_bit at USB0_FADDR.B6;

sfr unsigned short   volatile USB0_POWER           absolute 0x40050001;
    const register unsigned short int USB_POWER_PWRDNPHY = 0;
    sbit  USB_POWER_PWRDNPHY_bit at USB0_POWER.B0;
    const register unsigned short int USB_POWER_SUSPEND = 1;
    sbit  USB_POWER_SUSPEND_bit at USB0_POWER.B1;
    const register unsigned short int USB_POWER_RESUME = 2;
    sbit  USB_POWER_RESUME_bit at USB0_POWER.B2;
    const register unsigned short int USB_POWER_RESET = 3;
    sbit  USB_POWER_RESET_bit at USB0_POWER.B3;
    const register unsigned short int USB_POWER_HSMODE = 4;
    sbit  USB_POWER_HSMODE_bit at USB0_POWER.B4;
    const register unsigned short int USB_POWER_HSENAB = 5;
    sbit  USB_POWER_HSENAB_bit at USB0_POWER.B5;
    const register unsigned short int USB_POWER_SOFTCONN = 6;
    sbit  USB_POWER_SOFTCONN_bit at USB0_POWER.B6;
    const register unsigned short int USB_POWER_ISOUP = 7;
    sbit  USB_POWER_ISOUP_bit at USB0_POWER.B7;

sfr unsigned int   volatile USB0_TXIS            absolute 0x40050002;
    const register unsigned short int USB_TXIS_EP0 = 0;
    sbit  USB_TXIS_EP0_bit at USB0_TXIS.B0;
    const register unsigned short int USB_TXIS_EP1 = 1;
    sbit  USB_TXIS_EP1_bit at USB0_TXIS.B1;
    const register unsigned short int USB_TXIS_EP2 = 2;
    sbit  USB_TXIS_EP2_bit at USB0_TXIS.B2;
    const register unsigned short int USB_TXIS_EP3 = 3;
    sbit  USB_TXIS_EP3_bit at USB0_TXIS.B3;
    const register unsigned short int USB_TXIS_EP4 = 4;
    sbit  USB_TXIS_EP4_bit at USB0_TXIS.B4;
    const register unsigned short int USB_TXIS_EP5 = 5;
    sbit  USB_TXIS_EP5_bit at USB0_TXIS.B5;
    const register unsigned short int USB_TXIS_EP6 = 6;
    sbit  USB_TXIS_EP6_bit at USB0_TXIS.B6;
    const register unsigned short int USB_TXIS_EP7 = 7;
    sbit  USB_TXIS_EP7_bit at USB0_TXIS.B7;

sfr unsigned int   volatile USB0_RXIS            absolute 0x40050004;
    const register unsigned short int USB_RXIS_EP1 = 1;
    sbit  USB_RXIS_EP1_bit at USB0_RXIS.B1;
    const register unsigned short int USB_RXIS_EP2 = 2;
    sbit  USB_RXIS_EP2_bit at USB0_RXIS.B2;
    const register unsigned short int USB_RXIS_EP3 = 3;
    sbit  USB_RXIS_EP3_bit at USB0_RXIS.B3;
    const register unsigned short int USB_RXIS_EP4 = 4;
    sbit  USB_RXIS_EP4_bit at USB0_RXIS.B4;
    const register unsigned short int USB_RXIS_EP5 = 5;
    sbit  USB_RXIS_EP5_bit at USB0_RXIS.B5;
    const register unsigned short int USB_RXIS_EP6 = 6;
    sbit  USB_RXIS_EP6_bit at USB0_RXIS.B6;
    const register unsigned short int USB_RXIS_EP7 = 7;
    sbit  USB_RXIS_EP7_bit at USB0_RXIS.B7;

sfr unsigned int   volatile USB0_TXIE            absolute 0x40050006;
    const register unsigned short int USB_TXIE_EP0 = 0;
    sbit  USB_TXIE_EP0_bit at USB0_TXIE.B0;
    const register unsigned short int USB_TXIE_EP1 = 1;
    sbit  USB_TXIE_EP1_bit at USB0_TXIE.B1;
    const register unsigned short int USB_TXIE_EP2 = 2;
    sbit  USB_TXIE_EP2_bit at USB0_TXIE.B2;
    const register unsigned short int USB_TXIE_EP3 = 3;
    sbit  USB_TXIE_EP3_bit at USB0_TXIE.B3;
    const register unsigned short int USB_TXIE_EP4 = 4;
    sbit  USB_TXIE_EP4_bit at USB0_TXIE.B4;
    const register unsigned short int USB_TXIE_EP5 = 5;
    sbit  USB_TXIE_EP5_bit at USB0_TXIE.B5;
    const register unsigned short int USB_TXIE_EP6 = 6;
    sbit  USB_TXIE_EP6_bit at USB0_TXIE.B6;
    const register unsigned short int USB_TXIE_EP7 = 7;
    sbit  USB_TXIE_EP7_bit at USB0_TXIE.B7;

sfr unsigned int   volatile USB0_RXIE            absolute 0x40050008;
    const register unsigned short int USB_RXIE_EP1 = 1;
    sbit  USB_RXIE_EP1_bit at USB0_RXIE.B1;
    const register unsigned short int USB_RXIE_EP2 = 2;
    sbit  USB_RXIE_EP2_bit at USB0_RXIE.B2;
    const register unsigned short int USB_RXIE_EP3 = 3;
    sbit  USB_RXIE_EP3_bit at USB0_RXIE.B3;
    const register unsigned short int USB_RXIE_EP4 = 4;
    sbit  USB_RXIE_EP4_bit at USB0_RXIE.B4;
    const register unsigned short int USB_RXIE_EP5 = 5;
    sbit  USB_RXIE_EP5_bit at USB0_RXIE.B5;
    const register unsigned short int USB_RXIE_EP6 = 6;
    sbit  USB_RXIE_EP6_bit at USB0_RXIE.B6;
    const register unsigned short int USB_RXIE_EP7 = 7;
    sbit  USB_RXIE_EP7_bit at USB0_RXIE.B7;

sfr unsigned short   volatile USB0_IS              absolute 0x4005000A;
    const register unsigned short int USB_IS_SUSPEND = 0;
    sbit  USB_IS_SUSPEND_bit at USB0_IS.B0;
    const register unsigned short int USB_IS_RESUME = 1;
    sbit  USB_IS_RESUME_bit at USB0_IS.B1;
    const register unsigned short int USB_IS_BABBLE = 2;
    sbit  USB_IS_BABBLE_bit at USB0_IS.B2;
    const register unsigned short int USB_IS_SOF = 3;
    sbit  USB_IS_SOF_bit at USB0_IS.B3;
    const register unsigned short int USB_IS_CONN = 4;
    sbit  USB_IS_CONN_bit at USB0_IS.B4;
    const register unsigned short int USB_IS_DISCON = 5;
    sbit  USB_IS_DISCON_bit at USB0_IS.B5;
    const register unsigned short int USB_IS_SESREQ = 6;
    sbit  USB_IS_SESREQ_bit at USB0_IS.B6;
    const register unsigned short int USB_IS_VBUSERR = 7;
    sbit  USB_IS_VBUSERR_bit at USB0_IS.B7;

    const register unsigned short int USB_IS_RESET = 2;
    sbit  USB_IS_RESET_bit at USB0_IS.B2;

sfr unsigned short   volatile USB0_IE              absolute 0x4005000B;
    const register unsigned short int USB_IE_SUSPND = 0;
    sbit  USB_IE_SUSPND_bit at USB0_IE.B0;
    const register unsigned short int USB_IE_RESUME = 1;
    sbit  USB_IE_RESUME_bit at USB0_IE.B1;
    const register unsigned short int USB_IE_BABBLE = 2;
    sbit  USB_IE_BABBLE_bit at USB0_IE.B2;
    const register unsigned short int USB_IE_SOF = 3;
    sbit  USB_IE_SOF_bit at USB0_IE.B3;
    const register unsigned short int USB_IE_CONN = 4;
    sbit  USB_IE_CONN_bit at USB0_IE.B4;
    const register unsigned short int USB_IE_DISCON = 5;
    sbit  USB_IE_DISCON_bit at USB0_IE.B5;
    const register unsigned short int USB_IE_SESREQ = 6;
    sbit  USB_IE_SESREQ_bit at USB0_IE.B6;
    const register unsigned short int USB_IE_VBUSERR = 7;
    sbit  USB_IE_VBUSERR_bit at USB0_IE.B7;

    const register unsigned short int USB_IE_RESET = 2;
    sbit  USB_IE_RESET_bit at USB0_IE.B2;

sfr unsigned int   volatile USB0_FRAME           absolute 0x4005000C;
    const register unsigned short int USB_FRAME0 = 0;
    sbit  USB_FRAME0_bit at USB0_FRAME.B0;
    const register unsigned short int USB_FRAME1 = 1;
    sbit  USB_FRAME1_bit at USB0_FRAME.B1;
    const register unsigned short int USB_FRAME2 = 2;
    sbit  USB_FRAME2_bit at USB0_FRAME.B2;
    const register unsigned short int USB_FRAME3 = 3;
    sbit  USB_FRAME3_bit at USB0_FRAME.B3;
    const register unsigned short int USB_FRAME4 = 4;
    sbit  USB_FRAME4_bit at USB0_FRAME.B4;
    const register unsigned short int USB_FRAME5 = 5;
    sbit  USB_FRAME5_bit at USB0_FRAME.B5;
    const register unsigned short int USB_FRAME6 = 6;
    sbit  USB_FRAME6_bit at USB0_FRAME.B6;
    const register unsigned short int USB_FRAME7 = 7;
    sbit  USB_FRAME7_bit at USB0_FRAME.B7;
    const register unsigned short int USB_FRAME8 = 8;
    sbit  USB_FRAME8_bit at USB0_FRAME.B8;
    const register unsigned short int USB_FRAME9 = 9;
    sbit  USB_FRAME9_bit at USB0_FRAME.B9;
    const register unsigned short int USB_FRAME10 = 10;
    sbit  USB_FRAME10_bit at USB0_FRAME.B10;

sfr unsigned short   volatile USB0_EPIDX           absolute 0x4005000E;
    const register unsigned short int USB_EPIDX_EPIDX0 = 0;
    sbit  USB_EPIDX_EPIDX0_bit at USB0_EPIDX.B0;
    const register unsigned short int USB_EPIDX_EPIDX1 = 1;
    sbit  USB_EPIDX_EPIDX1_bit at USB0_EPIDX.B1;
    const register unsigned short int USB_EPIDX_EPIDX2 = 2;
    sbit  USB_EPIDX_EPIDX2_bit at USB0_EPIDX.B2;
    const register unsigned short int USB_EPIDX_EPIDX3 = 3;
    sbit  USB_EPIDX_EPIDX3_bit at USB0_EPIDX.B3;

sfr unsigned short   volatile USB0_TEST            absolute 0x4005000F;
    const register unsigned short int USB_TEST_TESTSE0NAK = 0;
    sbit  USB_TEST_TESTSE0NAK_bit at USB0_TEST.B0;
    const register unsigned short int USB_TEST_TESTJ = 1;
    sbit  USB_TEST_TESTJ_bit at USB0_TEST.B1;
    const register unsigned short int USB_TEST_TESTK = 2;
    sbit  USB_TEST_TESTK_bit at USB0_TEST.B2;
    const register unsigned short int USB_TEST_TESTPKT = 3;
    sbit  USB_TEST_TESTPKT_bit at USB0_TEST.B3;
    const register unsigned short int USB_TEST_FORCEHS = 4;
    sbit  USB_TEST_FORCEHS_bit at USB0_TEST.B4;
    const register unsigned short int USB_TEST_FORCEFS = 5;
    sbit  USB_TEST_FORCEFS_bit at USB0_TEST.B5;
    const register unsigned short int USB_TEST_FIFOACC = 6;
    sbit  USB_TEST_FIFOACC_bit at USB0_TEST.B6;
    const register unsigned short int USB_TEST_FORCEH = 7;
    sbit  USB_TEST_FORCEH_bit at USB0_TEST.B7;

sfr unsigned long   volatile USB0_FIFO0           absolute 0x40050020;
    const register unsigned short int USB_FIFO0_EPDATA0 = 0;
    sbit  USB_FIFO0_EPDATA0_bit at USB0_FIFO0.B0;
    const register unsigned short int USB_FIFO0_EPDATA1 = 1;
    sbit  USB_FIFO0_EPDATA1_bit at USB0_FIFO0.B1;
    const register unsigned short int USB_FIFO0_EPDATA2 = 2;
    sbit  USB_FIFO0_EPDATA2_bit at USB0_FIFO0.B2;
    const register unsigned short int USB_FIFO0_EPDATA3 = 3;
    sbit  USB_FIFO0_EPDATA3_bit at USB0_FIFO0.B3;
    const register unsigned short int USB_FIFO0_EPDATA4 = 4;
    sbit  USB_FIFO0_EPDATA4_bit at USB0_FIFO0.B4;
    const register unsigned short int USB_FIFO0_EPDATA5 = 5;
    sbit  USB_FIFO0_EPDATA5_bit at USB0_FIFO0.B5;
    const register unsigned short int USB_FIFO0_EPDATA6 = 6;
    sbit  USB_FIFO0_EPDATA6_bit at USB0_FIFO0.B6;
    const register unsigned short int USB_FIFO0_EPDATA7 = 7;
    sbit  USB_FIFO0_EPDATA7_bit at USB0_FIFO0.B7;
    const register unsigned short int USB_FIFO0_EPDATA8 = 8;
    sbit  USB_FIFO0_EPDATA8_bit at USB0_FIFO0.B8;
    const register unsigned short int USB_FIFO0_EPDATA9 = 9;
    sbit  USB_FIFO0_EPDATA9_bit at USB0_FIFO0.B9;
    const register unsigned short int USB_FIFO0_EPDATA10 = 10;
    sbit  USB_FIFO0_EPDATA10_bit at USB0_FIFO0.B10;
    const register unsigned short int USB_FIFO0_EPDATA11 = 11;
    sbit  USB_FIFO0_EPDATA11_bit at USB0_FIFO0.B11;
    const register unsigned short int USB_FIFO0_EPDATA12 = 12;
    sbit  USB_FIFO0_EPDATA12_bit at USB0_FIFO0.B12;
    const register unsigned short int USB_FIFO0_EPDATA13 = 13;
    sbit  USB_FIFO0_EPDATA13_bit at USB0_FIFO0.B13;
    const register unsigned short int USB_FIFO0_EPDATA14 = 14;
    sbit  USB_FIFO0_EPDATA14_bit at USB0_FIFO0.B14;
    const register unsigned short int USB_FIFO0_EPDATA15 = 15;
    sbit  USB_FIFO0_EPDATA15_bit at USB0_FIFO0.B15;
    const register unsigned short int USB_FIFO0_EPDATA16 = 16;
    sbit  USB_FIFO0_EPDATA16_bit at USB0_FIFO0.B16;
    const register unsigned short int USB_FIFO0_EPDATA17 = 17;
    sbit  USB_FIFO0_EPDATA17_bit at USB0_FIFO0.B17;
    const register unsigned short int USB_FIFO0_EPDATA18 = 18;
    sbit  USB_FIFO0_EPDATA18_bit at USB0_FIFO0.B18;
    const register unsigned short int USB_FIFO0_EPDATA19 = 19;
    sbit  USB_FIFO0_EPDATA19_bit at USB0_FIFO0.B19;
    const register unsigned short int USB_FIFO0_EPDATA20 = 20;
    sbit  USB_FIFO0_EPDATA20_bit at USB0_FIFO0.B20;
    const register unsigned short int USB_FIFO0_EPDATA21 = 21;
    sbit  USB_FIFO0_EPDATA21_bit at USB0_FIFO0.B21;
    const register unsigned short int USB_FIFO0_EPDATA22 = 22;
    sbit  USB_FIFO0_EPDATA22_bit at USB0_FIFO0.B22;
    const register unsigned short int USB_FIFO0_EPDATA23 = 23;
    sbit  USB_FIFO0_EPDATA23_bit at USB0_FIFO0.B23;
    const register unsigned short int USB_FIFO0_EPDATA24 = 24;
    sbit  USB_FIFO0_EPDATA24_bit at USB0_FIFO0.B24;
    const register unsigned short int USB_FIFO0_EPDATA25 = 25;
    sbit  USB_FIFO0_EPDATA25_bit at USB0_FIFO0.B25;
    const register unsigned short int USB_FIFO0_EPDATA26 = 26;
    sbit  USB_FIFO0_EPDATA26_bit at USB0_FIFO0.B26;
    const register unsigned short int USB_FIFO0_EPDATA27 = 27;
    sbit  USB_FIFO0_EPDATA27_bit at USB0_FIFO0.B27;
    const register unsigned short int USB_FIFO0_EPDATA28 = 28;
    sbit  USB_FIFO0_EPDATA28_bit at USB0_FIFO0.B28;
    const register unsigned short int USB_FIFO0_EPDATA29 = 29;
    sbit  USB_FIFO0_EPDATA29_bit at USB0_FIFO0.B29;
    const register unsigned short int USB_FIFO0_EPDATA30 = 30;
    sbit  USB_FIFO0_EPDATA30_bit at USB0_FIFO0.B30;
    const register unsigned short int USB_FIFO0_EPDATA31 = 31;
    sbit  USB_FIFO0_EPDATA31_bit at USB0_FIFO0.B31;

sfr unsigned long   volatile USB0_FIFO1           absolute 0x40050024;
    const register unsigned short int USB_FIFO1_EPDATA0 = 0;
    sbit  USB_FIFO1_EPDATA0_bit at USB0_FIFO1.B0;
    const register unsigned short int USB_FIFO1_EPDATA1 = 1;
    sbit  USB_FIFO1_EPDATA1_bit at USB0_FIFO1.B1;
    const register unsigned short int USB_FIFO1_EPDATA2 = 2;
    sbit  USB_FIFO1_EPDATA2_bit at USB0_FIFO1.B2;
    const register unsigned short int USB_FIFO1_EPDATA3 = 3;
    sbit  USB_FIFO1_EPDATA3_bit at USB0_FIFO1.B3;
    const register unsigned short int USB_FIFO1_EPDATA4 = 4;
    sbit  USB_FIFO1_EPDATA4_bit at USB0_FIFO1.B4;
    const register unsigned short int USB_FIFO1_EPDATA5 = 5;
    sbit  USB_FIFO1_EPDATA5_bit at USB0_FIFO1.B5;
    const register unsigned short int USB_FIFO1_EPDATA6 = 6;
    sbit  USB_FIFO1_EPDATA6_bit at USB0_FIFO1.B6;
    const register unsigned short int USB_FIFO1_EPDATA7 = 7;
    sbit  USB_FIFO1_EPDATA7_bit at USB0_FIFO1.B7;
    const register unsigned short int USB_FIFO1_EPDATA8 = 8;
    sbit  USB_FIFO1_EPDATA8_bit at USB0_FIFO1.B8;
    const register unsigned short int USB_FIFO1_EPDATA9 = 9;
    sbit  USB_FIFO1_EPDATA9_bit at USB0_FIFO1.B9;
    const register unsigned short int USB_FIFO1_EPDATA10 = 10;
    sbit  USB_FIFO1_EPDATA10_bit at USB0_FIFO1.B10;
    const register unsigned short int USB_FIFO1_EPDATA11 = 11;
    sbit  USB_FIFO1_EPDATA11_bit at USB0_FIFO1.B11;
    const register unsigned short int USB_FIFO1_EPDATA12 = 12;
    sbit  USB_FIFO1_EPDATA12_bit at USB0_FIFO1.B12;
    const register unsigned short int USB_FIFO1_EPDATA13 = 13;
    sbit  USB_FIFO1_EPDATA13_bit at USB0_FIFO1.B13;
    const register unsigned short int USB_FIFO1_EPDATA14 = 14;
    sbit  USB_FIFO1_EPDATA14_bit at USB0_FIFO1.B14;
    const register unsigned short int USB_FIFO1_EPDATA15 = 15;
    sbit  USB_FIFO1_EPDATA15_bit at USB0_FIFO1.B15;
    const register unsigned short int USB_FIFO1_EPDATA16 = 16;
    sbit  USB_FIFO1_EPDATA16_bit at USB0_FIFO1.B16;
    const register unsigned short int USB_FIFO1_EPDATA17 = 17;
    sbit  USB_FIFO1_EPDATA17_bit at USB0_FIFO1.B17;
    const register unsigned short int USB_FIFO1_EPDATA18 = 18;
    sbit  USB_FIFO1_EPDATA18_bit at USB0_FIFO1.B18;
    const register unsigned short int USB_FIFO1_EPDATA19 = 19;
    sbit  USB_FIFO1_EPDATA19_bit at USB0_FIFO1.B19;
    const register unsigned short int USB_FIFO1_EPDATA20 = 20;
    sbit  USB_FIFO1_EPDATA20_bit at USB0_FIFO1.B20;
    const register unsigned short int USB_FIFO1_EPDATA21 = 21;
    sbit  USB_FIFO1_EPDATA21_bit at USB0_FIFO1.B21;
    const register unsigned short int USB_FIFO1_EPDATA22 = 22;
    sbit  USB_FIFO1_EPDATA22_bit at USB0_FIFO1.B22;
    const register unsigned short int USB_FIFO1_EPDATA23 = 23;
    sbit  USB_FIFO1_EPDATA23_bit at USB0_FIFO1.B23;
    const register unsigned short int USB_FIFO1_EPDATA24 = 24;
    sbit  USB_FIFO1_EPDATA24_bit at USB0_FIFO1.B24;
    const register unsigned short int USB_FIFO1_EPDATA25 = 25;
    sbit  USB_FIFO1_EPDATA25_bit at USB0_FIFO1.B25;
    const register unsigned short int USB_FIFO1_EPDATA26 = 26;
    sbit  USB_FIFO1_EPDATA26_bit at USB0_FIFO1.B26;
    const register unsigned short int USB_FIFO1_EPDATA27 = 27;
    sbit  USB_FIFO1_EPDATA27_bit at USB0_FIFO1.B27;
    const register unsigned short int USB_FIFO1_EPDATA28 = 28;
    sbit  USB_FIFO1_EPDATA28_bit at USB0_FIFO1.B28;
    const register unsigned short int USB_FIFO1_EPDATA29 = 29;
    sbit  USB_FIFO1_EPDATA29_bit at USB0_FIFO1.B29;
    const register unsigned short int USB_FIFO1_EPDATA30 = 30;
    sbit  USB_FIFO1_EPDATA30_bit at USB0_FIFO1.B30;
    const register unsigned short int USB_FIFO1_EPDATA31 = 31;
    sbit  USB_FIFO1_EPDATA31_bit at USB0_FIFO1.B31;

sfr unsigned long   volatile USB0_FIFO2           absolute 0x40050028;
    const register unsigned short int USB_FIFO2_EPDATA0 = 0;
    sbit  USB_FIFO2_EPDATA0_bit at USB0_FIFO2.B0;
    const register unsigned short int USB_FIFO2_EPDATA1 = 1;
    sbit  USB_FIFO2_EPDATA1_bit at USB0_FIFO2.B1;
    const register unsigned short int USB_FIFO2_EPDATA2 = 2;
    sbit  USB_FIFO2_EPDATA2_bit at USB0_FIFO2.B2;
    const register unsigned short int USB_FIFO2_EPDATA3 = 3;
    sbit  USB_FIFO2_EPDATA3_bit at USB0_FIFO2.B3;
    const register unsigned short int USB_FIFO2_EPDATA4 = 4;
    sbit  USB_FIFO2_EPDATA4_bit at USB0_FIFO2.B4;
    const register unsigned short int USB_FIFO2_EPDATA5 = 5;
    sbit  USB_FIFO2_EPDATA5_bit at USB0_FIFO2.B5;
    const register unsigned short int USB_FIFO2_EPDATA6 = 6;
    sbit  USB_FIFO2_EPDATA6_bit at USB0_FIFO2.B6;
    const register unsigned short int USB_FIFO2_EPDATA7 = 7;
    sbit  USB_FIFO2_EPDATA7_bit at USB0_FIFO2.B7;
    const register unsigned short int USB_FIFO2_EPDATA8 = 8;
    sbit  USB_FIFO2_EPDATA8_bit at USB0_FIFO2.B8;
    const register unsigned short int USB_FIFO2_EPDATA9 = 9;
    sbit  USB_FIFO2_EPDATA9_bit at USB0_FIFO2.B9;
    const register unsigned short int USB_FIFO2_EPDATA10 = 10;
    sbit  USB_FIFO2_EPDATA10_bit at USB0_FIFO2.B10;
    const register unsigned short int USB_FIFO2_EPDATA11 = 11;
    sbit  USB_FIFO2_EPDATA11_bit at USB0_FIFO2.B11;
    const register unsigned short int USB_FIFO2_EPDATA12 = 12;
    sbit  USB_FIFO2_EPDATA12_bit at USB0_FIFO2.B12;
    const register unsigned short int USB_FIFO2_EPDATA13 = 13;
    sbit  USB_FIFO2_EPDATA13_bit at USB0_FIFO2.B13;
    const register unsigned short int USB_FIFO2_EPDATA14 = 14;
    sbit  USB_FIFO2_EPDATA14_bit at USB0_FIFO2.B14;
    const register unsigned short int USB_FIFO2_EPDATA15 = 15;
    sbit  USB_FIFO2_EPDATA15_bit at USB0_FIFO2.B15;
    const register unsigned short int USB_FIFO2_EPDATA16 = 16;
    sbit  USB_FIFO2_EPDATA16_bit at USB0_FIFO2.B16;
    const register unsigned short int USB_FIFO2_EPDATA17 = 17;
    sbit  USB_FIFO2_EPDATA17_bit at USB0_FIFO2.B17;
    const register unsigned short int USB_FIFO2_EPDATA18 = 18;
    sbit  USB_FIFO2_EPDATA18_bit at USB0_FIFO2.B18;
    const register unsigned short int USB_FIFO2_EPDATA19 = 19;
    sbit  USB_FIFO2_EPDATA19_bit at USB0_FIFO2.B19;
    const register unsigned short int USB_FIFO2_EPDATA20 = 20;
    sbit  USB_FIFO2_EPDATA20_bit at USB0_FIFO2.B20;
    const register unsigned short int USB_FIFO2_EPDATA21 = 21;
    sbit  USB_FIFO2_EPDATA21_bit at USB0_FIFO2.B21;
    const register unsigned short int USB_FIFO2_EPDATA22 = 22;
    sbit  USB_FIFO2_EPDATA22_bit at USB0_FIFO2.B22;
    const register unsigned short int USB_FIFO2_EPDATA23 = 23;
    sbit  USB_FIFO2_EPDATA23_bit at USB0_FIFO2.B23;
    const register unsigned short int USB_FIFO2_EPDATA24 = 24;
    sbit  USB_FIFO2_EPDATA24_bit at USB0_FIFO2.B24;
    const register unsigned short int USB_FIFO2_EPDATA25 = 25;
    sbit  USB_FIFO2_EPDATA25_bit at USB0_FIFO2.B25;
    const register unsigned short int USB_FIFO2_EPDATA26 = 26;
    sbit  USB_FIFO2_EPDATA26_bit at USB0_FIFO2.B26;
    const register unsigned short int USB_FIFO2_EPDATA27 = 27;
    sbit  USB_FIFO2_EPDATA27_bit at USB0_FIFO2.B27;
    const register unsigned short int USB_FIFO2_EPDATA28 = 28;
    sbit  USB_FIFO2_EPDATA28_bit at USB0_FIFO2.B28;
    const register unsigned short int USB_FIFO2_EPDATA29 = 29;
    sbit  USB_FIFO2_EPDATA29_bit at USB0_FIFO2.B29;
    const register unsigned short int USB_FIFO2_EPDATA30 = 30;
    sbit  USB_FIFO2_EPDATA30_bit at USB0_FIFO2.B30;
    const register unsigned short int USB_FIFO2_EPDATA31 = 31;
    sbit  USB_FIFO2_EPDATA31_bit at USB0_FIFO2.B31;

sfr unsigned long   volatile USB0_FIFO3           absolute 0x4005002C;
    const register unsigned short int USB_FIFO3_EPDATA0 = 0;
    sbit  USB_FIFO3_EPDATA0_bit at USB0_FIFO3.B0;
    const register unsigned short int USB_FIFO3_EPDATA1 = 1;
    sbit  USB_FIFO3_EPDATA1_bit at USB0_FIFO3.B1;
    const register unsigned short int USB_FIFO3_EPDATA2 = 2;
    sbit  USB_FIFO3_EPDATA2_bit at USB0_FIFO3.B2;
    const register unsigned short int USB_FIFO3_EPDATA3 = 3;
    sbit  USB_FIFO3_EPDATA3_bit at USB0_FIFO3.B3;
    const register unsigned short int USB_FIFO3_EPDATA4 = 4;
    sbit  USB_FIFO3_EPDATA4_bit at USB0_FIFO3.B4;
    const register unsigned short int USB_FIFO3_EPDATA5 = 5;
    sbit  USB_FIFO3_EPDATA5_bit at USB0_FIFO3.B5;
    const register unsigned short int USB_FIFO3_EPDATA6 = 6;
    sbit  USB_FIFO3_EPDATA6_bit at USB0_FIFO3.B6;
    const register unsigned short int USB_FIFO3_EPDATA7 = 7;
    sbit  USB_FIFO3_EPDATA7_bit at USB0_FIFO3.B7;
    const register unsigned short int USB_FIFO3_EPDATA8 = 8;
    sbit  USB_FIFO3_EPDATA8_bit at USB0_FIFO3.B8;
    const register unsigned short int USB_FIFO3_EPDATA9 = 9;
    sbit  USB_FIFO3_EPDATA9_bit at USB0_FIFO3.B9;
    const register unsigned short int USB_FIFO3_EPDATA10 = 10;
    sbit  USB_FIFO3_EPDATA10_bit at USB0_FIFO3.B10;
    const register unsigned short int USB_FIFO3_EPDATA11 = 11;
    sbit  USB_FIFO3_EPDATA11_bit at USB0_FIFO3.B11;
    const register unsigned short int USB_FIFO3_EPDATA12 = 12;
    sbit  USB_FIFO3_EPDATA12_bit at USB0_FIFO3.B12;
    const register unsigned short int USB_FIFO3_EPDATA13 = 13;
    sbit  USB_FIFO3_EPDATA13_bit at USB0_FIFO3.B13;
    const register unsigned short int USB_FIFO3_EPDATA14 = 14;
    sbit  USB_FIFO3_EPDATA14_bit at USB0_FIFO3.B14;
    const register unsigned short int USB_FIFO3_EPDATA15 = 15;
    sbit  USB_FIFO3_EPDATA15_bit at USB0_FIFO3.B15;
    const register unsigned short int USB_FIFO3_EPDATA16 = 16;
    sbit  USB_FIFO3_EPDATA16_bit at USB0_FIFO3.B16;
    const register unsigned short int USB_FIFO3_EPDATA17 = 17;
    sbit  USB_FIFO3_EPDATA17_bit at USB0_FIFO3.B17;
    const register unsigned short int USB_FIFO3_EPDATA18 = 18;
    sbit  USB_FIFO3_EPDATA18_bit at USB0_FIFO3.B18;
    const register unsigned short int USB_FIFO3_EPDATA19 = 19;
    sbit  USB_FIFO3_EPDATA19_bit at USB0_FIFO3.B19;
    const register unsigned short int USB_FIFO3_EPDATA20 = 20;
    sbit  USB_FIFO3_EPDATA20_bit at USB0_FIFO3.B20;
    const register unsigned short int USB_FIFO3_EPDATA21 = 21;
    sbit  USB_FIFO3_EPDATA21_bit at USB0_FIFO3.B21;
    const register unsigned short int USB_FIFO3_EPDATA22 = 22;
    sbit  USB_FIFO3_EPDATA22_bit at USB0_FIFO3.B22;
    const register unsigned short int USB_FIFO3_EPDATA23 = 23;
    sbit  USB_FIFO3_EPDATA23_bit at USB0_FIFO3.B23;
    const register unsigned short int USB_FIFO3_EPDATA24 = 24;
    sbit  USB_FIFO3_EPDATA24_bit at USB0_FIFO3.B24;
    const register unsigned short int USB_FIFO3_EPDATA25 = 25;
    sbit  USB_FIFO3_EPDATA25_bit at USB0_FIFO3.B25;
    const register unsigned short int USB_FIFO3_EPDATA26 = 26;
    sbit  USB_FIFO3_EPDATA26_bit at USB0_FIFO3.B26;
    const register unsigned short int USB_FIFO3_EPDATA27 = 27;
    sbit  USB_FIFO3_EPDATA27_bit at USB0_FIFO3.B27;
    const register unsigned short int USB_FIFO3_EPDATA28 = 28;
    sbit  USB_FIFO3_EPDATA28_bit at USB0_FIFO3.B28;
    const register unsigned short int USB_FIFO3_EPDATA29 = 29;
    sbit  USB_FIFO3_EPDATA29_bit at USB0_FIFO3.B29;
    const register unsigned short int USB_FIFO3_EPDATA30 = 30;
    sbit  USB_FIFO3_EPDATA30_bit at USB0_FIFO3.B30;
    const register unsigned short int USB_FIFO3_EPDATA31 = 31;
    sbit  USB_FIFO3_EPDATA31_bit at USB0_FIFO3.B31;

sfr unsigned long   volatile USB0_FIFO4           absolute 0x40050030;
    const register unsigned short int USB_FIFO4_EPDATA0 = 0;
    sbit  USB_FIFO4_EPDATA0_bit at USB0_FIFO4.B0;
    const register unsigned short int USB_FIFO4_EPDATA1 = 1;
    sbit  USB_FIFO4_EPDATA1_bit at USB0_FIFO4.B1;
    const register unsigned short int USB_FIFO4_EPDATA2 = 2;
    sbit  USB_FIFO4_EPDATA2_bit at USB0_FIFO4.B2;
    const register unsigned short int USB_FIFO4_EPDATA3 = 3;
    sbit  USB_FIFO4_EPDATA3_bit at USB0_FIFO4.B3;
    const register unsigned short int USB_FIFO4_EPDATA4 = 4;
    sbit  USB_FIFO4_EPDATA4_bit at USB0_FIFO4.B4;
    const register unsigned short int USB_FIFO4_EPDATA5 = 5;
    sbit  USB_FIFO4_EPDATA5_bit at USB0_FIFO4.B5;
    const register unsigned short int USB_FIFO4_EPDATA6 = 6;
    sbit  USB_FIFO4_EPDATA6_bit at USB0_FIFO4.B6;
    const register unsigned short int USB_FIFO4_EPDATA7 = 7;
    sbit  USB_FIFO4_EPDATA7_bit at USB0_FIFO4.B7;
    const register unsigned short int USB_FIFO4_EPDATA8 = 8;
    sbit  USB_FIFO4_EPDATA8_bit at USB0_FIFO4.B8;
    const register unsigned short int USB_FIFO4_EPDATA9 = 9;
    sbit  USB_FIFO4_EPDATA9_bit at USB0_FIFO4.B9;
    const register unsigned short int USB_FIFO4_EPDATA10 = 10;
    sbit  USB_FIFO4_EPDATA10_bit at USB0_FIFO4.B10;
    const register unsigned short int USB_FIFO4_EPDATA11 = 11;
    sbit  USB_FIFO4_EPDATA11_bit at USB0_FIFO4.B11;
    const register unsigned short int USB_FIFO4_EPDATA12 = 12;
    sbit  USB_FIFO4_EPDATA12_bit at USB0_FIFO4.B12;
    const register unsigned short int USB_FIFO4_EPDATA13 = 13;
    sbit  USB_FIFO4_EPDATA13_bit at USB0_FIFO4.B13;
    const register unsigned short int USB_FIFO4_EPDATA14 = 14;
    sbit  USB_FIFO4_EPDATA14_bit at USB0_FIFO4.B14;
    const register unsigned short int USB_FIFO4_EPDATA15 = 15;
    sbit  USB_FIFO4_EPDATA15_bit at USB0_FIFO4.B15;
    const register unsigned short int USB_FIFO4_EPDATA16 = 16;
    sbit  USB_FIFO4_EPDATA16_bit at USB0_FIFO4.B16;
    const register unsigned short int USB_FIFO4_EPDATA17 = 17;
    sbit  USB_FIFO4_EPDATA17_bit at USB0_FIFO4.B17;
    const register unsigned short int USB_FIFO4_EPDATA18 = 18;
    sbit  USB_FIFO4_EPDATA18_bit at USB0_FIFO4.B18;
    const register unsigned short int USB_FIFO4_EPDATA19 = 19;
    sbit  USB_FIFO4_EPDATA19_bit at USB0_FIFO4.B19;
    const register unsigned short int USB_FIFO4_EPDATA20 = 20;
    sbit  USB_FIFO4_EPDATA20_bit at USB0_FIFO4.B20;
    const register unsigned short int USB_FIFO4_EPDATA21 = 21;
    sbit  USB_FIFO4_EPDATA21_bit at USB0_FIFO4.B21;
    const register unsigned short int USB_FIFO4_EPDATA22 = 22;
    sbit  USB_FIFO4_EPDATA22_bit at USB0_FIFO4.B22;
    const register unsigned short int USB_FIFO4_EPDATA23 = 23;
    sbit  USB_FIFO4_EPDATA23_bit at USB0_FIFO4.B23;
    const register unsigned short int USB_FIFO4_EPDATA24 = 24;
    sbit  USB_FIFO4_EPDATA24_bit at USB0_FIFO4.B24;
    const register unsigned short int USB_FIFO4_EPDATA25 = 25;
    sbit  USB_FIFO4_EPDATA25_bit at USB0_FIFO4.B25;
    const register unsigned short int USB_FIFO4_EPDATA26 = 26;
    sbit  USB_FIFO4_EPDATA26_bit at USB0_FIFO4.B26;
    const register unsigned short int USB_FIFO4_EPDATA27 = 27;
    sbit  USB_FIFO4_EPDATA27_bit at USB0_FIFO4.B27;
    const register unsigned short int USB_FIFO4_EPDATA28 = 28;
    sbit  USB_FIFO4_EPDATA28_bit at USB0_FIFO4.B28;
    const register unsigned short int USB_FIFO4_EPDATA29 = 29;
    sbit  USB_FIFO4_EPDATA29_bit at USB0_FIFO4.B29;
    const register unsigned short int USB_FIFO4_EPDATA30 = 30;
    sbit  USB_FIFO4_EPDATA30_bit at USB0_FIFO4.B30;
    const register unsigned short int USB_FIFO4_EPDATA31 = 31;
    sbit  USB_FIFO4_EPDATA31_bit at USB0_FIFO4.B31;

sfr unsigned long   volatile USB0_FIFO5           absolute 0x40050034;
    const register unsigned short int USB_FIFO5_EPDATA0 = 0;
    sbit  USB_FIFO5_EPDATA0_bit at USB0_FIFO5.B0;
    const register unsigned short int USB_FIFO5_EPDATA1 = 1;
    sbit  USB_FIFO5_EPDATA1_bit at USB0_FIFO5.B1;
    const register unsigned short int USB_FIFO5_EPDATA2 = 2;
    sbit  USB_FIFO5_EPDATA2_bit at USB0_FIFO5.B2;
    const register unsigned short int USB_FIFO5_EPDATA3 = 3;
    sbit  USB_FIFO5_EPDATA3_bit at USB0_FIFO5.B3;
    const register unsigned short int USB_FIFO5_EPDATA4 = 4;
    sbit  USB_FIFO5_EPDATA4_bit at USB0_FIFO5.B4;
    const register unsigned short int USB_FIFO5_EPDATA5 = 5;
    sbit  USB_FIFO5_EPDATA5_bit at USB0_FIFO5.B5;
    const register unsigned short int USB_FIFO5_EPDATA6 = 6;
    sbit  USB_FIFO5_EPDATA6_bit at USB0_FIFO5.B6;
    const register unsigned short int USB_FIFO5_EPDATA7 = 7;
    sbit  USB_FIFO5_EPDATA7_bit at USB0_FIFO5.B7;
    const register unsigned short int USB_FIFO5_EPDATA8 = 8;
    sbit  USB_FIFO5_EPDATA8_bit at USB0_FIFO5.B8;
    const register unsigned short int USB_FIFO5_EPDATA9 = 9;
    sbit  USB_FIFO5_EPDATA9_bit at USB0_FIFO5.B9;
    const register unsigned short int USB_FIFO5_EPDATA10 = 10;
    sbit  USB_FIFO5_EPDATA10_bit at USB0_FIFO5.B10;
    const register unsigned short int USB_FIFO5_EPDATA11 = 11;
    sbit  USB_FIFO5_EPDATA11_bit at USB0_FIFO5.B11;
    const register unsigned short int USB_FIFO5_EPDATA12 = 12;
    sbit  USB_FIFO5_EPDATA12_bit at USB0_FIFO5.B12;
    const register unsigned short int USB_FIFO5_EPDATA13 = 13;
    sbit  USB_FIFO5_EPDATA13_bit at USB0_FIFO5.B13;
    const register unsigned short int USB_FIFO5_EPDATA14 = 14;
    sbit  USB_FIFO5_EPDATA14_bit at USB0_FIFO5.B14;
    const register unsigned short int USB_FIFO5_EPDATA15 = 15;
    sbit  USB_FIFO5_EPDATA15_bit at USB0_FIFO5.B15;
    const register unsigned short int USB_FIFO5_EPDATA16 = 16;
    sbit  USB_FIFO5_EPDATA16_bit at USB0_FIFO5.B16;
    const register unsigned short int USB_FIFO5_EPDATA17 = 17;
    sbit  USB_FIFO5_EPDATA17_bit at USB0_FIFO5.B17;
    const register unsigned short int USB_FIFO5_EPDATA18 = 18;
    sbit  USB_FIFO5_EPDATA18_bit at USB0_FIFO5.B18;
    const register unsigned short int USB_FIFO5_EPDATA19 = 19;
    sbit  USB_FIFO5_EPDATA19_bit at USB0_FIFO5.B19;
    const register unsigned short int USB_FIFO5_EPDATA20 = 20;
    sbit  USB_FIFO5_EPDATA20_bit at USB0_FIFO5.B20;
    const register unsigned short int USB_FIFO5_EPDATA21 = 21;
    sbit  USB_FIFO5_EPDATA21_bit at USB0_FIFO5.B21;
    const register unsigned short int USB_FIFO5_EPDATA22 = 22;
    sbit  USB_FIFO5_EPDATA22_bit at USB0_FIFO5.B22;
    const register unsigned short int USB_FIFO5_EPDATA23 = 23;
    sbit  USB_FIFO5_EPDATA23_bit at USB0_FIFO5.B23;
    const register unsigned short int USB_FIFO5_EPDATA24 = 24;
    sbit  USB_FIFO5_EPDATA24_bit at USB0_FIFO5.B24;
    const register unsigned short int USB_FIFO5_EPDATA25 = 25;
    sbit  USB_FIFO5_EPDATA25_bit at USB0_FIFO5.B25;
    const register unsigned short int USB_FIFO5_EPDATA26 = 26;
    sbit  USB_FIFO5_EPDATA26_bit at USB0_FIFO5.B26;
    const register unsigned short int USB_FIFO5_EPDATA27 = 27;
    sbit  USB_FIFO5_EPDATA27_bit at USB0_FIFO5.B27;
    const register unsigned short int USB_FIFO5_EPDATA28 = 28;
    sbit  USB_FIFO5_EPDATA28_bit at USB0_FIFO5.B28;
    const register unsigned short int USB_FIFO5_EPDATA29 = 29;
    sbit  USB_FIFO5_EPDATA29_bit at USB0_FIFO5.B29;
    const register unsigned short int USB_FIFO5_EPDATA30 = 30;
    sbit  USB_FIFO5_EPDATA30_bit at USB0_FIFO5.B30;
    const register unsigned short int USB_FIFO5_EPDATA31 = 31;
    sbit  USB_FIFO5_EPDATA31_bit at USB0_FIFO5.B31;

sfr unsigned long   volatile USB0_FIFO6           absolute 0x40050038;
    const register unsigned short int USB_FIFO6_EPDATA0 = 0;
    sbit  USB_FIFO6_EPDATA0_bit at USB0_FIFO6.B0;
    const register unsigned short int USB_FIFO6_EPDATA1 = 1;
    sbit  USB_FIFO6_EPDATA1_bit at USB0_FIFO6.B1;
    const register unsigned short int USB_FIFO6_EPDATA2 = 2;
    sbit  USB_FIFO6_EPDATA2_bit at USB0_FIFO6.B2;
    const register unsigned short int USB_FIFO6_EPDATA3 = 3;
    sbit  USB_FIFO6_EPDATA3_bit at USB0_FIFO6.B3;
    const register unsigned short int USB_FIFO6_EPDATA4 = 4;
    sbit  USB_FIFO6_EPDATA4_bit at USB0_FIFO6.B4;
    const register unsigned short int USB_FIFO6_EPDATA5 = 5;
    sbit  USB_FIFO6_EPDATA5_bit at USB0_FIFO6.B5;
    const register unsigned short int USB_FIFO6_EPDATA6 = 6;
    sbit  USB_FIFO6_EPDATA6_bit at USB0_FIFO6.B6;
    const register unsigned short int USB_FIFO6_EPDATA7 = 7;
    sbit  USB_FIFO6_EPDATA7_bit at USB0_FIFO6.B7;
    const register unsigned short int USB_FIFO6_EPDATA8 = 8;
    sbit  USB_FIFO6_EPDATA8_bit at USB0_FIFO6.B8;
    const register unsigned short int USB_FIFO6_EPDATA9 = 9;
    sbit  USB_FIFO6_EPDATA9_bit at USB0_FIFO6.B9;
    const register unsigned short int USB_FIFO6_EPDATA10 = 10;
    sbit  USB_FIFO6_EPDATA10_bit at USB0_FIFO6.B10;
    const register unsigned short int USB_FIFO6_EPDATA11 = 11;
    sbit  USB_FIFO6_EPDATA11_bit at USB0_FIFO6.B11;
    const register unsigned short int USB_FIFO6_EPDATA12 = 12;
    sbit  USB_FIFO6_EPDATA12_bit at USB0_FIFO6.B12;
    const register unsigned short int USB_FIFO6_EPDATA13 = 13;
    sbit  USB_FIFO6_EPDATA13_bit at USB0_FIFO6.B13;
    const register unsigned short int USB_FIFO6_EPDATA14 = 14;
    sbit  USB_FIFO6_EPDATA14_bit at USB0_FIFO6.B14;
    const register unsigned short int USB_FIFO6_EPDATA15 = 15;
    sbit  USB_FIFO6_EPDATA15_bit at USB0_FIFO6.B15;
    const register unsigned short int USB_FIFO6_EPDATA16 = 16;
    sbit  USB_FIFO6_EPDATA16_bit at USB0_FIFO6.B16;
    const register unsigned short int USB_FIFO6_EPDATA17 = 17;
    sbit  USB_FIFO6_EPDATA17_bit at USB0_FIFO6.B17;
    const register unsigned short int USB_FIFO6_EPDATA18 = 18;
    sbit  USB_FIFO6_EPDATA18_bit at USB0_FIFO6.B18;
    const register unsigned short int USB_FIFO6_EPDATA19 = 19;
    sbit  USB_FIFO6_EPDATA19_bit at USB0_FIFO6.B19;
    const register unsigned short int USB_FIFO6_EPDATA20 = 20;
    sbit  USB_FIFO6_EPDATA20_bit at USB0_FIFO6.B20;
    const register unsigned short int USB_FIFO6_EPDATA21 = 21;
    sbit  USB_FIFO6_EPDATA21_bit at USB0_FIFO6.B21;
    const register unsigned short int USB_FIFO6_EPDATA22 = 22;
    sbit  USB_FIFO6_EPDATA22_bit at USB0_FIFO6.B22;
    const register unsigned short int USB_FIFO6_EPDATA23 = 23;
    sbit  USB_FIFO6_EPDATA23_bit at USB0_FIFO6.B23;
    const register unsigned short int USB_FIFO6_EPDATA24 = 24;
    sbit  USB_FIFO6_EPDATA24_bit at USB0_FIFO6.B24;
    const register unsigned short int USB_FIFO6_EPDATA25 = 25;
    sbit  USB_FIFO6_EPDATA25_bit at USB0_FIFO6.B25;
    const register unsigned short int USB_FIFO6_EPDATA26 = 26;
    sbit  USB_FIFO6_EPDATA26_bit at USB0_FIFO6.B26;
    const register unsigned short int USB_FIFO6_EPDATA27 = 27;
    sbit  USB_FIFO6_EPDATA27_bit at USB0_FIFO6.B27;
    const register unsigned short int USB_FIFO6_EPDATA28 = 28;
    sbit  USB_FIFO6_EPDATA28_bit at USB0_FIFO6.B28;
    const register unsigned short int USB_FIFO6_EPDATA29 = 29;
    sbit  USB_FIFO6_EPDATA29_bit at USB0_FIFO6.B29;
    const register unsigned short int USB_FIFO6_EPDATA30 = 30;
    sbit  USB_FIFO6_EPDATA30_bit at USB0_FIFO6.B30;
    const register unsigned short int USB_FIFO6_EPDATA31 = 31;
    sbit  USB_FIFO6_EPDATA31_bit at USB0_FIFO6.B31;

sfr unsigned long   volatile USB0_FIFO7           absolute 0x4005003C;
    const register unsigned short int USB_FIFO7_EPDATA0 = 0;
    sbit  USB_FIFO7_EPDATA0_bit at USB0_FIFO7.B0;
    const register unsigned short int USB_FIFO7_EPDATA1 = 1;
    sbit  USB_FIFO7_EPDATA1_bit at USB0_FIFO7.B1;
    const register unsigned short int USB_FIFO7_EPDATA2 = 2;
    sbit  USB_FIFO7_EPDATA2_bit at USB0_FIFO7.B2;
    const register unsigned short int USB_FIFO7_EPDATA3 = 3;
    sbit  USB_FIFO7_EPDATA3_bit at USB0_FIFO7.B3;
    const register unsigned short int USB_FIFO7_EPDATA4 = 4;
    sbit  USB_FIFO7_EPDATA4_bit at USB0_FIFO7.B4;
    const register unsigned short int USB_FIFO7_EPDATA5 = 5;
    sbit  USB_FIFO7_EPDATA5_bit at USB0_FIFO7.B5;
    const register unsigned short int USB_FIFO7_EPDATA6 = 6;
    sbit  USB_FIFO7_EPDATA6_bit at USB0_FIFO7.B6;
    const register unsigned short int USB_FIFO7_EPDATA7 = 7;
    sbit  USB_FIFO7_EPDATA7_bit at USB0_FIFO7.B7;
    const register unsigned short int USB_FIFO7_EPDATA8 = 8;
    sbit  USB_FIFO7_EPDATA8_bit at USB0_FIFO7.B8;
    const register unsigned short int USB_FIFO7_EPDATA9 = 9;
    sbit  USB_FIFO7_EPDATA9_bit at USB0_FIFO7.B9;
    const register unsigned short int USB_FIFO7_EPDATA10 = 10;
    sbit  USB_FIFO7_EPDATA10_bit at USB0_FIFO7.B10;
    const register unsigned short int USB_FIFO7_EPDATA11 = 11;
    sbit  USB_FIFO7_EPDATA11_bit at USB0_FIFO7.B11;
    const register unsigned short int USB_FIFO7_EPDATA12 = 12;
    sbit  USB_FIFO7_EPDATA12_bit at USB0_FIFO7.B12;
    const register unsigned short int USB_FIFO7_EPDATA13 = 13;
    sbit  USB_FIFO7_EPDATA13_bit at USB0_FIFO7.B13;
    const register unsigned short int USB_FIFO7_EPDATA14 = 14;
    sbit  USB_FIFO7_EPDATA14_bit at USB0_FIFO7.B14;
    const register unsigned short int USB_FIFO7_EPDATA15 = 15;
    sbit  USB_FIFO7_EPDATA15_bit at USB0_FIFO7.B15;
    const register unsigned short int USB_FIFO7_EPDATA16 = 16;
    sbit  USB_FIFO7_EPDATA16_bit at USB0_FIFO7.B16;
    const register unsigned short int USB_FIFO7_EPDATA17 = 17;
    sbit  USB_FIFO7_EPDATA17_bit at USB0_FIFO7.B17;
    const register unsigned short int USB_FIFO7_EPDATA18 = 18;
    sbit  USB_FIFO7_EPDATA18_bit at USB0_FIFO7.B18;
    const register unsigned short int USB_FIFO7_EPDATA19 = 19;
    sbit  USB_FIFO7_EPDATA19_bit at USB0_FIFO7.B19;
    const register unsigned short int USB_FIFO7_EPDATA20 = 20;
    sbit  USB_FIFO7_EPDATA20_bit at USB0_FIFO7.B20;
    const register unsigned short int USB_FIFO7_EPDATA21 = 21;
    sbit  USB_FIFO7_EPDATA21_bit at USB0_FIFO7.B21;
    const register unsigned short int USB_FIFO7_EPDATA22 = 22;
    sbit  USB_FIFO7_EPDATA22_bit at USB0_FIFO7.B22;
    const register unsigned short int USB_FIFO7_EPDATA23 = 23;
    sbit  USB_FIFO7_EPDATA23_bit at USB0_FIFO7.B23;
    const register unsigned short int USB_FIFO7_EPDATA24 = 24;
    sbit  USB_FIFO7_EPDATA24_bit at USB0_FIFO7.B24;
    const register unsigned short int USB_FIFO7_EPDATA25 = 25;
    sbit  USB_FIFO7_EPDATA25_bit at USB0_FIFO7.B25;
    const register unsigned short int USB_FIFO7_EPDATA26 = 26;
    sbit  USB_FIFO7_EPDATA26_bit at USB0_FIFO7.B26;
    const register unsigned short int USB_FIFO7_EPDATA27 = 27;
    sbit  USB_FIFO7_EPDATA27_bit at USB0_FIFO7.B27;
    const register unsigned short int USB_FIFO7_EPDATA28 = 28;
    sbit  USB_FIFO7_EPDATA28_bit at USB0_FIFO7.B28;
    const register unsigned short int USB_FIFO7_EPDATA29 = 29;
    sbit  USB_FIFO7_EPDATA29_bit at USB0_FIFO7.B29;
    const register unsigned short int USB_FIFO7_EPDATA30 = 30;
    sbit  USB_FIFO7_EPDATA30_bit at USB0_FIFO7.B30;
    const register unsigned short int USB_FIFO7_EPDATA31 = 31;
    sbit  USB_FIFO7_EPDATA31_bit at USB0_FIFO7.B31;

sfr unsigned short   volatile USB0_DEVCTL          absolute 0x40050060;
    const register unsigned short int USB_DEVCTL_SESSION = 0;
    sbit  USB_DEVCTL_SESSION_bit at USB0_DEVCTL.B0;
    const register unsigned short int USB_DEVCTL_HOSTREQ = 1;
    sbit  USB_DEVCTL_HOSTREQ_bit at USB0_DEVCTL.B1;
    const register unsigned short int USB_DEVCTL_HOST = 2;
    sbit  USB_DEVCTL_HOST_bit at USB0_DEVCTL.B2;
    const register unsigned short int USB_DEVCTL_VBUS3 = 3;
    sbit  USB_DEVCTL_VBUS3_bit at USB0_DEVCTL.B3;
    const register unsigned short int USB_DEVCTL_VBUS4 = 4;
    sbit  USB_DEVCTL_VBUS4_bit at USB0_DEVCTL.B4;
    const register unsigned short int USB_DEVCTL_LSDEV = 5;
    sbit  USB_DEVCTL_LSDEV_bit at USB0_DEVCTL.B5;
    const register unsigned short int USB_DEVCTL_FSDEV = 6;
    sbit  USB_DEVCTL_FSDEV_bit at USB0_DEVCTL.B6;
    const register unsigned short int USB_DEVCTL_DEV = 7;
    sbit  USB_DEVCTL_DEV_bit at USB0_DEVCTL.B7;

sfr unsigned short   volatile USB0_CCONF           absolute 0x40050061;
    const register unsigned short int USB_CCONF_RXEDMA = 0;
    sbit  USB_CCONF_RXEDMA_bit at USB0_CCONF.B0;
    const register unsigned short int USB_CCONF_TXEDMA = 1;
    sbit  USB_CCONF_TXEDMA_bit at USB0_CCONF.B1;

sfr unsigned short   volatile USB0_TXFIFOSZ        absolute 0x40050062;
    const register unsigned short int USB_TXFIFOSZ_SIZE0 = 0;
    sbit  USB_TXFIFOSZ_SIZE0_bit at USB0_TXFIFOSZ.B0;
    const register unsigned short int USB_TXFIFOSZ_SIZE1 = 1;
    sbit  USB_TXFIFOSZ_SIZE1_bit at USB0_TXFIFOSZ.B1;
    const register unsigned short int USB_TXFIFOSZ_SIZE2 = 2;
    sbit  USB_TXFIFOSZ_SIZE2_bit at USB0_TXFIFOSZ.B2;
    const register unsigned short int USB_TXFIFOSZ_SIZE3 = 3;
    sbit  USB_TXFIFOSZ_SIZE3_bit at USB0_TXFIFOSZ.B3;
    const register unsigned short int USB_TXFIFOSZ_DPB = 4;
    sbit  USB_TXFIFOSZ_DPB_bit at USB0_TXFIFOSZ.B4;

sfr unsigned short   volatile USB0_RXFIFOSZ        absolute 0x40050063;
    const register unsigned short int USB_RXFIFOSZ_SIZE0 = 0;
    sbit  USB_RXFIFOSZ_SIZE0_bit at USB0_RXFIFOSZ.B0;
    const register unsigned short int USB_RXFIFOSZ_SIZE1 = 1;
    sbit  USB_RXFIFOSZ_SIZE1_bit at USB0_RXFIFOSZ.B1;
    const register unsigned short int USB_RXFIFOSZ_SIZE2 = 2;
    sbit  USB_RXFIFOSZ_SIZE2_bit at USB0_RXFIFOSZ.B2;
    const register unsigned short int USB_RXFIFOSZ_SIZE3 = 3;
    sbit  USB_RXFIFOSZ_SIZE3_bit at USB0_RXFIFOSZ.B3;
    const register unsigned short int USB_RXFIFOSZ_DPB = 4;
    sbit  USB_RXFIFOSZ_DPB_bit at USB0_RXFIFOSZ.B4;

sfr unsigned int   volatile USB0_TXFIFOADD       absolute 0x40050064;
    const register unsigned short int USB_TXFIFOADD_ADDR0 = 0;
    sbit  USB_TXFIFOADD_ADDR0_bit at USB0_TXFIFOADD.B0;
    const register unsigned short int USB_TXFIFOADD_ADDR1 = 1;
    sbit  USB_TXFIFOADD_ADDR1_bit at USB0_TXFIFOADD.B1;
    const register unsigned short int USB_TXFIFOADD_ADDR2 = 2;
    sbit  USB_TXFIFOADD_ADDR2_bit at USB0_TXFIFOADD.B2;
    const register unsigned short int USB_TXFIFOADD_ADDR3 = 3;
    sbit  USB_TXFIFOADD_ADDR3_bit at USB0_TXFIFOADD.B3;
    const register unsigned short int USB_TXFIFOADD_ADDR4 = 4;
    sbit  USB_TXFIFOADD_ADDR4_bit at USB0_TXFIFOADD.B4;
    const register unsigned short int USB_TXFIFOADD_ADDR5 = 5;
    sbit  USB_TXFIFOADD_ADDR5_bit at USB0_TXFIFOADD.B5;
    const register unsigned short int USB_TXFIFOADD_ADDR6 = 6;
    sbit  USB_TXFIFOADD_ADDR6_bit at USB0_TXFIFOADD.B6;
    const register unsigned short int USB_TXFIFOADD_ADDR7 = 7;
    sbit  USB_TXFIFOADD_ADDR7_bit at USB0_TXFIFOADD.B7;
    const register unsigned short int USB_TXFIFOADD_ADDR8 = 8;
    sbit  USB_TXFIFOADD_ADDR8_bit at USB0_TXFIFOADD.B8;

sfr unsigned int   volatile USB0_RXFIFOADD       absolute 0x40050066;
    const register unsigned short int USB_RXFIFOADD_ADDR0 = 0;
    sbit  USB_RXFIFOADD_ADDR0_bit at USB0_RXFIFOADD.B0;
    const register unsigned short int USB_RXFIFOADD_ADDR1 = 1;
    sbit  USB_RXFIFOADD_ADDR1_bit at USB0_RXFIFOADD.B1;
    const register unsigned short int USB_RXFIFOADD_ADDR2 = 2;
    sbit  USB_RXFIFOADD_ADDR2_bit at USB0_RXFIFOADD.B2;
    const register unsigned short int USB_RXFIFOADD_ADDR3 = 3;
    sbit  USB_RXFIFOADD_ADDR3_bit at USB0_RXFIFOADD.B3;
    const register unsigned short int USB_RXFIFOADD_ADDR4 = 4;
    sbit  USB_RXFIFOADD_ADDR4_bit at USB0_RXFIFOADD.B4;
    const register unsigned short int USB_RXFIFOADD_ADDR5 = 5;
    sbit  USB_RXFIFOADD_ADDR5_bit at USB0_RXFIFOADD.B5;
    const register unsigned short int USB_RXFIFOADD_ADDR6 = 6;
    sbit  USB_RXFIFOADD_ADDR6_bit at USB0_RXFIFOADD.B6;
    const register unsigned short int USB_RXFIFOADD_ADDR7 = 7;
    sbit  USB_RXFIFOADD_ADDR7_bit at USB0_RXFIFOADD.B7;
    const register unsigned short int USB_RXFIFOADD_ADDR8 = 8;
    sbit  USB_RXFIFOADD_ADDR8_bit at USB0_RXFIFOADD.B8;

sfr unsigned short   volatile USB0_ULPIVBUSCTL     absolute 0x40050070;
    const register unsigned short int USB_ULPIVBUSCTL_USEEXTVBUS = 0;
    sbit  USB_ULPIVBUSCTL_USEEXTVBUS_bit at USB0_ULPIVBUSCTL.B0;
    const register unsigned short int USB_ULPIVBUSCTL_USEEXTVBUSIND = 1;
    sbit  USB_ULPIVBUSCTL_USEEXTVBUSIND_bit at USB0_ULPIVBUSCTL.B1;

sfr unsigned short   volatile USB0_ULPIREGDATA     absolute 0x40050074;
    const register unsigned short int USB_ULPIREGDATA_REGDATA0 = 0;
    sbit  USB_ULPIREGDATA_REGDATA0_bit at USB0_ULPIREGDATA.B0;
    const register unsigned short int USB_ULPIREGDATA_REGDATA1 = 1;
    sbit  USB_ULPIREGDATA_REGDATA1_bit at USB0_ULPIREGDATA.B1;
    const register unsigned short int USB_ULPIREGDATA_REGDATA2 = 2;
    sbit  USB_ULPIREGDATA_REGDATA2_bit at USB0_ULPIREGDATA.B2;
    const register unsigned short int USB_ULPIREGDATA_REGDATA3 = 3;
    sbit  USB_ULPIREGDATA_REGDATA3_bit at USB0_ULPIREGDATA.B3;
    const register unsigned short int USB_ULPIREGDATA_REGDATA4 = 4;
    sbit  USB_ULPIREGDATA_REGDATA4_bit at USB0_ULPIREGDATA.B4;
    const register unsigned short int USB_ULPIREGDATA_REGDATA5 = 5;
    sbit  USB_ULPIREGDATA_REGDATA5_bit at USB0_ULPIREGDATA.B5;
    const register unsigned short int USB_ULPIREGDATA_REGDATA6 = 6;
    sbit  USB_ULPIREGDATA_REGDATA6_bit at USB0_ULPIREGDATA.B6;
    const register unsigned short int USB_ULPIREGDATA_REGDATA7 = 7;
    sbit  USB_ULPIREGDATA_REGDATA7_bit at USB0_ULPIREGDATA.B7;

sfr unsigned short   volatile USB0_ULPIREGADDR     absolute 0x40050075;
    const register unsigned short int USB_ULPIREGADDR_ADDR0 = 0;
    sbit  USB_ULPIREGADDR_ADDR0_bit at USB0_ULPIREGADDR.B0;
    const register unsigned short int USB_ULPIREGADDR_ADDR1 = 1;
    sbit  USB_ULPIREGADDR_ADDR1_bit at USB0_ULPIREGADDR.B1;
    const register unsigned short int USB_ULPIREGADDR_ADDR2 = 2;
    sbit  USB_ULPIREGADDR_ADDR2_bit at USB0_ULPIREGADDR.B2;
    const register unsigned short int USB_ULPIREGADDR_ADDR3 = 3;
    sbit  USB_ULPIREGADDR_ADDR3_bit at USB0_ULPIREGADDR.B3;
    const register unsigned short int USB_ULPIREGADDR_ADDR4 = 4;
    sbit  USB_ULPIREGADDR_ADDR4_bit at USB0_ULPIREGADDR.B4;
    const register unsigned short int USB_ULPIREGADDR_ADDR5 = 5;
    sbit  USB_ULPIREGADDR_ADDR5_bit at USB0_ULPIREGADDR.B5;
    const register unsigned short int USB_ULPIREGADDR_ADDR6 = 6;
    sbit  USB_ULPIREGADDR_ADDR6_bit at USB0_ULPIREGADDR.B6;
    const register unsigned short int USB_ULPIREGADDR_ADDR7 = 7;
    sbit  USB_ULPIREGADDR_ADDR7_bit at USB0_ULPIREGADDR.B7;

sfr unsigned short   volatile USB0_ULPIREGCTL      absolute 0x40050076;
    const register unsigned short int USB_ULPIREGCTL_REGACC = 0;
    sbit  USB_ULPIREGCTL_REGACC_bit at USB0_ULPIREGCTL.B0;
    const register unsigned short int USB_ULPIREGCTL_REGCMPLT = 1;
    sbit  USB_ULPIREGCTL_REGCMPLT_bit at USB0_ULPIREGCTL.B1;
    const register unsigned short int USB_ULPIREGCTL_RDWR = 2;
    sbit  USB_ULPIREGCTL_RDWR_bit at USB0_ULPIREGCTL.B2;

sfr unsigned short   volatile USB0_EPINFO          absolute 0x40050078;
    const register unsigned short int USB_EPINFO_TXEP0 = 0;
    sbit  USB_EPINFO_TXEP0_bit at USB0_EPINFO.B0;
    const register unsigned short int USB_EPINFO_TXEP1 = 1;
    sbit  USB_EPINFO_TXEP1_bit at USB0_EPINFO.B1;
    const register unsigned short int USB_EPINFO_TXEP2 = 2;
    sbit  USB_EPINFO_TXEP2_bit at USB0_EPINFO.B2;
    const register unsigned short int USB_EPINFO_TXEP3 = 3;
    sbit  USB_EPINFO_TXEP3_bit at USB0_EPINFO.B3;
    const register unsigned short int USB_EPINFO_RXEP4 = 4;
    sbit  USB_EPINFO_RXEP4_bit at USB0_EPINFO.B4;
    const register unsigned short int USB_EPINFO_RXEP5 = 5;
    sbit  USB_EPINFO_RXEP5_bit at USB0_EPINFO.B5;
    const register unsigned short int USB_EPINFO_RXEP6 = 6;
    sbit  USB_EPINFO_RXEP6_bit at USB0_EPINFO.B6;
    const register unsigned short int USB_EPINFO_RXEP7 = 7;
    sbit  USB_EPINFO_RXEP7_bit at USB0_EPINFO.B7;

sfr unsigned short   volatile USB0_RAMINFO         absolute 0x40050079;
    const register unsigned short int USB_RAMINFO_RAMBITS0 = 0;
    sbit  USB_RAMINFO_RAMBITS0_bit at USB0_RAMINFO.B0;
    const register unsigned short int USB_RAMINFO_RAMBITS1 = 1;
    sbit  USB_RAMINFO_RAMBITS1_bit at USB0_RAMINFO.B1;
    const register unsigned short int USB_RAMINFO_RAMBITS2 = 2;
    sbit  USB_RAMINFO_RAMBITS2_bit at USB0_RAMINFO.B2;
    const register unsigned short int USB_RAMINFO_RAMBITS3 = 3;
    sbit  USB_RAMINFO_RAMBITS3_bit at USB0_RAMINFO.B3;
    const register unsigned short int USB_RAMINFO_DMACHAN4 = 4;
    sbit  USB_RAMINFO_DMACHAN4_bit at USB0_RAMINFO.B4;
    const register unsigned short int USB_RAMINFO_DMACHAN5 = 5;
    sbit  USB_RAMINFO_DMACHAN5_bit at USB0_RAMINFO.B5;
    const register unsigned short int USB_RAMINFO_DMACHAN6 = 6;
    sbit  USB_RAMINFO_DMACHAN6_bit at USB0_RAMINFO.B6;
    const register unsigned short int USB_RAMINFO_DMACHAN7 = 7;
    sbit  USB_RAMINFO_DMACHAN7_bit at USB0_RAMINFO.B7;

sfr unsigned short   volatile USB0_CONTIM          absolute 0x4005007A;
    const register unsigned short int USB_CONTIM_WTID0 = 0;
    sbit  USB_CONTIM_WTID0_bit at USB0_CONTIM.B0;
    const register unsigned short int USB_CONTIM_WTID1 = 1;
    sbit  USB_CONTIM_WTID1_bit at USB0_CONTIM.B1;
    const register unsigned short int USB_CONTIM_WTID2 = 2;
    sbit  USB_CONTIM_WTID2_bit at USB0_CONTIM.B2;
    const register unsigned short int USB_CONTIM_WTID3 = 3;
    sbit  USB_CONTIM_WTID3_bit at USB0_CONTIM.B3;
    const register unsigned short int USB_CONTIM_WTCON4 = 4;
    sbit  USB_CONTIM_WTCON4_bit at USB0_CONTIM.B4;
    const register unsigned short int USB_CONTIM_WTCON5 = 5;
    sbit  USB_CONTIM_WTCON5_bit at USB0_CONTIM.B5;
    const register unsigned short int USB_CONTIM_WTCON6 = 6;
    sbit  USB_CONTIM_WTCON6_bit at USB0_CONTIM.B6;
    const register unsigned short int USB_CONTIM_WTCON7 = 7;
    sbit  USB_CONTIM_WTCON7_bit at USB0_CONTIM.B7;

sfr unsigned short   volatile USB0_VPLEN           absolute 0x4005007B;
    const register unsigned short int USB_VPLEN_VPLEN0 = 0;
    sbit  USB_VPLEN_VPLEN0_bit at USB0_VPLEN.B0;
    const register unsigned short int USB_VPLEN_VPLEN1 = 1;
    sbit  USB_VPLEN_VPLEN1_bit at USB0_VPLEN.B1;
    const register unsigned short int USB_VPLEN_VPLEN2 = 2;
    sbit  USB_VPLEN_VPLEN2_bit at USB0_VPLEN.B2;
    const register unsigned short int USB_VPLEN_VPLEN3 = 3;
    sbit  USB_VPLEN_VPLEN3_bit at USB0_VPLEN.B3;
    const register unsigned short int USB_VPLEN_VPLEN4 = 4;
    sbit  USB_VPLEN_VPLEN4_bit at USB0_VPLEN.B4;
    const register unsigned short int USB_VPLEN_VPLEN5 = 5;
    sbit  USB_VPLEN_VPLEN5_bit at USB0_VPLEN.B5;
    const register unsigned short int USB_VPLEN_VPLEN6 = 6;
    sbit  USB_VPLEN_VPLEN6_bit at USB0_VPLEN.B6;
    const register unsigned short int USB_VPLEN_VPLEN7 = 7;
    sbit  USB_VPLEN_VPLEN7_bit at USB0_VPLEN.B7;

sfr unsigned short   volatile USB0_HSEOF           absolute 0x4005007C;
    const register unsigned short int USB_HSEOF_HSEOFG0 = 0;
    sbit  USB_HSEOF_HSEOFG0_bit at USB0_HSEOF.B0;
    const register unsigned short int USB_HSEOF_HSEOFG1 = 1;
    sbit  USB_HSEOF_HSEOFG1_bit at USB0_HSEOF.B1;
    const register unsigned short int USB_HSEOF_HSEOFG2 = 2;
    sbit  USB_HSEOF_HSEOFG2_bit at USB0_HSEOF.B2;
    const register unsigned short int USB_HSEOF_HSEOFG3 = 3;
    sbit  USB_HSEOF_HSEOFG3_bit at USB0_HSEOF.B3;
    const register unsigned short int USB_HSEOF_HSEOFG4 = 4;
    sbit  USB_HSEOF_HSEOFG4_bit at USB0_HSEOF.B4;
    const register unsigned short int USB_HSEOF_HSEOFG5 = 5;
    sbit  USB_HSEOF_HSEOFG5_bit at USB0_HSEOF.B5;
    const register unsigned short int USB_HSEOF_HSEOFG6 = 6;
    sbit  USB_HSEOF_HSEOFG6_bit at USB0_HSEOF.B6;
    const register unsigned short int USB_HSEOF_HSEOFG7 = 7;
    sbit  USB_HSEOF_HSEOFG7_bit at USB0_HSEOF.B7;

sfr unsigned short   volatile USB0_FSEOF           absolute 0x4005007D;
    const register unsigned short int USB_FSEOF_FSEOFG0 = 0;
    sbit  USB_FSEOF_FSEOFG0_bit at USB0_FSEOF.B0;
    const register unsigned short int USB_FSEOF_FSEOFG1 = 1;
    sbit  USB_FSEOF_FSEOFG1_bit at USB0_FSEOF.B1;
    const register unsigned short int USB_FSEOF_FSEOFG2 = 2;
    sbit  USB_FSEOF_FSEOFG2_bit at USB0_FSEOF.B2;
    const register unsigned short int USB_FSEOF_FSEOFG3 = 3;
    sbit  USB_FSEOF_FSEOFG3_bit at USB0_FSEOF.B3;
    const register unsigned short int USB_FSEOF_FSEOFG4 = 4;
    sbit  USB_FSEOF_FSEOFG4_bit at USB0_FSEOF.B4;
    const register unsigned short int USB_FSEOF_FSEOFG5 = 5;
    sbit  USB_FSEOF_FSEOFG5_bit at USB0_FSEOF.B5;
    const register unsigned short int USB_FSEOF_FSEOFG6 = 6;
    sbit  USB_FSEOF_FSEOFG6_bit at USB0_FSEOF.B6;
    const register unsigned short int USB_FSEOF_FSEOFG7 = 7;
    sbit  USB_FSEOF_FSEOFG7_bit at USB0_FSEOF.B7;

sfr unsigned short   volatile USB0_LSEOF           absolute 0x4005007E;
    const register unsigned short int USB_LSEOF_LSEOFG0 = 0;
    sbit  USB_LSEOF_LSEOFG0_bit at USB0_LSEOF.B0;
    const register unsigned short int USB_LSEOF_LSEOFG1 = 1;
    sbit  USB_LSEOF_LSEOFG1_bit at USB0_LSEOF.B1;
    const register unsigned short int USB_LSEOF_LSEOFG2 = 2;
    sbit  USB_LSEOF_LSEOFG2_bit at USB0_LSEOF.B2;
    const register unsigned short int USB_LSEOF_LSEOFG3 = 3;
    sbit  USB_LSEOF_LSEOFG3_bit at USB0_LSEOF.B3;
    const register unsigned short int USB_LSEOF_LSEOFG4 = 4;
    sbit  USB_LSEOF_LSEOFG4_bit at USB0_LSEOF.B4;
    const register unsigned short int USB_LSEOF_LSEOFG5 = 5;
    sbit  USB_LSEOF_LSEOFG5_bit at USB0_LSEOF.B5;
    const register unsigned short int USB_LSEOF_LSEOFG6 = 6;
    sbit  USB_LSEOF_LSEOFG6_bit at USB0_LSEOF.B6;
    const register unsigned short int USB_LSEOF_LSEOFG7 = 7;
    sbit  USB_LSEOF_LSEOFG7_bit at USB0_LSEOF.B7;

sfr unsigned short   volatile USB0_TXFUNCADDR0     absolute 0x40050080;
    const register unsigned short int USB_TXFUNCADDR0_ADDR0 = 0;
    sbit  USB_TXFUNCADDR0_ADDR0_bit at USB0_TXFUNCADDR0.B0;
    const register unsigned short int USB_TXFUNCADDR0_ADDR1 = 1;
    sbit  USB_TXFUNCADDR0_ADDR1_bit at USB0_TXFUNCADDR0.B1;
    const register unsigned short int USB_TXFUNCADDR0_ADDR2 = 2;
    sbit  USB_TXFUNCADDR0_ADDR2_bit at USB0_TXFUNCADDR0.B2;
    const register unsigned short int USB_TXFUNCADDR0_ADDR3 = 3;
    sbit  USB_TXFUNCADDR0_ADDR3_bit at USB0_TXFUNCADDR0.B3;
    const register unsigned short int USB_TXFUNCADDR0_ADDR4 = 4;
    sbit  USB_TXFUNCADDR0_ADDR4_bit at USB0_TXFUNCADDR0.B4;
    const register unsigned short int USB_TXFUNCADDR0_ADDR5 = 5;
    sbit  USB_TXFUNCADDR0_ADDR5_bit at USB0_TXFUNCADDR0.B5;
    const register unsigned short int USB_TXFUNCADDR0_ADDR6 = 6;
    sbit  USB_TXFUNCADDR0_ADDR6_bit at USB0_TXFUNCADDR0.B6;

sfr unsigned short   volatile USB0_TXHUBADDR0      absolute 0x40050082;
    const register unsigned short int USB_TXHUBADDR0_ADDR0 = 0;
    sbit  USB_TXHUBADDR0_ADDR0_bit at USB0_TXHUBADDR0.B0;
    const register unsigned short int USB_TXHUBADDR0_ADDR1 = 1;
    sbit  USB_TXHUBADDR0_ADDR1_bit at USB0_TXHUBADDR0.B1;
    const register unsigned short int USB_TXHUBADDR0_ADDR2 = 2;
    sbit  USB_TXHUBADDR0_ADDR2_bit at USB0_TXHUBADDR0.B2;
    const register unsigned short int USB_TXHUBADDR0_ADDR3 = 3;
    sbit  USB_TXHUBADDR0_ADDR3_bit at USB0_TXHUBADDR0.B3;
    const register unsigned short int USB_TXHUBADDR0_ADDR4 = 4;
    sbit  USB_TXHUBADDR0_ADDR4_bit at USB0_TXHUBADDR0.B4;
    const register unsigned short int USB_TXHUBADDR0_ADDR5 = 5;
    sbit  USB_TXHUBADDR0_ADDR5_bit at USB0_TXHUBADDR0.B5;
    const register unsigned short int USB_TXHUBADDR0_ADDR6 = 6;
    sbit  USB_TXHUBADDR0_ADDR6_bit at USB0_TXHUBADDR0.B6;

sfr unsigned short   volatile USB0_TXHUBPORT0      absolute 0x40050083;
    const register unsigned short int USB_TXHUBPORT0_PORT0 = 0;
    sbit  USB_TXHUBPORT0_PORT0_bit at USB0_TXHUBPORT0.B0;
    const register unsigned short int USB_TXHUBPORT0_PORT1 = 1;
    sbit  USB_TXHUBPORT0_PORT1_bit at USB0_TXHUBPORT0.B1;
    const register unsigned short int USB_TXHUBPORT0_PORT2 = 2;
    sbit  USB_TXHUBPORT0_PORT2_bit at USB0_TXHUBPORT0.B2;
    const register unsigned short int USB_TXHUBPORT0_PORT3 = 3;
    sbit  USB_TXHUBPORT0_PORT3_bit at USB0_TXHUBPORT0.B3;
    const register unsigned short int USB_TXHUBPORT0_PORT4 = 4;
    sbit  USB_TXHUBPORT0_PORT4_bit at USB0_TXHUBPORT0.B4;
    const register unsigned short int USB_TXHUBPORT0_PORT5 = 5;
    sbit  USB_TXHUBPORT0_PORT5_bit at USB0_TXHUBPORT0.B5;
    const register unsigned short int USB_TXHUBPORT0_PORT6 = 6;
    sbit  USB_TXHUBPORT0_PORT6_bit at USB0_TXHUBPORT0.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR1     absolute 0x40050088;
    const register unsigned short int USB_TXFUNCADDR1_ADDR0 = 0;
    sbit  USB_TXFUNCADDR1_ADDR0_bit at USB0_TXFUNCADDR1.B0;
    const register unsigned short int USB_TXFUNCADDR1_ADDR1 = 1;
    sbit  USB_TXFUNCADDR1_ADDR1_bit at USB0_TXFUNCADDR1.B1;
    const register unsigned short int USB_TXFUNCADDR1_ADDR2 = 2;
    sbit  USB_TXFUNCADDR1_ADDR2_bit at USB0_TXFUNCADDR1.B2;
    const register unsigned short int USB_TXFUNCADDR1_ADDR3 = 3;
    sbit  USB_TXFUNCADDR1_ADDR3_bit at USB0_TXFUNCADDR1.B3;
    const register unsigned short int USB_TXFUNCADDR1_ADDR4 = 4;
    sbit  USB_TXFUNCADDR1_ADDR4_bit at USB0_TXFUNCADDR1.B4;
    const register unsigned short int USB_TXFUNCADDR1_ADDR5 = 5;
    sbit  USB_TXFUNCADDR1_ADDR5_bit at USB0_TXFUNCADDR1.B5;
    const register unsigned short int USB_TXFUNCADDR1_ADDR6 = 6;
    sbit  USB_TXFUNCADDR1_ADDR6_bit at USB0_TXFUNCADDR1.B6;

sfr unsigned short   volatile USB0_TXHUBADDR1      absolute 0x4005008A;
    const register unsigned short int USB_TXHUBADDR1_ADDR0 = 0;
    sbit  USB_TXHUBADDR1_ADDR0_bit at USB0_TXHUBADDR1.B0;
    const register unsigned short int USB_TXHUBADDR1_ADDR1 = 1;
    sbit  USB_TXHUBADDR1_ADDR1_bit at USB0_TXHUBADDR1.B1;
    const register unsigned short int USB_TXHUBADDR1_ADDR2 = 2;
    sbit  USB_TXHUBADDR1_ADDR2_bit at USB0_TXHUBADDR1.B2;
    const register unsigned short int USB_TXHUBADDR1_ADDR3 = 3;
    sbit  USB_TXHUBADDR1_ADDR3_bit at USB0_TXHUBADDR1.B3;
    const register unsigned short int USB_TXHUBADDR1_ADDR4 = 4;
    sbit  USB_TXHUBADDR1_ADDR4_bit at USB0_TXHUBADDR1.B4;
    const register unsigned short int USB_TXHUBADDR1_ADDR5 = 5;
    sbit  USB_TXHUBADDR1_ADDR5_bit at USB0_TXHUBADDR1.B5;
    const register unsigned short int USB_TXHUBADDR1_ADDR6 = 6;
    sbit  USB_TXHUBADDR1_ADDR6_bit at USB0_TXHUBADDR1.B6;

sfr unsigned short   volatile USB0_TXHUBPORT1      absolute 0x4005008B;
    const register unsigned short int USB_TXHUBPORT1_PORT0 = 0;
    sbit  USB_TXHUBPORT1_PORT0_bit at USB0_TXHUBPORT1.B0;
    const register unsigned short int USB_TXHUBPORT1_PORT1 = 1;
    sbit  USB_TXHUBPORT1_PORT1_bit at USB0_TXHUBPORT1.B1;
    const register unsigned short int USB_TXHUBPORT1_PORT2 = 2;
    sbit  USB_TXHUBPORT1_PORT2_bit at USB0_TXHUBPORT1.B2;
    const register unsigned short int USB_TXHUBPORT1_PORT3 = 3;
    sbit  USB_TXHUBPORT1_PORT3_bit at USB0_TXHUBPORT1.B3;
    const register unsigned short int USB_TXHUBPORT1_PORT4 = 4;
    sbit  USB_TXHUBPORT1_PORT4_bit at USB0_TXHUBPORT1.B4;
    const register unsigned short int USB_TXHUBPORT1_PORT5 = 5;
    sbit  USB_TXHUBPORT1_PORT5_bit at USB0_TXHUBPORT1.B5;
    const register unsigned short int USB_TXHUBPORT1_PORT6 = 6;
    sbit  USB_TXHUBPORT1_PORT6_bit at USB0_TXHUBPORT1.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR1     absolute 0x4005008C;
    const register unsigned short int USB_RXFUNCADDR1_ADDR0 = 0;
    sbit  USB_RXFUNCADDR1_ADDR0_bit at USB0_RXFUNCADDR1.B0;
    const register unsigned short int USB_RXFUNCADDR1_ADDR1 = 1;
    sbit  USB_RXFUNCADDR1_ADDR1_bit at USB0_RXFUNCADDR1.B1;
    const register unsigned short int USB_RXFUNCADDR1_ADDR2 = 2;
    sbit  USB_RXFUNCADDR1_ADDR2_bit at USB0_RXFUNCADDR1.B2;
    const register unsigned short int USB_RXFUNCADDR1_ADDR3 = 3;
    sbit  USB_RXFUNCADDR1_ADDR3_bit at USB0_RXFUNCADDR1.B3;
    const register unsigned short int USB_RXFUNCADDR1_ADDR4 = 4;
    sbit  USB_RXFUNCADDR1_ADDR4_bit at USB0_RXFUNCADDR1.B4;
    const register unsigned short int USB_RXFUNCADDR1_ADDR5 = 5;
    sbit  USB_RXFUNCADDR1_ADDR5_bit at USB0_RXFUNCADDR1.B5;
    const register unsigned short int USB_RXFUNCADDR1_ADDR6 = 6;
    sbit  USB_RXFUNCADDR1_ADDR6_bit at USB0_RXFUNCADDR1.B6;

sfr unsigned short   volatile USB0_RXHUBADDR1      absolute 0x4005008E;
    const register unsigned short int USB_RXHUBADDR1_ADDR0 = 0;
    sbit  USB_RXHUBADDR1_ADDR0_bit at USB0_RXHUBADDR1.B0;
    const register unsigned short int USB_RXHUBADDR1_ADDR1 = 1;
    sbit  USB_RXHUBADDR1_ADDR1_bit at USB0_RXHUBADDR1.B1;
    const register unsigned short int USB_RXHUBADDR1_ADDR2 = 2;
    sbit  USB_RXHUBADDR1_ADDR2_bit at USB0_RXHUBADDR1.B2;
    const register unsigned short int USB_RXHUBADDR1_ADDR3 = 3;
    sbit  USB_RXHUBADDR1_ADDR3_bit at USB0_RXHUBADDR1.B3;
    const register unsigned short int USB_RXHUBADDR1_ADDR4 = 4;
    sbit  USB_RXHUBADDR1_ADDR4_bit at USB0_RXHUBADDR1.B4;
    const register unsigned short int USB_RXHUBADDR1_ADDR5 = 5;
    sbit  USB_RXHUBADDR1_ADDR5_bit at USB0_RXHUBADDR1.B5;
    const register unsigned short int USB_RXHUBADDR1_ADDR6 = 6;
    sbit  USB_RXHUBADDR1_ADDR6_bit at USB0_RXHUBADDR1.B6;

sfr unsigned short   volatile USB0_RXHUBPORT1      absolute 0x4005008F;
    const register unsigned short int USB_RXHUBPORT1_PORT0 = 0;
    sbit  USB_RXHUBPORT1_PORT0_bit at USB0_RXHUBPORT1.B0;
    const register unsigned short int USB_RXHUBPORT1_PORT1 = 1;
    sbit  USB_RXHUBPORT1_PORT1_bit at USB0_RXHUBPORT1.B1;
    const register unsigned short int USB_RXHUBPORT1_PORT2 = 2;
    sbit  USB_RXHUBPORT1_PORT2_bit at USB0_RXHUBPORT1.B2;
    const register unsigned short int USB_RXHUBPORT1_PORT3 = 3;
    sbit  USB_RXHUBPORT1_PORT3_bit at USB0_RXHUBPORT1.B3;
    const register unsigned short int USB_RXHUBPORT1_PORT4 = 4;
    sbit  USB_RXHUBPORT1_PORT4_bit at USB0_RXHUBPORT1.B4;
    const register unsigned short int USB_RXHUBPORT1_PORT5 = 5;
    sbit  USB_RXHUBPORT1_PORT5_bit at USB0_RXHUBPORT1.B5;
    const register unsigned short int USB_RXHUBPORT1_PORT6 = 6;
    sbit  USB_RXHUBPORT1_PORT6_bit at USB0_RXHUBPORT1.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR2     absolute 0x40050090;
    const register unsigned short int USB_TXFUNCADDR2_ADDR0 = 0;
    sbit  USB_TXFUNCADDR2_ADDR0_bit at USB0_TXFUNCADDR2.B0;
    const register unsigned short int USB_TXFUNCADDR2_ADDR1 = 1;
    sbit  USB_TXFUNCADDR2_ADDR1_bit at USB0_TXFUNCADDR2.B1;
    const register unsigned short int USB_TXFUNCADDR2_ADDR2 = 2;
    sbit  USB_TXFUNCADDR2_ADDR2_bit at USB0_TXFUNCADDR2.B2;
    const register unsigned short int USB_TXFUNCADDR2_ADDR3 = 3;
    sbit  USB_TXFUNCADDR2_ADDR3_bit at USB0_TXFUNCADDR2.B3;
    const register unsigned short int USB_TXFUNCADDR2_ADDR4 = 4;
    sbit  USB_TXFUNCADDR2_ADDR4_bit at USB0_TXFUNCADDR2.B4;
    const register unsigned short int USB_TXFUNCADDR2_ADDR5 = 5;
    sbit  USB_TXFUNCADDR2_ADDR5_bit at USB0_TXFUNCADDR2.B5;
    const register unsigned short int USB_TXFUNCADDR2_ADDR6 = 6;
    sbit  USB_TXFUNCADDR2_ADDR6_bit at USB0_TXFUNCADDR2.B6;

sfr unsigned short   volatile USB0_TXHUBADDR2      absolute 0x40050092;
    const register unsigned short int USB_TXHUBADDR2_ADDR0 = 0;
    sbit  USB_TXHUBADDR2_ADDR0_bit at USB0_TXHUBADDR2.B0;
    const register unsigned short int USB_TXHUBADDR2_ADDR1 = 1;
    sbit  USB_TXHUBADDR2_ADDR1_bit at USB0_TXHUBADDR2.B1;
    const register unsigned short int USB_TXHUBADDR2_ADDR2 = 2;
    sbit  USB_TXHUBADDR2_ADDR2_bit at USB0_TXHUBADDR2.B2;
    const register unsigned short int USB_TXHUBADDR2_ADDR3 = 3;
    sbit  USB_TXHUBADDR2_ADDR3_bit at USB0_TXHUBADDR2.B3;
    const register unsigned short int USB_TXHUBADDR2_ADDR4 = 4;
    sbit  USB_TXHUBADDR2_ADDR4_bit at USB0_TXHUBADDR2.B4;
    const register unsigned short int USB_TXHUBADDR2_ADDR5 = 5;
    sbit  USB_TXHUBADDR2_ADDR5_bit at USB0_TXHUBADDR2.B5;
    const register unsigned short int USB_TXHUBADDR2_ADDR6 = 6;
    sbit  USB_TXHUBADDR2_ADDR6_bit at USB0_TXHUBADDR2.B6;

sfr unsigned short   volatile USB0_TXHUBPORT2      absolute 0x40050093;
    const register unsigned short int USB_TXHUBPORT2_PORT0 = 0;
    sbit  USB_TXHUBPORT2_PORT0_bit at USB0_TXHUBPORT2.B0;
    const register unsigned short int USB_TXHUBPORT2_PORT1 = 1;
    sbit  USB_TXHUBPORT2_PORT1_bit at USB0_TXHUBPORT2.B1;
    const register unsigned short int USB_TXHUBPORT2_PORT2 = 2;
    sbit  USB_TXHUBPORT2_PORT2_bit at USB0_TXHUBPORT2.B2;
    const register unsigned short int USB_TXHUBPORT2_PORT3 = 3;
    sbit  USB_TXHUBPORT2_PORT3_bit at USB0_TXHUBPORT2.B3;
    const register unsigned short int USB_TXHUBPORT2_PORT4 = 4;
    sbit  USB_TXHUBPORT2_PORT4_bit at USB0_TXHUBPORT2.B4;
    const register unsigned short int USB_TXHUBPORT2_PORT5 = 5;
    sbit  USB_TXHUBPORT2_PORT5_bit at USB0_TXHUBPORT2.B5;
    const register unsigned short int USB_TXHUBPORT2_PORT6 = 6;
    sbit  USB_TXHUBPORT2_PORT6_bit at USB0_TXHUBPORT2.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR2     absolute 0x40050094;
    const register unsigned short int USB_RXFUNCADDR2_ADDR0 = 0;
    sbit  USB_RXFUNCADDR2_ADDR0_bit at USB0_RXFUNCADDR2.B0;
    const register unsigned short int USB_RXFUNCADDR2_ADDR1 = 1;
    sbit  USB_RXFUNCADDR2_ADDR1_bit at USB0_RXFUNCADDR2.B1;
    const register unsigned short int USB_RXFUNCADDR2_ADDR2 = 2;
    sbit  USB_RXFUNCADDR2_ADDR2_bit at USB0_RXFUNCADDR2.B2;
    const register unsigned short int USB_RXFUNCADDR2_ADDR3 = 3;
    sbit  USB_RXFUNCADDR2_ADDR3_bit at USB0_RXFUNCADDR2.B3;
    const register unsigned short int USB_RXFUNCADDR2_ADDR4 = 4;
    sbit  USB_RXFUNCADDR2_ADDR4_bit at USB0_RXFUNCADDR2.B4;
    const register unsigned short int USB_RXFUNCADDR2_ADDR5 = 5;
    sbit  USB_RXFUNCADDR2_ADDR5_bit at USB0_RXFUNCADDR2.B5;
    const register unsigned short int USB_RXFUNCADDR2_ADDR6 = 6;
    sbit  USB_RXFUNCADDR2_ADDR6_bit at USB0_RXFUNCADDR2.B6;

sfr unsigned short   volatile USB0_RXHUBADDR2      absolute 0x40050096;
    const register unsigned short int USB_RXHUBADDR2_ADDR0 = 0;
    sbit  USB_RXHUBADDR2_ADDR0_bit at USB0_RXHUBADDR2.B0;
    const register unsigned short int USB_RXHUBADDR2_ADDR1 = 1;
    sbit  USB_RXHUBADDR2_ADDR1_bit at USB0_RXHUBADDR2.B1;
    const register unsigned short int USB_RXHUBADDR2_ADDR2 = 2;
    sbit  USB_RXHUBADDR2_ADDR2_bit at USB0_RXHUBADDR2.B2;
    const register unsigned short int USB_RXHUBADDR2_ADDR3 = 3;
    sbit  USB_RXHUBADDR2_ADDR3_bit at USB0_RXHUBADDR2.B3;
    const register unsigned short int USB_RXHUBADDR2_ADDR4 = 4;
    sbit  USB_RXHUBADDR2_ADDR4_bit at USB0_RXHUBADDR2.B4;
    const register unsigned short int USB_RXHUBADDR2_ADDR5 = 5;
    sbit  USB_RXHUBADDR2_ADDR5_bit at USB0_RXHUBADDR2.B5;
    const register unsigned short int USB_RXHUBADDR2_ADDR6 = 6;
    sbit  USB_RXHUBADDR2_ADDR6_bit at USB0_RXHUBADDR2.B6;

sfr unsigned short   volatile USB0_RXHUBPORT2      absolute 0x40050097;
    const register unsigned short int USB_RXHUBPORT2_PORT0 = 0;
    sbit  USB_RXHUBPORT2_PORT0_bit at USB0_RXHUBPORT2.B0;
    const register unsigned short int USB_RXHUBPORT2_PORT1 = 1;
    sbit  USB_RXHUBPORT2_PORT1_bit at USB0_RXHUBPORT2.B1;
    const register unsigned short int USB_RXHUBPORT2_PORT2 = 2;
    sbit  USB_RXHUBPORT2_PORT2_bit at USB0_RXHUBPORT2.B2;
    const register unsigned short int USB_RXHUBPORT2_PORT3 = 3;
    sbit  USB_RXHUBPORT2_PORT3_bit at USB0_RXHUBPORT2.B3;
    const register unsigned short int USB_RXHUBPORT2_PORT4 = 4;
    sbit  USB_RXHUBPORT2_PORT4_bit at USB0_RXHUBPORT2.B4;
    const register unsigned short int USB_RXHUBPORT2_PORT5 = 5;
    sbit  USB_RXHUBPORT2_PORT5_bit at USB0_RXHUBPORT2.B5;
    const register unsigned short int USB_RXHUBPORT2_PORT6 = 6;
    sbit  USB_RXHUBPORT2_PORT6_bit at USB0_RXHUBPORT2.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR3     absolute 0x40050098;
    const register unsigned short int USB_TXFUNCADDR3_ADDR0 = 0;
    sbit  USB_TXFUNCADDR3_ADDR0_bit at USB0_TXFUNCADDR3.B0;
    const register unsigned short int USB_TXFUNCADDR3_ADDR1 = 1;
    sbit  USB_TXFUNCADDR3_ADDR1_bit at USB0_TXFUNCADDR3.B1;
    const register unsigned short int USB_TXFUNCADDR3_ADDR2 = 2;
    sbit  USB_TXFUNCADDR3_ADDR2_bit at USB0_TXFUNCADDR3.B2;
    const register unsigned short int USB_TXFUNCADDR3_ADDR3 = 3;
    sbit  USB_TXFUNCADDR3_ADDR3_bit at USB0_TXFUNCADDR3.B3;
    const register unsigned short int USB_TXFUNCADDR3_ADDR4 = 4;
    sbit  USB_TXFUNCADDR3_ADDR4_bit at USB0_TXFUNCADDR3.B4;
    const register unsigned short int USB_TXFUNCADDR3_ADDR5 = 5;
    sbit  USB_TXFUNCADDR3_ADDR5_bit at USB0_TXFUNCADDR3.B5;
    const register unsigned short int USB_TXFUNCADDR3_ADDR6 = 6;
    sbit  USB_TXFUNCADDR3_ADDR6_bit at USB0_TXFUNCADDR3.B6;

sfr unsigned short   volatile USB0_TXHUBADDR3      absolute 0x4005009A;
    const register unsigned short int USB_TXHUBADDR3_ADDR0 = 0;
    sbit  USB_TXHUBADDR3_ADDR0_bit at USB0_TXHUBADDR3.B0;
    const register unsigned short int USB_TXHUBADDR3_ADDR1 = 1;
    sbit  USB_TXHUBADDR3_ADDR1_bit at USB0_TXHUBADDR3.B1;
    const register unsigned short int USB_TXHUBADDR3_ADDR2 = 2;
    sbit  USB_TXHUBADDR3_ADDR2_bit at USB0_TXHUBADDR3.B2;
    const register unsigned short int USB_TXHUBADDR3_ADDR3 = 3;
    sbit  USB_TXHUBADDR3_ADDR3_bit at USB0_TXHUBADDR3.B3;
    const register unsigned short int USB_TXHUBADDR3_ADDR4 = 4;
    sbit  USB_TXHUBADDR3_ADDR4_bit at USB0_TXHUBADDR3.B4;
    const register unsigned short int USB_TXHUBADDR3_ADDR5 = 5;
    sbit  USB_TXHUBADDR3_ADDR5_bit at USB0_TXHUBADDR3.B5;
    const register unsigned short int USB_TXHUBADDR3_ADDR6 = 6;
    sbit  USB_TXHUBADDR3_ADDR6_bit at USB0_TXHUBADDR3.B6;

sfr unsigned short   volatile USB0_TXHUBPORT3      absolute 0x4005009B;
    const register unsigned short int USB_TXHUBPORT3_PORT0 = 0;
    sbit  USB_TXHUBPORT3_PORT0_bit at USB0_TXHUBPORT3.B0;
    const register unsigned short int USB_TXHUBPORT3_PORT1 = 1;
    sbit  USB_TXHUBPORT3_PORT1_bit at USB0_TXHUBPORT3.B1;
    const register unsigned short int USB_TXHUBPORT3_PORT2 = 2;
    sbit  USB_TXHUBPORT3_PORT2_bit at USB0_TXHUBPORT3.B2;
    const register unsigned short int USB_TXHUBPORT3_PORT3 = 3;
    sbit  USB_TXHUBPORT3_PORT3_bit at USB0_TXHUBPORT3.B3;
    const register unsigned short int USB_TXHUBPORT3_PORT4 = 4;
    sbit  USB_TXHUBPORT3_PORT4_bit at USB0_TXHUBPORT3.B4;
    const register unsigned short int USB_TXHUBPORT3_PORT5 = 5;
    sbit  USB_TXHUBPORT3_PORT5_bit at USB0_TXHUBPORT3.B5;
    const register unsigned short int USB_TXHUBPORT3_PORT6 = 6;
    sbit  USB_TXHUBPORT3_PORT6_bit at USB0_TXHUBPORT3.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR3     absolute 0x4005009C;
    const register unsigned short int USB_RXFUNCADDR3_ADDR0 = 0;
    sbit  USB_RXFUNCADDR3_ADDR0_bit at USB0_RXFUNCADDR3.B0;
    const register unsigned short int USB_RXFUNCADDR3_ADDR1 = 1;
    sbit  USB_RXFUNCADDR3_ADDR1_bit at USB0_RXFUNCADDR3.B1;
    const register unsigned short int USB_RXFUNCADDR3_ADDR2 = 2;
    sbit  USB_RXFUNCADDR3_ADDR2_bit at USB0_RXFUNCADDR3.B2;
    const register unsigned short int USB_RXFUNCADDR3_ADDR3 = 3;
    sbit  USB_RXFUNCADDR3_ADDR3_bit at USB0_RXFUNCADDR3.B3;
    const register unsigned short int USB_RXFUNCADDR3_ADDR4 = 4;
    sbit  USB_RXFUNCADDR3_ADDR4_bit at USB0_RXFUNCADDR3.B4;
    const register unsigned short int USB_RXFUNCADDR3_ADDR5 = 5;
    sbit  USB_RXFUNCADDR3_ADDR5_bit at USB0_RXFUNCADDR3.B5;
    const register unsigned short int USB_RXFUNCADDR3_ADDR6 = 6;
    sbit  USB_RXFUNCADDR3_ADDR6_bit at USB0_RXFUNCADDR3.B6;

sfr unsigned short   volatile USB0_RXHUBADDR3      absolute 0x4005009E;
    const register unsigned short int USB_RXHUBADDR3_ADDR0 = 0;
    sbit  USB_RXHUBADDR3_ADDR0_bit at USB0_RXHUBADDR3.B0;
    const register unsigned short int USB_RXHUBADDR3_ADDR1 = 1;
    sbit  USB_RXHUBADDR3_ADDR1_bit at USB0_RXHUBADDR3.B1;
    const register unsigned short int USB_RXHUBADDR3_ADDR2 = 2;
    sbit  USB_RXHUBADDR3_ADDR2_bit at USB0_RXHUBADDR3.B2;
    const register unsigned short int USB_RXHUBADDR3_ADDR3 = 3;
    sbit  USB_RXHUBADDR3_ADDR3_bit at USB0_RXHUBADDR3.B3;
    const register unsigned short int USB_RXHUBADDR3_ADDR4 = 4;
    sbit  USB_RXHUBADDR3_ADDR4_bit at USB0_RXHUBADDR3.B4;
    const register unsigned short int USB_RXHUBADDR3_ADDR5 = 5;
    sbit  USB_RXHUBADDR3_ADDR5_bit at USB0_RXHUBADDR3.B5;
    const register unsigned short int USB_RXHUBADDR3_ADDR6 = 6;
    sbit  USB_RXHUBADDR3_ADDR6_bit at USB0_RXHUBADDR3.B6;

sfr unsigned short   volatile USB0_RXHUBPORT3      absolute 0x4005009F;
    const register unsigned short int USB_RXHUBPORT3_PORT0 = 0;
    sbit  USB_RXHUBPORT3_PORT0_bit at USB0_RXHUBPORT3.B0;
    const register unsigned short int USB_RXHUBPORT3_PORT1 = 1;
    sbit  USB_RXHUBPORT3_PORT1_bit at USB0_RXHUBPORT3.B1;
    const register unsigned short int USB_RXHUBPORT3_PORT2 = 2;
    sbit  USB_RXHUBPORT3_PORT2_bit at USB0_RXHUBPORT3.B2;
    const register unsigned short int USB_RXHUBPORT3_PORT3 = 3;
    sbit  USB_RXHUBPORT3_PORT3_bit at USB0_RXHUBPORT3.B3;
    const register unsigned short int USB_RXHUBPORT3_PORT4 = 4;
    sbit  USB_RXHUBPORT3_PORT4_bit at USB0_RXHUBPORT3.B4;
    const register unsigned short int USB_RXHUBPORT3_PORT5 = 5;
    sbit  USB_RXHUBPORT3_PORT5_bit at USB0_RXHUBPORT3.B5;
    const register unsigned short int USB_RXHUBPORT3_PORT6 = 6;
    sbit  USB_RXHUBPORT3_PORT6_bit at USB0_RXHUBPORT3.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR4     absolute 0x400500A0;
    const register unsigned short int USB_TXFUNCADDR4_ADDR0 = 0;
    sbit  USB_TXFUNCADDR4_ADDR0_bit at USB0_TXFUNCADDR4.B0;
    const register unsigned short int USB_TXFUNCADDR4_ADDR1 = 1;
    sbit  USB_TXFUNCADDR4_ADDR1_bit at USB0_TXFUNCADDR4.B1;
    const register unsigned short int USB_TXFUNCADDR4_ADDR2 = 2;
    sbit  USB_TXFUNCADDR4_ADDR2_bit at USB0_TXFUNCADDR4.B2;
    const register unsigned short int USB_TXFUNCADDR4_ADDR3 = 3;
    sbit  USB_TXFUNCADDR4_ADDR3_bit at USB0_TXFUNCADDR4.B3;
    const register unsigned short int USB_TXFUNCADDR4_ADDR4 = 4;
    sbit  USB_TXFUNCADDR4_ADDR4_bit at USB0_TXFUNCADDR4.B4;
    const register unsigned short int USB_TXFUNCADDR4_ADDR5 = 5;
    sbit  USB_TXFUNCADDR4_ADDR5_bit at USB0_TXFUNCADDR4.B5;
    const register unsigned short int USB_TXFUNCADDR4_ADDR6 = 6;
    sbit  USB_TXFUNCADDR4_ADDR6_bit at USB0_TXFUNCADDR4.B6;

sfr unsigned short   volatile USB0_TXHUBADDR4      absolute 0x400500A2;
    const register unsigned short int USB_TXHUBADDR4_ADDR0 = 0;
    sbit  USB_TXHUBADDR4_ADDR0_bit at USB0_TXHUBADDR4.B0;
    const register unsigned short int USB_TXHUBADDR4_ADDR1 = 1;
    sbit  USB_TXHUBADDR4_ADDR1_bit at USB0_TXHUBADDR4.B1;
    const register unsigned short int USB_TXHUBADDR4_ADDR2 = 2;
    sbit  USB_TXHUBADDR4_ADDR2_bit at USB0_TXHUBADDR4.B2;
    const register unsigned short int USB_TXHUBADDR4_ADDR3 = 3;
    sbit  USB_TXHUBADDR4_ADDR3_bit at USB0_TXHUBADDR4.B3;
    const register unsigned short int USB_TXHUBADDR4_ADDR4 = 4;
    sbit  USB_TXHUBADDR4_ADDR4_bit at USB0_TXHUBADDR4.B4;
    const register unsigned short int USB_TXHUBADDR4_ADDR5 = 5;
    sbit  USB_TXHUBADDR4_ADDR5_bit at USB0_TXHUBADDR4.B5;
    const register unsigned short int USB_TXHUBADDR4_ADDR6 = 6;
    sbit  USB_TXHUBADDR4_ADDR6_bit at USB0_TXHUBADDR4.B6;

sfr unsigned short   volatile USB0_TXHUBPORT4      absolute 0x400500A3;
    const register unsigned short int USB_TXHUBPORT4_PORT0 = 0;
    sbit  USB_TXHUBPORT4_PORT0_bit at USB0_TXHUBPORT4.B0;
    const register unsigned short int USB_TXHUBPORT4_PORT1 = 1;
    sbit  USB_TXHUBPORT4_PORT1_bit at USB0_TXHUBPORT4.B1;
    const register unsigned short int USB_TXHUBPORT4_PORT2 = 2;
    sbit  USB_TXHUBPORT4_PORT2_bit at USB0_TXHUBPORT4.B2;
    const register unsigned short int USB_TXHUBPORT4_PORT3 = 3;
    sbit  USB_TXHUBPORT4_PORT3_bit at USB0_TXHUBPORT4.B3;
    const register unsigned short int USB_TXHUBPORT4_PORT4 = 4;
    sbit  USB_TXHUBPORT4_PORT4_bit at USB0_TXHUBPORT4.B4;
    const register unsigned short int USB_TXHUBPORT4_PORT5 = 5;
    sbit  USB_TXHUBPORT4_PORT5_bit at USB0_TXHUBPORT4.B5;
    const register unsigned short int USB_TXHUBPORT4_PORT6 = 6;
    sbit  USB_TXHUBPORT4_PORT6_bit at USB0_TXHUBPORT4.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR4     absolute 0x400500A4;
    const register unsigned short int USB_RXFUNCADDR4_ADDR0 = 0;
    sbit  USB_RXFUNCADDR4_ADDR0_bit at USB0_RXFUNCADDR4.B0;
    const register unsigned short int USB_RXFUNCADDR4_ADDR1 = 1;
    sbit  USB_RXFUNCADDR4_ADDR1_bit at USB0_RXFUNCADDR4.B1;
    const register unsigned short int USB_RXFUNCADDR4_ADDR2 = 2;
    sbit  USB_RXFUNCADDR4_ADDR2_bit at USB0_RXFUNCADDR4.B2;
    const register unsigned short int USB_RXFUNCADDR4_ADDR3 = 3;
    sbit  USB_RXFUNCADDR4_ADDR3_bit at USB0_RXFUNCADDR4.B3;
    const register unsigned short int USB_RXFUNCADDR4_ADDR4 = 4;
    sbit  USB_RXFUNCADDR4_ADDR4_bit at USB0_RXFUNCADDR4.B4;
    const register unsigned short int USB_RXFUNCADDR4_ADDR5 = 5;
    sbit  USB_RXFUNCADDR4_ADDR5_bit at USB0_RXFUNCADDR4.B5;
    const register unsigned short int USB_RXFUNCADDR4_ADDR6 = 6;
    sbit  USB_RXFUNCADDR4_ADDR6_bit at USB0_RXFUNCADDR4.B6;

sfr unsigned short   volatile USB0_RXHUBADDR4      absolute 0x400500A6;
    const register unsigned short int USB_RXHUBADDR4_ADDR0 = 0;
    sbit  USB_RXHUBADDR4_ADDR0_bit at USB0_RXHUBADDR4.B0;
    const register unsigned short int USB_RXHUBADDR4_ADDR1 = 1;
    sbit  USB_RXHUBADDR4_ADDR1_bit at USB0_RXHUBADDR4.B1;
    const register unsigned short int USB_RXHUBADDR4_ADDR2 = 2;
    sbit  USB_RXHUBADDR4_ADDR2_bit at USB0_RXHUBADDR4.B2;
    const register unsigned short int USB_RXHUBADDR4_ADDR3 = 3;
    sbit  USB_RXHUBADDR4_ADDR3_bit at USB0_RXHUBADDR4.B3;
    const register unsigned short int USB_RXHUBADDR4_ADDR4 = 4;
    sbit  USB_RXHUBADDR4_ADDR4_bit at USB0_RXHUBADDR4.B4;
    const register unsigned short int USB_RXHUBADDR4_ADDR5 = 5;
    sbit  USB_RXHUBADDR4_ADDR5_bit at USB0_RXHUBADDR4.B5;
    const register unsigned short int USB_RXHUBADDR4_ADDR6 = 6;
    sbit  USB_RXHUBADDR4_ADDR6_bit at USB0_RXHUBADDR4.B6;

sfr unsigned short   volatile USB0_RXHUBPORT4      absolute 0x400500A7;
    const register unsigned short int USB_RXHUBPORT4_PORT0 = 0;
    sbit  USB_RXHUBPORT4_PORT0_bit at USB0_RXHUBPORT4.B0;
    const register unsigned short int USB_RXHUBPORT4_PORT1 = 1;
    sbit  USB_RXHUBPORT4_PORT1_bit at USB0_RXHUBPORT4.B1;
    const register unsigned short int USB_RXHUBPORT4_PORT2 = 2;
    sbit  USB_RXHUBPORT4_PORT2_bit at USB0_RXHUBPORT4.B2;
    const register unsigned short int USB_RXHUBPORT4_PORT3 = 3;
    sbit  USB_RXHUBPORT4_PORT3_bit at USB0_RXHUBPORT4.B3;
    const register unsigned short int USB_RXHUBPORT4_PORT4 = 4;
    sbit  USB_RXHUBPORT4_PORT4_bit at USB0_RXHUBPORT4.B4;
    const register unsigned short int USB_RXHUBPORT4_PORT5 = 5;
    sbit  USB_RXHUBPORT4_PORT5_bit at USB0_RXHUBPORT4.B5;
    const register unsigned short int USB_RXHUBPORT4_PORT6 = 6;
    sbit  USB_RXHUBPORT4_PORT6_bit at USB0_RXHUBPORT4.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR5     absolute 0x400500A8;
    const register unsigned short int USB_TXFUNCADDR5_ADDR0 = 0;
    sbit  USB_TXFUNCADDR5_ADDR0_bit at USB0_TXFUNCADDR5.B0;
    const register unsigned short int USB_TXFUNCADDR5_ADDR1 = 1;
    sbit  USB_TXFUNCADDR5_ADDR1_bit at USB0_TXFUNCADDR5.B1;
    const register unsigned short int USB_TXFUNCADDR5_ADDR2 = 2;
    sbit  USB_TXFUNCADDR5_ADDR2_bit at USB0_TXFUNCADDR5.B2;
    const register unsigned short int USB_TXFUNCADDR5_ADDR3 = 3;
    sbit  USB_TXFUNCADDR5_ADDR3_bit at USB0_TXFUNCADDR5.B3;
    const register unsigned short int USB_TXFUNCADDR5_ADDR4 = 4;
    sbit  USB_TXFUNCADDR5_ADDR4_bit at USB0_TXFUNCADDR5.B4;
    const register unsigned short int USB_TXFUNCADDR5_ADDR5 = 5;
    sbit  USB_TXFUNCADDR5_ADDR5_bit at USB0_TXFUNCADDR5.B5;
    const register unsigned short int USB_TXFUNCADDR5_ADDR6 = 6;
    sbit  USB_TXFUNCADDR5_ADDR6_bit at USB0_TXFUNCADDR5.B6;

sfr unsigned short   volatile USB0_TXHUBADDR5      absolute 0x400500AA;
    const register unsigned short int USB_TXHUBADDR5_ADDR0 = 0;
    sbit  USB_TXHUBADDR5_ADDR0_bit at USB0_TXHUBADDR5.B0;
    const register unsigned short int USB_TXHUBADDR5_ADDR1 = 1;
    sbit  USB_TXHUBADDR5_ADDR1_bit at USB0_TXHUBADDR5.B1;
    const register unsigned short int USB_TXHUBADDR5_ADDR2 = 2;
    sbit  USB_TXHUBADDR5_ADDR2_bit at USB0_TXHUBADDR5.B2;
    const register unsigned short int USB_TXHUBADDR5_ADDR3 = 3;
    sbit  USB_TXHUBADDR5_ADDR3_bit at USB0_TXHUBADDR5.B3;
    const register unsigned short int USB_TXHUBADDR5_ADDR4 = 4;
    sbit  USB_TXHUBADDR5_ADDR4_bit at USB0_TXHUBADDR5.B4;
    const register unsigned short int USB_TXHUBADDR5_ADDR5 = 5;
    sbit  USB_TXHUBADDR5_ADDR5_bit at USB0_TXHUBADDR5.B5;
    const register unsigned short int USB_TXHUBADDR5_ADDR6 = 6;
    sbit  USB_TXHUBADDR5_ADDR6_bit at USB0_TXHUBADDR5.B6;

sfr unsigned short   volatile USB0_TXHUBPORT5      absolute 0x400500AB;
    const register unsigned short int USB_TXHUBPORT5_PORT0 = 0;
    sbit  USB_TXHUBPORT5_PORT0_bit at USB0_TXHUBPORT5.B0;
    const register unsigned short int USB_TXHUBPORT5_PORT1 = 1;
    sbit  USB_TXHUBPORT5_PORT1_bit at USB0_TXHUBPORT5.B1;
    const register unsigned short int USB_TXHUBPORT5_PORT2 = 2;
    sbit  USB_TXHUBPORT5_PORT2_bit at USB0_TXHUBPORT5.B2;
    const register unsigned short int USB_TXHUBPORT5_PORT3 = 3;
    sbit  USB_TXHUBPORT5_PORT3_bit at USB0_TXHUBPORT5.B3;
    const register unsigned short int USB_TXHUBPORT5_PORT4 = 4;
    sbit  USB_TXHUBPORT5_PORT4_bit at USB0_TXHUBPORT5.B4;
    const register unsigned short int USB_TXHUBPORT5_PORT5 = 5;
    sbit  USB_TXHUBPORT5_PORT5_bit at USB0_TXHUBPORT5.B5;
    const register unsigned short int USB_TXHUBPORT5_PORT6 = 6;
    sbit  USB_TXHUBPORT5_PORT6_bit at USB0_TXHUBPORT5.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR5     absolute 0x400500AC;
    const register unsigned short int USB_RXFUNCADDR5_ADDR0 = 0;
    sbit  USB_RXFUNCADDR5_ADDR0_bit at USB0_RXFUNCADDR5.B0;
    const register unsigned short int USB_RXFUNCADDR5_ADDR1 = 1;
    sbit  USB_RXFUNCADDR5_ADDR1_bit at USB0_RXFUNCADDR5.B1;
    const register unsigned short int USB_RXFUNCADDR5_ADDR2 = 2;
    sbit  USB_RXFUNCADDR5_ADDR2_bit at USB0_RXFUNCADDR5.B2;
    const register unsigned short int USB_RXFUNCADDR5_ADDR3 = 3;
    sbit  USB_RXFUNCADDR5_ADDR3_bit at USB0_RXFUNCADDR5.B3;
    const register unsigned short int USB_RXFUNCADDR5_ADDR4 = 4;
    sbit  USB_RXFUNCADDR5_ADDR4_bit at USB0_RXFUNCADDR5.B4;
    const register unsigned short int USB_RXFUNCADDR5_ADDR5 = 5;
    sbit  USB_RXFUNCADDR5_ADDR5_bit at USB0_RXFUNCADDR5.B5;
    const register unsigned short int USB_RXFUNCADDR5_ADDR6 = 6;
    sbit  USB_RXFUNCADDR5_ADDR6_bit at USB0_RXFUNCADDR5.B6;

sfr unsigned short   volatile USB0_RXHUBADDR5      absolute 0x400500AE;
    const register unsigned short int USB_RXHUBADDR5_ADDR0 = 0;
    sbit  USB_RXHUBADDR5_ADDR0_bit at USB0_RXHUBADDR5.B0;
    const register unsigned short int USB_RXHUBADDR5_ADDR1 = 1;
    sbit  USB_RXHUBADDR5_ADDR1_bit at USB0_RXHUBADDR5.B1;
    const register unsigned short int USB_RXHUBADDR5_ADDR2 = 2;
    sbit  USB_RXHUBADDR5_ADDR2_bit at USB0_RXHUBADDR5.B2;
    const register unsigned short int USB_RXHUBADDR5_ADDR3 = 3;
    sbit  USB_RXHUBADDR5_ADDR3_bit at USB0_RXHUBADDR5.B3;
    const register unsigned short int USB_RXHUBADDR5_ADDR4 = 4;
    sbit  USB_RXHUBADDR5_ADDR4_bit at USB0_RXHUBADDR5.B4;
    const register unsigned short int USB_RXHUBADDR5_ADDR5 = 5;
    sbit  USB_RXHUBADDR5_ADDR5_bit at USB0_RXHUBADDR5.B5;
    const register unsigned short int USB_RXHUBADDR5_ADDR6 = 6;
    sbit  USB_RXHUBADDR5_ADDR6_bit at USB0_RXHUBADDR5.B6;

sfr unsigned short   volatile USB0_RXHUBPORT5      absolute 0x400500AF;
    const register unsigned short int USB_RXHUBPORT5_PORT0 = 0;
    sbit  USB_RXHUBPORT5_PORT0_bit at USB0_RXHUBPORT5.B0;
    const register unsigned short int USB_RXHUBPORT5_PORT1 = 1;
    sbit  USB_RXHUBPORT5_PORT1_bit at USB0_RXHUBPORT5.B1;
    const register unsigned short int USB_RXHUBPORT5_PORT2 = 2;
    sbit  USB_RXHUBPORT5_PORT2_bit at USB0_RXHUBPORT5.B2;
    const register unsigned short int USB_RXHUBPORT5_PORT3 = 3;
    sbit  USB_RXHUBPORT5_PORT3_bit at USB0_RXHUBPORT5.B3;
    const register unsigned short int USB_RXHUBPORT5_PORT4 = 4;
    sbit  USB_RXHUBPORT5_PORT4_bit at USB0_RXHUBPORT5.B4;
    const register unsigned short int USB_RXHUBPORT5_PORT5 = 5;
    sbit  USB_RXHUBPORT5_PORT5_bit at USB0_RXHUBPORT5.B5;
    const register unsigned short int USB_RXHUBPORT5_PORT6 = 6;
    sbit  USB_RXHUBPORT5_PORT6_bit at USB0_RXHUBPORT5.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR6     absolute 0x400500B0;
    const register unsigned short int USB_TXFUNCADDR6_ADDR0 = 0;
    sbit  USB_TXFUNCADDR6_ADDR0_bit at USB0_TXFUNCADDR6.B0;
    const register unsigned short int USB_TXFUNCADDR6_ADDR1 = 1;
    sbit  USB_TXFUNCADDR6_ADDR1_bit at USB0_TXFUNCADDR6.B1;
    const register unsigned short int USB_TXFUNCADDR6_ADDR2 = 2;
    sbit  USB_TXFUNCADDR6_ADDR2_bit at USB0_TXFUNCADDR6.B2;
    const register unsigned short int USB_TXFUNCADDR6_ADDR3 = 3;
    sbit  USB_TXFUNCADDR6_ADDR3_bit at USB0_TXFUNCADDR6.B3;
    const register unsigned short int USB_TXFUNCADDR6_ADDR4 = 4;
    sbit  USB_TXFUNCADDR6_ADDR4_bit at USB0_TXFUNCADDR6.B4;
    const register unsigned short int USB_TXFUNCADDR6_ADDR5 = 5;
    sbit  USB_TXFUNCADDR6_ADDR5_bit at USB0_TXFUNCADDR6.B5;
    const register unsigned short int USB_TXFUNCADDR6_ADDR6 = 6;
    sbit  USB_TXFUNCADDR6_ADDR6_bit at USB0_TXFUNCADDR6.B6;

sfr unsigned short   volatile USB0_TXHUBADDR6      absolute 0x400500B2;
    const register unsigned short int USB_TXHUBADDR6_ADDR0 = 0;
    sbit  USB_TXHUBADDR6_ADDR0_bit at USB0_TXHUBADDR6.B0;
    const register unsigned short int USB_TXHUBADDR6_ADDR1 = 1;
    sbit  USB_TXHUBADDR6_ADDR1_bit at USB0_TXHUBADDR6.B1;
    const register unsigned short int USB_TXHUBADDR6_ADDR2 = 2;
    sbit  USB_TXHUBADDR6_ADDR2_bit at USB0_TXHUBADDR6.B2;
    const register unsigned short int USB_TXHUBADDR6_ADDR3 = 3;
    sbit  USB_TXHUBADDR6_ADDR3_bit at USB0_TXHUBADDR6.B3;
    const register unsigned short int USB_TXHUBADDR6_ADDR4 = 4;
    sbit  USB_TXHUBADDR6_ADDR4_bit at USB0_TXHUBADDR6.B4;
    const register unsigned short int USB_TXHUBADDR6_ADDR5 = 5;
    sbit  USB_TXHUBADDR6_ADDR5_bit at USB0_TXHUBADDR6.B5;
    const register unsigned short int USB_TXHUBADDR6_ADDR6 = 6;
    sbit  USB_TXHUBADDR6_ADDR6_bit at USB0_TXHUBADDR6.B6;

sfr unsigned short   volatile USB0_TXHUBPORT6      absolute 0x400500B3;
    const register unsigned short int USB_TXHUBPORT6_PORT0 = 0;
    sbit  USB_TXHUBPORT6_PORT0_bit at USB0_TXHUBPORT6.B0;
    const register unsigned short int USB_TXHUBPORT6_PORT1 = 1;
    sbit  USB_TXHUBPORT6_PORT1_bit at USB0_TXHUBPORT6.B1;
    const register unsigned short int USB_TXHUBPORT6_PORT2 = 2;
    sbit  USB_TXHUBPORT6_PORT2_bit at USB0_TXHUBPORT6.B2;
    const register unsigned short int USB_TXHUBPORT6_PORT3 = 3;
    sbit  USB_TXHUBPORT6_PORT3_bit at USB0_TXHUBPORT6.B3;
    const register unsigned short int USB_TXHUBPORT6_PORT4 = 4;
    sbit  USB_TXHUBPORT6_PORT4_bit at USB0_TXHUBPORT6.B4;
    const register unsigned short int USB_TXHUBPORT6_PORT5 = 5;
    sbit  USB_TXHUBPORT6_PORT5_bit at USB0_TXHUBPORT6.B5;
    const register unsigned short int USB_TXHUBPORT6_PORT6 = 6;
    sbit  USB_TXHUBPORT6_PORT6_bit at USB0_TXHUBPORT6.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR6     absolute 0x400500B4;
    const register unsigned short int USB_RXFUNCADDR6_ADDR0 = 0;
    sbit  USB_RXFUNCADDR6_ADDR0_bit at USB0_RXFUNCADDR6.B0;
    const register unsigned short int USB_RXFUNCADDR6_ADDR1 = 1;
    sbit  USB_RXFUNCADDR6_ADDR1_bit at USB0_RXFUNCADDR6.B1;
    const register unsigned short int USB_RXFUNCADDR6_ADDR2 = 2;
    sbit  USB_RXFUNCADDR6_ADDR2_bit at USB0_RXFUNCADDR6.B2;
    const register unsigned short int USB_RXFUNCADDR6_ADDR3 = 3;
    sbit  USB_RXFUNCADDR6_ADDR3_bit at USB0_RXFUNCADDR6.B3;
    const register unsigned short int USB_RXFUNCADDR6_ADDR4 = 4;
    sbit  USB_RXFUNCADDR6_ADDR4_bit at USB0_RXFUNCADDR6.B4;
    const register unsigned short int USB_RXFUNCADDR6_ADDR5 = 5;
    sbit  USB_RXFUNCADDR6_ADDR5_bit at USB0_RXFUNCADDR6.B5;
    const register unsigned short int USB_RXFUNCADDR6_ADDR6 = 6;
    sbit  USB_RXFUNCADDR6_ADDR6_bit at USB0_RXFUNCADDR6.B6;

sfr unsigned short   volatile USB0_RXHUBADDR6      absolute 0x400500B6;
    const register unsigned short int USB_RXHUBADDR6_ADDR0 = 0;
    sbit  USB_RXHUBADDR6_ADDR0_bit at USB0_RXHUBADDR6.B0;
    const register unsigned short int USB_RXHUBADDR6_ADDR1 = 1;
    sbit  USB_RXHUBADDR6_ADDR1_bit at USB0_RXHUBADDR6.B1;
    const register unsigned short int USB_RXHUBADDR6_ADDR2 = 2;
    sbit  USB_RXHUBADDR6_ADDR2_bit at USB0_RXHUBADDR6.B2;
    const register unsigned short int USB_RXHUBADDR6_ADDR3 = 3;
    sbit  USB_RXHUBADDR6_ADDR3_bit at USB0_RXHUBADDR6.B3;
    const register unsigned short int USB_RXHUBADDR6_ADDR4 = 4;
    sbit  USB_RXHUBADDR6_ADDR4_bit at USB0_RXHUBADDR6.B4;
    const register unsigned short int USB_RXHUBADDR6_ADDR5 = 5;
    sbit  USB_RXHUBADDR6_ADDR5_bit at USB0_RXHUBADDR6.B5;
    const register unsigned short int USB_RXHUBADDR6_ADDR6 = 6;
    sbit  USB_RXHUBADDR6_ADDR6_bit at USB0_RXHUBADDR6.B6;

sfr unsigned short   volatile USB0_RXHUBPORT6      absolute 0x400500B7;
    const register unsigned short int USB_RXHUBPORT6_PORT0 = 0;
    sbit  USB_RXHUBPORT6_PORT0_bit at USB0_RXHUBPORT6.B0;
    const register unsigned short int USB_RXHUBPORT6_PORT1 = 1;
    sbit  USB_RXHUBPORT6_PORT1_bit at USB0_RXHUBPORT6.B1;
    const register unsigned short int USB_RXHUBPORT6_PORT2 = 2;
    sbit  USB_RXHUBPORT6_PORT2_bit at USB0_RXHUBPORT6.B2;
    const register unsigned short int USB_RXHUBPORT6_PORT3 = 3;
    sbit  USB_RXHUBPORT6_PORT3_bit at USB0_RXHUBPORT6.B3;
    const register unsigned short int USB_RXHUBPORT6_PORT4 = 4;
    sbit  USB_RXHUBPORT6_PORT4_bit at USB0_RXHUBPORT6.B4;
    const register unsigned short int USB_RXHUBPORT6_PORT5 = 5;
    sbit  USB_RXHUBPORT6_PORT5_bit at USB0_RXHUBPORT6.B5;
    const register unsigned short int USB_RXHUBPORT6_PORT6 = 6;
    sbit  USB_RXHUBPORT6_PORT6_bit at USB0_RXHUBPORT6.B6;

sfr unsigned short   volatile USB0_TXFUNCADDR7     absolute 0x400500B8;
    const register unsigned short int USB_TXFUNCADDR7_ADDR0 = 0;
    sbit  USB_TXFUNCADDR7_ADDR0_bit at USB0_TXFUNCADDR7.B0;
    const register unsigned short int USB_TXFUNCADDR7_ADDR1 = 1;
    sbit  USB_TXFUNCADDR7_ADDR1_bit at USB0_TXFUNCADDR7.B1;
    const register unsigned short int USB_TXFUNCADDR7_ADDR2 = 2;
    sbit  USB_TXFUNCADDR7_ADDR2_bit at USB0_TXFUNCADDR7.B2;
    const register unsigned short int USB_TXFUNCADDR7_ADDR3 = 3;
    sbit  USB_TXFUNCADDR7_ADDR3_bit at USB0_TXFUNCADDR7.B3;
    const register unsigned short int USB_TXFUNCADDR7_ADDR4 = 4;
    sbit  USB_TXFUNCADDR7_ADDR4_bit at USB0_TXFUNCADDR7.B4;
    const register unsigned short int USB_TXFUNCADDR7_ADDR5 = 5;
    sbit  USB_TXFUNCADDR7_ADDR5_bit at USB0_TXFUNCADDR7.B5;
    const register unsigned short int USB_TXFUNCADDR7_ADDR6 = 6;
    sbit  USB_TXFUNCADDR7_ADDR6_bit at USB0_TXFUNCADDR7.B6;

sfr unsigned short   volatile USB0_TXHUBADDR7      absolute 0x400500BA;
    const register unsigned short int USB_TXHUBADDR7_ADDR0 = 0;
    sbit  USB_TXHUBADDR7_ADDR0_bit at USB0_TXHUBADDR7.B0;
    const register unsigned short int USB_TXHUBADDR7_ADDR1 = 1;
    sbit  USB_TXHUBADDR7_ADDR1_bit at USB0_TXHUBADDR7.B1;
    const register unsigned short int USB_TXHUBADDR7_ADDR2 = 2;
    sbit  USB_TXHUBADDR7_ADDR2_bit at USB0_TXHUBADDR7.B2;
    const register unsigned short int USB_TXHUBADDR7_ADDR3 = 3;
    sbit  USB_TXHUBADDR7_ADDR3_bit at USB0_TXHUBADDR7.B3;
    const register unsigned short int USB_TXHUBADDR7_ADDR4 = 4;
    sbit  USB_TXHUBADDR7_ADDR4_bit at USB0_TXHUBADDR7.B4;
    const register unsigned short int USB_TXHUBADDR7_ADDR5 = 5;
    sbit  USB_TXHUBADDR7_ADDR5_bit at USB0_TXHUBADDR7.B5;
    const register unsigned short int USB_TXHUBADDR7_ADDR6 = 6;
    sbit  USB_TXHUBADDR7_ADDR6_bit at USB0_TXHUBADDR7.B6;

sfr unsigned short   volatile USB0_TXHUBPORT7      absolute 0x400500BB;
    const register unsigned short int USB_TXHUBPORT7_PORT0 = 0;
    sbit  USB_TXHUBPORT7_PORT0_bit at USB0_TXHUBPORT7.B0;
    const register unsigned short int USB_TXHUBPORT7_PORT1 = 1;
    sbit  USB_TXHUBPORT7_PORT1_bit at USB0_TXHUBPORT7.B1;
    const register unsigned short int USB_TXHUBPORT7_PORT2 = 2;
    sbit  USB_TXHUBPORT7_PORT2_bit at USB0_TXHUBPORT7.B2;
    const register unsigned short int USB_TXHUBPORT7_PORT3 = 3;
    sbit  USB_TXHUBPORT7_PORT3_bit at USB0_TXHUBPORT7.B3;
    const register unsigned short int USB_TXHUBPORT7_PORT4 = 4;
    sbit  USB_TXHUBPORT7_PORT4_bit at USB0_TXHUBPORT7.B4;
    const register unsigned short int USB_TXHUBPORT7_PORT5 = 5;
    sbit  USB_TXHUBPORT7_PORT5_bit at USB0_TXHUBPORT7.B5;
    const register unsigned short int USB_TXHUBPORT7_PORT6 = 6;
    sbit  USB_TXHUBPORT7_PORT6_bit at USB0_TXHUBPORT7.B6;

sfr unsigned short   volatile USB0_RXFUNCADDR7     absolute 0x400500BC;
    const register unsigned short int USB_RXFUNCADDR7_ADDR0 = 0;
    sbit  USB_RXFUNCADDR7_ADDR0_bit at USB0_RXFUNCADDR7.B0;
    const register unsigned short int USB_RXFUNCADDR7_ADDR1 = 1;
    sbit  USB_RXFUNCADDR7_ADDR1_bit at USB0_RXFUNCADDR7.B1;
    const register unsigned short int USB_RXFUNCADDR7_ADDR2 = 2;
    sbit  USB_RXFUNCADDR7_ADDR2_bit at USB0_RXFUNCADDR7.B2;
    const register unsigned short int USB_RXFUNCADDR7_ADDR3 = 3;
    sbit  USB_RXFUNCADDR7_ADDR3_bit at USB0_RXFUNCADDR7.B3;
    const register unsigned short int USB_RXFUNCADDR7_ADDR4 = 4;
    sbit  USB_RXFUNCADDR7_ADDR4_bit at USB0_RXFUNCADDR7.B4;
    const register unsigned short int USB_RXFUNCADDR7_ADDR5 = 5;
    sbit  USB_RXFUNCADDR7_ADDR5_bit at USB0_RXFUNCADDR7.B5;
    const register unsigned short int USB_RXFUNCADDR7_ADDR6 = 6;
    sbit  USB_RXFUNCADDR7_ADDR6_bit at USB0_RXFUNCADDR7.B6;

sfr unsigned short   volatile USB0_RXHUBADDR7      absolute 0x400500BE;
    const register unsigned short int USB_RXHUBADDR7_ADDR0 = 0;
    sbit  USB_RXHUBADDR7_ADDR0_bit at USB0_RXHUBADDR7.B0;
    const register unsigned short int USB_RXHUBADDR7_ADDR1 = 1;
    sbit  USB_RXHUBADDR7_ADDR1_bit at USB0_RXHUBADDR7.B1;
    const register unsigned short int USB_RXHUBADDR7_ADDR2 = 2;
    sbit  USB_RXHUBADDR7_ADDR2_bit at USB0_RXHUBADDR7.B2;
    const register unsigned short int USB_RXHUBADDR7_ADDR3 = 3;
    sbit  USB_RXHUBADDR7_ADDR3_bit at USB0_RXHUBADDR7.B3;
    const register unsigned short int USB_RXHUBADDR7_ADDR4 = 4;
    sbit  USB_RXHUBADDR7_ADDR4_bit at USB0_RXHUBADDR7.B4;
    const register unsigned short int USB_RXHUBADDR7_ADDR5 = 5;
    sbit  USB_RXHUBADDR7_ADDR5_bit at USB0_RXHUBADDR7.B5;
    const register unsigned short int USB_RXHUBADDR7_ADDR6 = 6;
    sbit  USB_RXHUBADDR7_ADDR6_bit at USB0_RXHUBADDR7.B6;

sfr unsigned short   volatile USB0_RXHUBPORT7      absolute 0x400500BF;
    const register unsigned short int USB_RXHUBPORT7_PORT0 = 0;
    sbit  USB_RXHUBPORT7_PORT0_bit at USB0_RXHUBPORT7.B0;
    const register unsigned short int USB_RXHUBPORT7_PORT1 = 1;
    sbit  USB_RXHUBPORT7_PORT1_bit at USB0_RXHUBPORT7.B1;
    const register unsigned short int USB_RXHUBPORT7_PORT2 = 2;
    sbit  USB_RXHUBPORT7_PORT2_bit at USB0_RXHUBPORT7.B2;
    const register unsigned short int USB_RXHUBPORT7_PORT3 = 3;
    sbit  USB_RXHUBPORT7_PORT3_bit at USB0_RXHUBPORT7.B3;
    const register unsigned short int USB_RXHUBPORT7_PORT4 = 4;
    sbit  USB_RXHUBPORT7_PORT4_bit at USB0_RXHUBPORT7.B4;
    const register unsigned short int USB_RXHUBPORT7_PORT5 = 5;
    sbit  USB_RXHUBPORT7_PORT5_bit at USB0_RXHUBPORT7.B5;
    const register unsigned short int USB_RXHUBPORT7_PORT6 = 6;
    sbit  USB_RXHUBPORT7_PORT6_bit at USB0_RXHUBPORT7.B6;

sfr unsigned short   volatile USB0_CSRL0           absolute 0x40050102;
    const register unsigned short int USB_CSRL0_RXRDY = 0;
    sbit  USB_CSRL0_RXRDY_bit at USB0_CSRL0.B0;
    const register unsigned short int USB_CSRL0_TXRDY = 1;
    sbit  USB_CSRL0_TXRDY_bit at USB0_CSRL0.B1;
    const register unsigned short int USB_CSRL0_STALLED = 2;
    sbit  USB_CSRL0_STALLED_bit at USB0_CSRL0.B2;
    const register unsigned short int USB_CSRL0_DATAEND = 3;
    sbit  USB_CSRL0_DATAEND_bit at USB0_CSRL0.B3;
    const register unsigned short int USB_CSRL0_SETEND = 4;
    sbit  USB_CSRL0_SETEND_bit at USB0_CSRL0.B4;
    const register unsigned short int USB_CSRL0_STALL = 5;
    sbit  USB_CSRL0_STALL_bit at USB0_CSRL0.B5;
    const register unsigned short int USB_CSRL0_RXRDYC = 6;
    sbit  USB_CSRL0_RXRDYC_bit at USB0_CSRL0.B6;
    const register unsigned short int USB_CSRL0_SETENDC = 7;
    sbit  USB_CSRL0_SETENDC_bit at USB0_CSRL0.B7;

    const register unsigned short int USB_CSRL0_SETUP = 3;
    sbit  USB_CSRL0_SETUP_bit at USB0_CSRL0.B3;
    const register unsigned short int USB_CSRL0_ERROR = 4;
    sbit  USB_CSRL0_ERROR_bit at USB0_CSRL0.B4;
    const register unsigned short int USB_CSRL0_REQPKT = 5;
    sbit  USB_CSRL0_REQPKT_bit at USB0_CSRL0.B5;
    const register unsigned short int USB_CSRL0_STATUS = 6;
    sbit  USB_CSRL0_STATUS_bit at USB0_CSRL0.B6;
    const register unsigned short int USB_CSRL0_NAKTO = 7;
    sbit  USB_CSRL0_NAKTO_bit at USB0_CSRL0.B7;

sfr unsigned short   volatile USB0_CSRH0           absolute 0x40050103;
    const register unsigned short int USB_CSRH0_FLUSH = 0;
    sbit  USB_CSRH0_FLUSH_bit at USB0_CSRH0.B0;
    const register unsigned short int USB_CSRH0_DT = 1;
    sbit  USB_CSRH0_DT_bit at USB0_CSRH0.B1;
    const register unsigned short int USB_CSRH0_DTWE = 2;
    sbit  USB_CSRH0_DTWE_bit at USB0_CSRH0.B2;
    const register unsigned short int USB_CSRH0_DISPING = 3;
    sbit  USB_CSRH0_DISPING_bit at USB0_CSRH0.B3;

sfr unsigned short   volatile USB0_COUNT0          absolute 0x40050108;
    const register unsigned short int USB_COUNT0_COUNT0 = 0;
    sbit  USB_COUNT0_COUNT0_bit at USB0_COUNT0.B0;
    const register unsigned short int USB_COUNT0_COUNT1 = 1;
    sbit  USB_COUNT0_COUNT1_bit at USB0_COUNT0.B1;
    const register unsigned short int USB_COUNT0_COUNT2 = 2;
    sbit  USB_COUNT0_COUNT2_bit at USB0_COUNT0.B2;
    const register unsigned short int USB_COUNT0_COUNT3 = 3;
    sbit  USB_COUNT0_COUNT3_bit at USB0_COUNT0.B3;
    const register unsigned short int USB_COUNT0_COUNT4 = 4;
    sbit  USB_COUNT0_COUNT4_bit at USB0_COUNT0.B4;
    const register unsigned short int USB_COUNT0_COUNT5 = 5;
    sbit  USB_COUNT0_COUNT5_bit at USB0_COUNT0.B5;
    const register unsigned short int USB_COUNT0_COUNT6 = 6;
    sbit  USB_COUNT0_COUNT6_bit at USB0_COUNT0.B6;

sfr unsigned short   volatile USB0_TYPE0           absolute 0x4005010A;
    const register unsigned short int USB_TYPE0_SPEED6 = 6;
    sbit  USB_TYPE0_SPEED6_bit at USB0_TYPE0.B6;
    const register unsigned short int USB_TYPE0_SPEED7 = 7;
    sbit  USB_TYPE0_SPEED7_bit at USB0_TYPE0.B7;

sfr unsigned short   volatile USB0_NAKLMT          absolute 0x4005010B;
    const register unsigned short int USB_NAKLMT_NAKLMT0 = 0;
    sbit  USB_NAKLMT_NAKLMT0_bit at USB0_NAKLMT.B0;
    const register unsigned short int USB_NAKLMT_NAKLMT1 = 1;
    sbit  USB_NAKLMT_NAKLMT1_bit at USB0_NAKLMT.B1;
    const register unsigned short int USB_NAKLMT_NAKLMT2 = 2;
    sbit  USB_NAKLMT_NAKLMT2_bit at USB0_NAKLMT.B2;
    const register unsigned short int USB_NAKLMT_NAKLMT3 = 3;
    sbit  USB_NAKLMT_NAKLMT3_bit at USB0_NAKLMT.B3;
    const register unsigned short int USB_NAKLMT_NAKLMT4 = 4;
    sbit  USB_NAKLMT_NAKLMT4_bit at USB0_NAKLMT.B4;

sfr unsigned int   volatile USB0_TXMAXP1         absolute 0x40050110;
    const register unsigned short int USB_TXMAXP1_MAXLOAD0 = 0;
    sbit  USB_TXMAXP1_MAXLOAD0_bit at USB0_TXMAXP1.B0;
    const register unsigned short int USB_TXMAXP1_MAXLOAD1 = 1;
    sbit  USB_TXMAXP1_MAXLOAD1_bit at USB0_TXMAXP1.B1;
    const register unsigned short int USB_TXMAXP1_MAXLOAD2 = 2;
    sbit  USB_TXMAXP1_MAXLOAD2_bit at USB0_TXMAXP1.B2;
    const register unsigned short int USB_TXMAXP1_MAXLOAD3 = 3;
    sbit  USB_TXMAXP1_MAXLOAD3_bit at USB0_TXMAXP1.B3;
    const register unsigned short int USB_TXMAXP1_MAXLOAD4 = 4;
    sbit  USB_TXMAXP1_MAXLOAD4_bit at USB0_TXMAXP1.B4;
    const register unsigned short int USB_TXMAXP1_MAXLOAD5 = 5;
    sbit  USB_TXMAXP1_MAXLOAD5_bit at USB0_TXMAXP1.B5;
    const register unsigned short int USB_TXMAXP1_MAXLOAD6 = 6;
    sbit  USB_TXMAXP1_MAXLOAD6_bit at USB0_TXMAXP1.B6;
    const register unsigned short int USB_TXMAXP1_MAXLOAD7 = 7;
    sbit  USB_TXMAXP1_MAXLOAD7_bit at USB0_TXMAXP1.B7;
    const register unsigned short int USB_TXMAXP1_MAXLOAD8 = 8;
    sbit  USB_TXMAXP1_MAXLOAD8_bit at USB0_TXMAXP1.B8;
    const register unsigned short int USB_TXMAXP1_MAXLOAD9 = 9;
    sbit  USB_TXMAXP1_MAXLOAD9_bit at USB0_TXMAXP1.B9;
    const register unsigned short int USB_TXMAXP1_MAXLOAD10 = 10;
    sbit  USB_TXMAXP1_MAXLOAD10_bit at USB0_TXMAXP1.B10;

sfr unsigned short   volatile USB0_TXCSRL1         absolute 0x40050112;
    const register unsigned short int USB_TXCSRL1_TXRDY = 0;
    sbit  USB_TXCSRL1_TXRDY_bit at USB0_TXCSRL1.B0;
    const register unsigned short int USB_TXCSRL1_FIFONE = 1;
    sbit  USB_TXCSRL1_FIFONE_bit at USB0_TXCSRL1.B1;
    const register unsigned short int USB_TXCSRL1_ERROR = 2;
    sbit  USB_TXCSRL1_ERROR_bit at USB0_TXCSRL1.B2;
    const register unsigned short int USB_TXCSRL1_FLUSH = 3;
    sbit  USB_TXCSRL1_FLUSH_bit at USB0_TXCSRL1.B3;
    const register unsigned short int USB_TXCSRL1_SETUP = 4;
    sbit  USB_TXCSRL1_SETUP_bit at USB0_TXCSRL1.B4;
    const register unsigned short int USB_TXCSRL1_STALLED = 5;
    sbit  USB_TXCSRL1_STALLED_bit at USB0_TXCSRL1.B5;
    const register unsigned short int USB_TXCSRL1_CLRDT = 6;
    sbit  USB_TXCSRL1_CLRDT_bit at USB0_TXCSRL1.B6;
    const register unsigned short int USB_TXCSRL1_NAKTO = 7;
    sbit  USB_TXCSRL1_NAKTO_bit at USB0_TXCSRL1.B7;

    const register unsigned short int USB_TXCSRL1_UNDRN = 2;
    sbit  USB_TXCSRL1_UNDRN_bit at USB0_TXCSRL1.B2;
    const register unsigned short int USB_TXCSRL1_STALL = 4;
    sbit  USB_TXCSRL1_STALL_bit at USB0_TXCSRL1.B4;

sfr unsigned short   volatile USB0_TXCSRH1         absolute 0x40050113;
    const register unsigned short int USB_TXCSRH1_DT = 0;
    sbit  USB_TXCSRH1_DT_bit at USB0_TXCSRH1.B0;
    const register unsigned short int USB_TXCSRH1_DTWE = 1;
    sbit  USB_TXCSRH1_DTWE_bit at USB0_TXCSRH1.B1;
    const register unsigned short int USB_TXCSRH1_DMAMOD = 2;
    sbit  USB_TXCSRH1_DMAMOD_bit at USB0_TXCSRH1.B2;
    const register unsigned short int USB_TXCSRH1_FDT = 3;
    sbit  USB_TXCSRH1_FDT_bit at USB0_TXCSRH1.B3;
    const register unsigned short int USB_TXCSRH1_DMAEN = 4;
    sbit  USB_TXCSRH1_DMAEN_bit at USB0_TXCSRH1.B4;
    const register unsigned short int USB_TXCSRH1_MODE = 5;
    sbit  USB_TXCSRH1_MODE_bit at USB0_TXCSRH1.B5;
    const register unsigned short int USB_TXCSRH1_ISO = 6;
    sbit  USB_TXCSRH1_ISO_bit at USB0_TXCSRH1.B6;
    const register unsigned short int USB_TXCSRH1_AUTOSET = 7;
    sbit  USB_TXCSRH1_AUTOSET_bit at USB0_TXCSRH1.B7;

sfr unsigned int   volatile USB0_RXMAXP1         absolute 0x40050114;
    const register unsigned short int USB_RXMAXP1_MAXLOAD0 = 0;
    sbit  USB_RXMAXP1_MAXLOAD0_bit at USB0_RXMAXP1.B0;
    const register unsigned short int USB_RXMAXP1_MAXLOAD1 = 1;
    sbit  USB_RXMAXP1_MAXLOAD1_bit at USB0_RXMAXP1.B1;
    const register unsigned short int USB_RXMAXP1_MAXLOAD2 = 2;
    sbit  USB_RXMAXP1_MAXLOAD2_bit at USB0_RXMAXP1.B2;
    const register unsigned short int USB_RXMAXP1_MAXLOAD3 = 3;
    sbit  USB_RXMAXP1_MAXLOAD3_bit at USB0_RXMAXP1.B3;
    const register unsigned short int USB_RXMAXP1_MAXLOAD4 = 4;
    sbit  USB_RXMAXP1_MAXLOAD4_bit at USB0_RXMAXP1.B4;
    const register unsigned short int USB_RXMAXP1_MAXLOAD5 = 5;
    sbit  USB_RXMAXP1_MAXLOAD5_bit at USB0_RXMAXP1.B5;
    const register unsigned short int USB_RXMAXP1_MAXLOAD6 = 6;
    sbit  USB_RXMAXP1_MAXLOAD6_bit at USB0_RXMAXP1.B6;
    const register unsigned short int USB_RXMAXP1_MAXLOAD7 = 7;
    sbit  USB_RXMAXP1_MAXLOAD7_bit at USB0_RXMAXP1.B7;
    const register unsigned short int USB_RXMAXP1_MAXLOAD8 = 8;
    sbit  USB_RXMAXP1_MAXLOAD8_bit at USB0_RXMAXP1.B8;
    const register unsigned short int USB_RXMAXP1_MAXLOAD9 = 9;
    sbit  USB_RXMAXP1_MAXLOAD9_bit at USB0_RXMAXP1.B9;
    const register unsigned short int USB_RXMAXP1_MAXLOAD10 = 10;
    sbit  USB_RXMAXP1_MAXLOAD10_bit at USB0_RXMAXP1.B10;

sfr unsigned short   volatile USB0_RXCSRL1         absolute 0x40050116;
    const register unsigned short int USB_RXCSRL1_RXRDY = 0;
    sbit  USB_RXCSRL1_RXRDY_bit at USB0_RXCSRL1.B0;
    const register unsigned short int USB_RXCSRL1_FULL = 1;
    sbit  USB_RXCSRL1_FULL_bit at USB0_RXCSRL1.B1;
    const register unsigned short int USB_RXCSRL1_OVER = 2;
    sbit  USB_RXCSRL1_OVER_bit at USB0_RXCSRL1.B2;
    const register unsigned short int USB_RXCSRL1_DATAERR = 3;
    sbit  USB_RXCSRL1_DATAERR_bit at USB0_RXCSRL1.B3;
    const register unsigned short int USB_RXCSRL1_FLUSH = 4;
    sbit  USB_RXCSRL1_FLUSH_bit at USB0_RXCSRL1.B4;
    const register unsigned short int USB_RXCSRL1_STALL = 5;
    sbit  USB_RXCSRL1_STALL_bit at USB0_RXCSRL1.B5;
    const register unsigned short int USB_RXCSRL1_STALLED = 6;
    sbit  USB_RXCSRL1_STALLED_bit at USB0_RXCSRL1.B6;
    const register unsigned short int USB_RXCSRL1_CLRDT = 7;
    sbit  USB_RXCSRL1_CLRDT_bit at USB0_RXCSRL1.B7;

    const register unsigned short int USB_RXCSRL1_ERROR = 2;
    sbit  USB_RXCSRL1_ERROR_bit at USB0_RXCSRL1.B2;
    const register unsigned short int USB_RXCSRL1_NAKTO = 3;
    sbit  USB_RXCSRL1_NAKTO_bit at USB0_RXCSRL1.B3;
    const register unsigned short int USB_RXCSRL1_REQPKT = 5;
    sbit  USB_RXCSRL1_REQPKT_bit at USB0_RXCSRL1.B5;

sfr unsigned short   volatile USB0_RXCSRH1         absolute 0x40050117;
    const register unsigned short int USB_RXCSRH1_INCOMPRX = 0;
    sbit  USB_RXCSRH1_INCOMPRX_bit at USB0_RXCSRH1.B0;
    const register unsigned short int USB_RXCSRH1_DT = 1;
    sbit  USB_RXCSRH1_DT_bit at USB0_RXCSRH1.B1;
    const register unsigned short int USB_RXCSRH1_DTWE = 2;
    sbit  USB_RXCSRH1_DTWE_bit at USB0_RXCSRH1.B2;
    const register unsigned short int USB_RXCSRH1_DMAMOD = 3;
    sbit  USB_RXCSRH1_DMAMOD_bit at USB0_RXCSRH1.B3;
    const register unsigned short int USB_RXCSRH1_PIDERR = 4;
    sbit  USB_RXCSRH1_PIDERR_bit at USB0_RXCSRH1.B4;
    const register unsigned short int USB_RXCSRH1_DMAEN = 5;
    sbit  USB_RXCSRH1_DMAEN_bit at USB0_RXCSRH1.B5;
    const register unsigned short int USB_RXCSRH1_AUTORQ = 6;
    sbit  USB_RXCSRH1_AUTORQ_bit at USB0_RXCSRH1.B6;
    const register unsigned short int USB_RXCSRH1_AUTOCL = 7;
    sbit  USB_RXCSRH1_AUTOCL_bit at USB0_RXCSRH1.B7;

    const register unsigned short int USB_RXCSRH1_DISNYET = 4;
    sbit  USB_RXCSRH1_DISNYET_bit at USB0_RXCSRH1.B4;
    const register unsigned short int USB_RXCSRH1_ISO = 6;
    sbit  USB_RXCSRH1_ISO_bit at USB0_RXCSRH1.B6;

sfr unsigned int   volatile USB0_RXCOUNT1        absolute 0x40050118;
    const register unsigned short int USB_RXCOUNT1_COUNT0 = 0;
    sbit  USB_RXCOUNT1_COUNT0_bit at USB0_RXCOUNT1.B0;
    const register unsigned short int USB_RXCOUNT1_COUNT1 = 1;
    sbit  USB_RXCOUNT1_COUNT1_bit at USB0_RXCOUNT1.B1;
    const register unsigned short int USB_RXCOUNT1_COUNT2 = 2;
    sbit  USB_RXCOUNT1_COUNT2_bit at USB0_RXCOUNT1.B2;
    const register unsigned short int USB_RXCOUNT1_COUNT3 = 3;
    sbit  USB_RXCOUNT1_COUNT3_bit at USB0_RXCOUNT1.B3;
    const register unsigned short int USB_RXCOUNT1_COUNT4 = 4;
    sbit  USB_RXCOUNT1_COUNT4_bit at USB0_RXCOUNT1.B4;
    const register unsigned short int USB_RXCOUNT1_COUNT5 = 5;
    sbit  USB_RXCOUNT1_COUNT5_bit at USB0_RXCOUNT1.B5;
    const register unsigned short int USB_RXCOUNT1_COUNT6 = 6;
    sbit  USB_RXCOUNT1_COUNT6_bit at USB0_RXCOUNT1.B6;
    const register unsigned short int USB_RXCOUNT1_COUNT7 = 7;
    sbit  USB_RXCOUNT1_COUNT7_bit at USB0_RXCOUNT1.B7;
    const register unsigned short int USB_RXCOUNT1_COUNT8 = 8;
    sbit  USB_RXCOUNT1_COUNT8_bit at USB0_RXCOUNT1.B8;
    const register unsigned short int USB_RXCOUNT1_COUNT9 = 9;
    sbit  USB_RXCOUNT1_COUNT9_bit at USB0_RXCOUNT1.B9;
    const register unsigned short int USB_RXCOUNT1_COUNT10 = 10;
    sbit  USB_RXCOUNT1_COUNT10_bit at USB0_RXCOUNT1.B10;
    const register unsigned short int USB_RXCOUNT1_COUNT11 = 11;
    sbit  USB_RXCOUNT1_COUNT11_bit at USB0_RXCOUNT1.B11;
    const register unsigned short int USB_RXCOUNT1_COUNT12 = 12;
    sbit  USB_RXCOUNT1_COUNT12_bit at USB0_RXCOUNT1.B12;

sfr unsigned short   volatile USB0_TXTYPE1         absolute 0x4005011A;
    const register unsigned short int USB_TXTYPE1_TEP0 = 0;
    sbit  USB_TXTYPE1_TEP0_bit at USB0_TXTYPE1.B0;
    const register unsigned short int USB_TXTYPE1_TEP1 = 1;
    sbit  USB_TXTYPE1_TEP1_bit at USB0_TXTYPE1.B1;
    const register unsigned short int USB_TXTYPE1_TEP2 = 2;
    sbit  USB_TXTYPE1_TEP2_bit at USB0_TXTYPE1.B2;
    const register unsigned short int USB_TXTYPE1_TEP3 = 3;
    sbit  USB_TXTYPE1_TEP3_bit at USB0_TXTYPE1.B3;
    const register unsigned short int USB_TXTYPE1_PROTO4 = 4;
    sbit  USB_TXTYPE1_PROTO4_bit at USB0_TXTYPE1.B4;
    const register unsigned short int USB_TXTYPE1_PROTO5 = 5;
    sbit  USB_TXTYPE1_PROTO5_bit at USB0_TXTYPE1.B5;
    const register unsigned short int USB_TXTYPE1_SPEED6 = 6;
    sbit  USB_TXTYPE1_SPEED6_bit at USB0_TXTYPE1.B6;
    const register unsigned short int USB_TXTYPE1_SPEED7 = 7;
    sbit  USB_TXTYPE1_SPEED7_bit at USB0_TXTYPE1.B7;

sfr unsigned short   volatile USB0_TXINTERVAL1     absolute 0x4005011B;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL1_TXPOLL0_bit at USB0_TXINTERVAL1.B0;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL1_TXPOLL1_bit at USB0_TXINTERVAL1.B1;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL1_TXPOLL2_bit at USB0_TXINTERVAL1.B2;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL1_TXPOLL3_bit at USB0_TXINTERVAL1.B3;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL1_TXPOLL4_bit at USB0_TXINTERVAL1.B4;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL1_TXPOLL5_bit at USB0_TXINTERVAL1.B5;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL1_TXPOLL6_bit at USB0_TXINTERVAL1.B6;
    const register unsigned short int USB_TXINTERVAL1_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL1_TXPOLL7_bit at USB0_TXINTERVAL1.B7;

    const register unsigned short int USB_TXINTERVAL1_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL1_NAKLMT0_bit at USB0_TXINTERVAL1.B0;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL1_NAKLMT1_bit at USB0_TXINTERVAL1.B1;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL1_NAKLMT2_bit at USB0_TXINTERVAL1.B2;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL1_NAKLMT3_bit at USB0_TXINTERVAL1.B3;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL1_NAKLMT4_bit at USB0_TXINTERVAL1.B4;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL1_NAKLMT5_bit at USB0_TXINTERVAL1.B5;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL1_NAKLMT6_bit at USB0_TXINTERVAL1.B6;
    const register unsigned short int USB_TXINTERVAL1_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL1_NAKLMT7_bit at USB0_TXINTERVAL1.B7;

sfr unsigned short   volatile USB0_RXTYPE1         absolute 0x4005011C;
    const register unsigned short int USB_RXTYPE1_TEP0 = 0;
    sbit  USB_RXTYPE1_TEP0_bit at USB0_RXTYPE1.B0;
    const register unsigned short int USB_RXTYPE1_TEP1 = 1;
    sbit  USB_RXTYPE1_TEP1_bit at USB0_RXTYPE1.B1;
    const register unsigned short int USB_RXTYPE1_TEP2 = 2;
    sbit  USB_RXTYPE1_TEP2_bit at USB0_RXTYPE1.B2;
    const register unsigned short int USB_RXTYPE1_TEP3 = 3;
    sbit  USB_RXTYPE1_TEP3_bit at USB0_RXTYPE1.B3;
    const register unsigned short int USB_RXTYPE1_PROTO4 = 4;
    sbit  USB_RXTYPE1_PROTO4_bit at USB0_RXTYPE1.B4;
    const register unsigned short int USB_RXTYPE1_PROTO5 = 5;
    sbit  USB_RXTYPE1_PROTO5_bit at USB0_RXTYPE1.B5;
    const register unsigned short int USB_RXTYPE1_SPEED6 = 6;
    sbit  USB_RXTYPE1_SPEED6_bit at USB0_RXTYPE1.B6;
    const register unsigned short int USB_RXTYPE1_SPEED7 = 7;
    sbit  USB_RXTYPE1_SPEED7_bit at USB0_RXTYPE1.B7;

sfr unsigned short   volatile USB0_RXINTERVAL1     absolute 0x4005011D;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL1_TXPOLL0_bit at USB0_RXINTERVAL1.B0;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL1_TXPOLL1_bit at USB0_RXINTERVAL1.B1;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL1_TXPOLL2_bit at USB0_RXINTERVAL1.B2;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL1_TXPOLL3_bit at USB0_RXINTERVAL1.B3;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL1_TXPOLL4_bit at USB0_RXINTERVAL1.B4;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL1_TXPOLL5_bit at USB0_RXINTERVAL1.B5;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL1_TXPOLL6_bit at USB0_RXINTERVAL1.B6;
    const register unsigned short int USB_RXINTERVAL1_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL1_TXPOLL7_bit at USB0_RXINTERVAL1.B7;

    const register unsigned short int USB_RXINTERVAL1_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL1_NAKLMT0_bit at USB0_RXINTERVAL1.B0;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL1_NAKLMT1_bit at USB0_RXINTERVAL1.B1;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL1_NAKLMT2_bit at USB0_RXINTERVAL1.B2;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL1_NAKLMT3_bit at USB0_RXINTERVAL1.B3;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL1_NAKLMT4_bit at USB0_RXINTERVAL1.B4;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL1_NAKLMT5_bit at USB0_RXINTERVAL1.B5;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL1_NAKLMT6_bit at USB0_RXINTERVAL1.B6;
    const register unsigned short int USB_RXINTERVAL1_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL1_NAKLMT7_bit at USB0_RXINTERVAL1.B7;

sfr unsigned int   volatile USB0_TXMAXP2         absolute 0x40050120;
    const register unsigned short int USB_TXMAXP2_MAXLOAD0 = 0;
    sbit  USB_TXMAXP2_MAXLOAD0_bit at USB0_TXMAXP2.B0;
    const register unsigned short int USB_TXMAXP2_MAXLOAD1 = 1;
    sbit  USB_TXMAXP2_MAXLOAD1_bit at USB0_TXMAXP2.B1;
    const register unsigned short int USB_TXMAXP2_MAXLOAD2 = 2;
    sbit  USB_TXMAXP2_MAXLOAD2_bit at USB0_TXMAXP2.B2;
    const register unsigned short int USB_TXMAXP2_MAXLOAD3 = 3;
    sbit  USB_TXMAXP2_MAXLOAD3_bit at USB0_TXMAXP2.B3;
    const register unsigned short int USB_TXMAXP2_MAXLOAD4 = 4;
    sbit  USB_TXMAXP2_MAXLOAD4_bit at USB0_TXMAXP2.B4;
    const register unsigned short int USB_TXMAXP2_MAXLOAD5 = 5;
    sbit  USB_TXMAXP2_MAXLOAD5_bit at USB0_TXMAXP2.B5;
    const register unsigned short int USB_TXMAXP2_MAXLOAD6 = 6;
    sbit  USB_TXMAXP2_MAXLOAD6_bit at USB0_TXMAXP2.B6;
    const register unsigned short int USB_TXMAXP2_MAXLOAD7 = 7;
    sbit  USB_TXMAXP2_MAXLOAD7_bit at USB0_TXMAXP2.B7;
    const register unsigned short int USB_TXMAXP2_MAXLOAD8 = 8;
    sbit  USB_TXMAXP2_MAXLOAD8_bit at USB0_TXMAXP2.B8;
    const register unsigned short int USB_TXMAXP2_MAXLOAD9 = 9;
    sbit  USB_TXMAXP2_MAXLOAD9_bit at USB0_TXMAXP2.B9;
    const register unsigned short int USB_TXMAXP2_MAXLOAD10 = 10;
    sbit  USB_TXMAXP2_MAXLOAD10_bit at USB0_TXMAXP2.B10;

sfr unsigned short   volatile USB0_TXCSRL2         absolute 0x40050122;
    const register unsigned short int USB_TXCSRL2_TXRDY = 0;
    sbit  USB_TXCSRL2_TXRDY_bit at USB0_TXCSRL2.B0;
    const register unsigned short int USB_TXCSRL2_FIFONE = 1;
    sbit  USB_TXCSRL2_FIFONE_bit at USB0_TXCSRL2.B1;
    const register unsigned short int USB_TXCSRL2_ERROR = 2;
    sbit  USB_TXCSRL2_ERROR_bit at USB0_TXCSRL2.B2;
    const register unsigned short int USB_TXCSRL2_FLUSH = 3;
    sbit  USB_TXCSRL2_FLUSH_bit at USB0_TXCSRL2.B3;
    const register unsigned short int USB_TXCSRL2_SETUP = 4;
    sbit  USB_TXCSRL2_SETUP_bit at USB0_TXCSRL2.B4;
    const register unsigned short int USB_TXCSRL2_STALLED = 5;
    sbit  USB_TXCSRL2_STALLED_bit at USB0_TXCSRL2.B5;
    const register unsigned short int USB_TXCSRL2_CLRDT = 6;
    sbit  USB_TXCSRL2_CLRDT_bit at USB0_TXCSRL2.B6;
    const register unsigned short int USB_TXCSRL2_NAKTO = 7;
    sbit  USB_TXCSRL2_NAKTO_bit at USB0_TXCSRL2.B7;

    const register unsigned short int USB_TXCSRL2_UNDRN = 2;
    sbit  USB_TXCSRL2_UNDRN_bit at USB0_TXCSRL2.B2;
    const register unsigned short int USB_TXCSRL2_STALL = 4;
    sbit  USB_TXCSRL2_STALL_bit at USB0_TXCSRL2.B4;

sfr unsigned short   volatile USB0_TXCSRH2         absolute 0x40050123;
    const register unsigned short int USB_TXCSRH2_DT = 0;
    sbit  USB_TXCSRH2_DT_bit at USB0_TXCSRH2.B0;
    const register unsigned short int USB_TXCSRH2_DTWE = 1;
    sbit  USB_TXCSRH2_DTWE_bit at USB0_TXCSRH2.B1;
    const register unsigned short int USB_TXCSRH2_DMAMOD = 2;
    sbit  USB_TXCSRH2_DMAMOD_bit at USB0_TXCSRH2.B2;
    const register unsigned short int USB_TXCSRH2_FDT = 3;
    sbit  USB_TXCSRH2_FDT_bit at USB0_TXCSRH2.B3;
    const register unsigned short int USB_TXCSRH2_DMAEN = 4;
    sbit  USB_TXCSRH2_DMAEN_bit at USB0_TXCSRH2.B4;
    const register unsigned short int USB_TXCSRH2_MODE = 5;
    sbit  USB_TXCSRH2_MODE_bit at USB0_TXCSRH2.B5;
    const register unsigned short int USB_TXCSRH2_ISO = 6;
    sbit  USB_TXCSRH2_ISO_bit at USB0_TXCSRH2.B6;
    const register unsigned short int USB_TXCSRH2_AUTOSET = 7;
    sbit  USB_TXCSRH2_AUTOSET_bit at USB0_TXCSRH2.B7;

sfr unsigned int   volatile USB0_RXMAXP2         absolute 0x40050124;
    const register unsigned short int USB_RXMAXP2_MAXLOAD0 = 0;
    sbit  USB_RXMAXP2_MAXLOAD0_bit at USB0_RXMAXP2.B0;
    const register unsigned short int USB_RXMAXP2_MAXLOAD1 = 1;
    sbit  USB_RXMAXP2_MAXLOAD1_bit at USB0_RXMAXP2.B1;
    const register unsigned short int USB_RXMAXP2_MAXLOAD2 = 2;
    sbit  USB_RXMAXP2_MAXLOAD2_bit at USB0_RXMAXP2.B2;
    const register unsigned short int USB_RXMAXP2_MAXLOAD3 = 3;
    sbit  USB_RXMAXP2_MAXLOAD3_bit at USB0_RXMAXP2.B3;
    const register unsigned short int USB_RXMAXP2_MAXLOAD4 = 4;
    sbit  USB_RXMAXP2_MAXLOAD4_bit at USB0_RXMAXP2.B4;
    const register unsigned short int USB_RXMAXP2_MAXLOAD5 = 5;
    sbit  USB_RXMAXP2_MAXLOAD5_bit at USB0_RXMAXP2.B5;
    const register unsigned short int USB_RXMAXP2_MAXLOAD6 = 6;
    sbit  USB_RXMAXP2_MAXLOAD6_bit at USB0_RXMAXP2.B6;
    const register unsigned short int USB_RXMAXP2_MAXLOAD7 = 7;
    sbit  USB_RXMAXP2_MAXLOAD7_bit at USB0_RXMAXP2.B7;
    const register unsigned short int USB_RXMAXP2_MAXLOAD8 = 8;
    sbit  USB_RXMAXP2_MAXLOAD8_bit at USB0_RXMAXP2.B8;
    const register unsigned short int USB_RXMAXP2_MAXLOAD9 = 9;
    sbit  USB_RXMAXP2_MAXLOAD9_bit at USB0_RXMAXP2.B9;
    const register unsigned short int USB_RXMAXP2_MAXLOAD10 = 10;
    sbit  USB_RXMAXP2_MAXLOAD10_bit at USB0_RXMAXP2.B10;

sfr unsigned short   volatile USB0_RXCSRL2         absolute 0x40050126;
    const register unsigned short int USB_RXCSRL2_RXRDY = 0;
    sbit  USB_RXCSRL2_RXRDY_bit at USB0_RXCSRL2.B0;
    const register unsigned short int USB_RXCSRL2_FULL = 1;
    sbit  USB_RXCSRL2_FULL_bit at USB0_RXCSRL2.B1;
    const register unsigned short int USB_RXCSRL2_OVER = 2;
    sbit  USB_RXCSRL2_OVER_bit at USB0_RXCSRL2.B2;
    const register unsigned short int USB_RXCSRL2_DATAERR = 3;
    sbit  USB_RXCSRL2_DATAERR_bit at USB0_RXCSRL2.B3;
    const register unsigned short int USB_RXCSRL2_FLUSH = 4;
    sbit  USB_RXCSRL2_FLUSH_bit at USB0_RXCSRL2.B4;
    const register unsigned short int USB_RXCSRL2_STALL = 5;
    sbit  USB_RXCSRL2_STALL_bit at USB0_RXCSRL2.B5;
    const register unsigned short int USB_RXCSRL2_STALLED = 6;
    sbit  USB_RXCSRL2_STALLED_bit at USB0_RXCSRL2.B6;
    const register unsigned short int USB_RXCSRL2_CLRDT = 7;
    sbit  USB_RXCSRL2_CLRDT_bit at USB0_RXCSRL2.B7;

    const register unsigned short int USB_RXCSRL2_ERROR = 2;
    sbit  USB_RXCSRL2_ERROR_bit at USB0_RXCSRL2.B2;
    const register unsigned short int USB_RXCSRL2_NAKTO = 3;
    sbit  USB_RXCSRL2_NAKTO_bit at USB0_RXCSRL2.B3;
    const register unsigned short int USB_RXCSRL2_REQPKT = 5;
    sbit  USB_RXCSRL2_REQPKT_bit at USB0_RXCSRL2.B5;

sfr unsigned short   volatile USB0_RXCSRH2         absolute 0x40050127;
    const register unsigned short int USB_RXCSRH2_INCOMPRX = 0;
    sbit  USB_RXCSRH2_INCOMPRX_bit at USB0_RXCSRH2.B0;
    const register unsigned short int USB_RXCSRH2_DT = 1;
    sbit  USB_RXCSRH2_DT_bit at USB0_RXCSRH2.B1;
    const register unsigned short int USB_RXCSRH2_DTWE = 2;
    sbit  USB_RXCSRH2_DTWE_bit at USB0_RXCSRH2.B2;
    const register unsigned short int USB_RXCSRH2_DMAMOD = 3;
    sbit  USB_RXCSRH2_DMAMOD_bit at USB0_RXCSRH2.B3;
    const register unsigned short int USB_RXCSRH2_PIDERR = 4;
    sbit  USB_RXCSRH2_PIDERR_bit at USB0_RXCSRH2.B4;
    const register unsigned short int USB_RXCSRH2_DMAEN = 5;
    sbit  USB_RXCSRH2_DMAEN_bit at USB0_RXCSRH2.B5;
    const register unsigned short int USB_RXCSRH2_AUTORQ = 6;
    sbit  USB_RXCSRH2_AUTORQ_bit at USB0_RXCSRH2.B6;
    const register unsigned short int USB_RXCSRH2_AUTOCL = 7;
    sbit  USB_RXCSRH2_AUTOCL_bit at USB0_RXCSRH2.B7;

    const register unsigned short int USB_RXCSRH2_DISNYET = 4;
    sbit  USB_RXCSRH2_DISNYET_bit at USB0_RXCSRH2.B4;
    const register unsigned short int USB_RXCSRH2_ISO = 6;
    sbit  USB_RXCSRH2_ISO_bit at USB0_RXCSRH2.B6;

sfr unsigned int   volatile USB0_RXCOUNT2        absolute 0x40050128;
    const register unsigned short int USB_RXCOUNT2_COUNT0 = 0;
    sbit  USB_RXCOUNT2_COUNT0_bit at USB0_RXCOUNT2.B0;
    const register unsigned short int USB_RXCOUNT2_COUNT1 = 1;
    sbit  USB_RXCOUNT2_COUNT1_bit at USB0_RXCOUNT2.B1;
    const register unsigned short int USB_RXCOUNT2_COUNT2 = 2;
    sbit  USB_RXCOUNT2_COUNT2_bit at USB0_RXCOUNT2.B2;
    const register unsigned short int USB_RXCOUNT2_COUNT3 = 3;
    sbit  USB_RXCOUNT2_COUNT3_bit at USB0_RXCOUNT2.B3;
    const register unsigned short int USB_RXCOUNT2_COUNT4 = 4;
    sbit  USB_RXCOUNT2_COUNT4_bit at USB0_RXCOUNT2.B4;
    const register unsigned short int USB_RXCOUNT2_COUNT5 = 5;
    sbit  USB_RXCOUNT2_COUNT5_bit at USB0_RXCOUNT2.B5;
    const register unsigned short int USB_RXCOUNT2_COUNT6 = 6;
    sbit  USB_RXCOUNT2_COUNT6_bit at USB0_RXCOUNT2.B6;
    const register unsigned short int USB_RXCOUNT2_COUNT7 = 7;
    sbit  USB_RXCOUNT2_COUNT7_bit at USB0_RXCOUNT2.B7;
    const register unsigned short int USB_RXCOUNT2_COUNT8 = 8;
    sbit  USB_RXCOUNT2_COUNT8_bit at USB0_RXCOUNT2.B8;
    const register unsigned short int USB_RXCOUNT2_COUNT9 = 9;
    sbit  USB_RXCOUNT2_COUNT9_bit at USB0_RXCOUNT2.B9;
    const register unsigned short int USB_RXCOUNT2_COUNT10 = 10;
    sbit  USB_RXCOUNT2_COUNT10_bit at USB0_RXCOUNT2.B10;
    const register unsigned short int USB_RXCOUNT2_COUNT11 = 11;
    sbit  USB_RXCOUNT2_COUNT11_bit at USB0_RXCOUNT2.B11;
    const register unsigned short int USB_RXCOUNT2_COUNT12 = 12;
    sbit  USB_RXCOUNT2_COUNT12_bit at USB0_RXCOUNT2.B12;

sfr unsigned short   volatile USB0_TXTYPE2         absolute 0x4005012A;
    const register unsigned short int USB_TXTYPE2_TEP0 = 0;
    sbit  USB_TXTYPE2_TEP0_bit at USB0_TXTYPE2.B0;
    const register unsigned short int USB_TXTYPE2_TEP1 = 1;
    sbit  USB_TXTYPE2_TEP1_bit at USB0_TXTYPE2.B1;
    const register unsigned short int USB_TXTYPE2_TEP2 = 2;
    sbit  USB_TXTYPE2_TEP2_bit at USB0_TXTYPE2.B2;
    const register unsigned short int USB_TXTYPE2_TEP3 = 3;
    sbit  USB_TXTYPE2_TEP3_bit at USB0_TXTYPE2.B3;
    const register unsigned short int USB_TXTYPE2_PROTO4 = 4;
    sbit  USB_TXTYPE2_PROTO4_bit at USB0_TXTYPE2.B4;
    const register unsigned short int USB_TXTYPE2_PROTO5 = 5;
    sbit  USB_TXTYPE2_PROTO5_bit at USB0_TXTYPE2.B5;
    const register unsigned short int USB_TXTYPE2_SPEED6 = 6;
    sbit  USB_TXTYPE2_SPEED6_bit at USB0_TXTYPE2.B6;
    const register unsigned short int USB_TXTYPE2_SPEED7 = 7;
    sbit  USB_TXTYPE2_SPEED7_bit at USB0_TXTYPE2.B7;

sfr unsigned short   volatile USB0_TXINTERVAL2     absolute 0x4005012B;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL2_TXPOLL0_bit at USB0_TXINTERVAL2.B0;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL2_TXPOLL1_bit at USB0_TXINTERVAL2.B1;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL2_TXPOLL2_bit at USB0_TXINTERVAL2.B2;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL2_TXPOLL3_bit at USB0_TXINTERVAL2.B3;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL2_TXPOLL4_bit at USB0_TXINTERVAL2.B4;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL2_TXPOLL5_bit at USB0_TXINTERVAL2.B5;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL2_TXPOLL6_bit at USB0_TXINTERVAL2.B6;
    const register unsigned short int USB_TXINTERVAL2_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL2_TXPOLL7_bit at USB0_TXINTERVAL2.B7;

    const register unsigned short int USB_TXINTERVAL2_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL2_NAKLMT0_bit at USB0_TXINTERVAL2.B0;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL2_NAKLMT1_bit at USB0_TXINTERVAL2.B1;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL2_NAKLMT2_bit at USB0_TXINTERVAL2.B2;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL2_NAKLMT3_bit at USB0_TXINTERVAL2.B3;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL2_NAKLMT4_bit at USB0_TXINTERVAL2.B4;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL2_NAKLMT5_bit at USB0_TXINTERVAL2.B5;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL2_NAKLMT6_bit at USB0_TXINTERVAL2.B6;
    const register unsigned short int USB_TXINTERVAL2_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL2_NAKLMT7_bit at USB0_TXINTERVAL2.B7;

sfr unsigned short   volatile USB0_RXTYPE2         absolute 0x4005012C;
    const register unsigned short int USB_RXTYPE2_TEP0 = 0;
    sbit  USB_RXTYPE2_TEP0_bit at USB0_RXTYPE2.B0;
    const register unsigned short int USB_RXTYPE2_TEP1 = 1;
    sbit  USB_RXTYPE2_TEP1_bit at USB0_RXTYPE2.B1;
    const register unsigned short int USB_RXTYPE2_TEP2 = 2;
    sbit  USB_RXTYPE2_TEP2_bit at USB0_RXTYPE2.B2;
    const register unsigned short int USB_RXTYPE2_TEP3 = 3;
    sbit  USB_RXTYPE2_TEP3_bit at USB0_RXTYPE2.B3;
    const register unsigned short int USB_RXTYPE2_PROTO4 = 4;
    sbit  USB_RXTYPE2_PROTO4_bit at USB0_RXTYPE2.B4;
    const register unsigned short int USB_RXTYPE2_PROTO5 = 5;
    sbit  USB_RXTYPE2_PROTO5_bit at USB0_RXTYPE2.B5;
    const register unsigned short int USB_RXTYPE2_SPEED6 = 6;
    sbit  USB_RXTYPE2_SPEED6_bit at USB0_RXTYPE2.B6;
    const register unsigned short int USB_RXTYPE2_SPEED7 = 7;
    sbit  USB_RXTYPE2_SPEED7_bit at USB0_RXTYPE2.B7;

sfr unsigned short   volatile USB0_RXINTERVAL2     absolute 0x4005012D;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL2_TXPOLL0_bit at USB0_RXINTERVAL2.B0;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL2_TXPOLL1_bit at USB0_RXINTERVAL2.B1;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL2_TXPOLL2_bit at USB0_RXINTERVAL2.B2;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL2_TXPOLL3_bit at USB0_RXINTERVAL2.B3;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL2_TXPOLL4_bit at USB0_RXINTERVAL2.B4;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL2_TXPOLL5_bit at USB0_RXINTERVAL2.B5;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL2_TXPOLL6_bit at USB0_RXINTERVAL2.B6;
    const register unsigned short int USB_RXINTERVAL2_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL2_TXPOLL7_bit at USB0_RXINTERVAL2.B7;

    const register unsigned short int USB_RXINTERVAL2_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL2_NAKLMT0_bit at USB0_RXINTERVAL2.B0;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL2_NAKLMT1_bit at USB0_RXINTERVAL2.B1;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL2_NAKLMT2_bit at USB0_RXINTERVAL2.B2;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL2_NAKLMT3_bit at USB0_RXINTERVAL2.B3;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL2_NAKLMT4_bit at USB0_RXINTERVAL2.B4;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL2_NAKLMT5_bit at USB0_RXINTERVAL2.B5;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL2_NAKLMT6_bit at USB0_RXINTERVAL2.B6;
    const register unsigned short int USB_RXINTERVAL2_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL2_NAKLMT7_bit at USB0_RXINTERVAL2.B7;

sfr unsigned int   volatile USB0_TXMAXP3         absolute 0x40050130;
    const register unsigned short int USB_TXMAXP3_MAXLOAD0 = 0;
    sbit  USB_TXMAXP3_MAXLOAD0_bit at USB0_TXMAXP3.B0;
    const register unsigned short int USB_TXMAXP3_MAXLOAD1 = 1;
    sbit  USB_TXMAXP3_MAXLOAD1_bit at USB0_TXMAXP3.B1;
    const register unsigned short int USB_TXMAXP3_MAXLOAD2 = 2;
    sbit  USB_TXMAXP3_MAXLOAD2_bit at USB0_TXMAXP3.B2;
    const register unsigned short int USB_TXMAXP3_MAXLOAD3 = 3;
    sbit  USB_TXMAXP3_MAXLOAD3_bit at USB0_TXMAXP3.B3;
    const register unsigned short int USB_TXMAXP3_MAXLOAD4 = 4;
    sbit  USB_TXMAXP3_MAXLOAD4_bit at USB0_TXMAXP3.B4;
    const register unsigned short int USB_TXMAXP3_MAXLOAD5 = 5;
    sbit  USB_TXMAXP3_MAXLOAD5_bit at USB0_TXMAXP3.B5;
    const register unsigned short int USB_TXMAXP3_MAXLOAD6 = 6;
    sbit  USB_TXMAXP3_MAXLOAD6_bit at USB0_TXMAXP3.B6;
    const register unsigned short int USB_TXMAXP3_MAXLOAD7 = 7;
    sbit  USB_TXMAXP3_MAXLOAD7_bit at USB0_TXMAXP3.B7;
    const register unsigned short int USB_TXMAXP3_MAXLOAD8 = 8;
    sbit  USB_TXMAXP3_MAXLOAD8_bit at USB0_TXMAXP3.B8;
    const register unsigned short int USB_TXMAXP3_MAXLOAD9 = 9;
    sbit  USB_TXMAXP3_MAXLOAD9_bit at USB0_TXMAXP3.B9;
    const register unsigned short int USB_TXMAXP3_MAXLOAD10 = 10;
    sbit  USB_TXMAXP3_MAXLOAD10_bit at USB0_TXMAXP3.B10;

sfr unsigned short   volatile USB0_TXCSRL3         absolute 0x40050132;
    const register unsigned short int USB_TXCSRL3_TXRDY = 0;
    sbit  USB_TXCSRL3_TXRDY_bit at USB0_TXCSRL3.B0;
    const register unsigned short int USB_TXCSRL3_FIFONE = 1;
    sbit  USB_TXCSRL3_FIFONE_bit at USB0_TXCSRL3.B1;
    const register unsigned short int USB_TXCSRL3_ERROR = 2;
    sbit  USB_TXCSRL3_ERROR_bit at USB0_TXCSRL3.B2;
    const register unsigned short int USB_TXCSRL3_FLUSH = 3;
    sbit  USB_TXCSRL3_FLUSH_bit at USB0_TXCSRL3.B3;
    const register unsigned short int USB_TXCSRL3_SETUP = 4;
    sbit  USB_TXCSRL3_SETUP_bit at USB0_TXCSRL3.B4;
    const register unsigned short int USB_TXCSRL3_STALLED = 5;
    sbit  USB_TXCSRL3_STALLED_bit at USB0_TXCSRL3.B5;
    const register unsigned short int USB_TXCSRL3_CLRDT = 6;
    sbit  USB_TXCSRL3_CLRDT_bit at USB0_TXCSRL3.B6;
    const register unsigned short int USB_TXCSRL3_NAKTO = 7;
    sbit  USB_TXCSRL3_NAKTO_bit at USB0_TXCSRL3.B7;

    const register unsigned short int USB_TXCSRL3_UNDRN = 2;
    sbit  USB_TXCSRL3_UNDRN_bit at USB0_TXCSRL3.B2;
    const register unsigned short int USB_TXCSRL3_STALL = 4;
    sbit  USB_TXCSRL3_STALL_bit at USB0_TXCSRL3.B4;

sfr unsigned short   volatile USB0_TXCSRH3         absolute 0x40050133;
    const register unsigned short int USB_TXCSRH3_DT = 0;
    sbit  USB_TXCSRH3_DT_bit at USB0_TXCSRH3.B0;
    const register unsigned short int USB_TXCSRH3_DTWE = 1;
    sbit  USB_TXCSRH3_DTWE_bit at USB0_TXCSRH3.B1;
    const register unsigned short int USB_TXCSRH3_DMAMOD = 2;
    sbit  USB_TXCSRH3_DMAMOD_bit at USB0_TXCSRH3.B2;
    const register unsigned short int USB_TXCSRH3_FDT = 3;
    sbit  USB_TXCSRH3_FDT_bit at USB0_TXCSRH3.B3;
    const register unsigned short int USB_TXCSRH3_DMAEN = 4;
    sbit  USB_TXCSRH3_DMAEN_bit at USB0_TXCSRH3.B4;
    const register unsigned short int USB_TXCSRH3_MODE = 5;
    sbit  USB_TXCSRH3_MODE_bit at USB0_TXCSRH3.B5;
    const register unsigned short int USB_TXCSRH3_ISO = 6;
    sbit  USB_TXCSRH3_ISO_bit at USB0_TXCSRH3.B6;
    const register unsigned short int USB_TXCSRH3_AUTOSET = 7;
    sbit  USB_TXCSRH3_AUTOSET_bit at USB0_TXCSRH3.B7;

sfr unsigned int   volatile USB0_RXMAXP3         absolute 0x40050134;
    const register unsigned short int USB_RXMAXP3_MAXLOAD0 = 0;
    sbit  USB_RXMAXP3_MAXLOAD0_bit at USB0_RXMAXP3.B0;
    const register unsigned short int USB_RXMAXP3_MAXLOAD1 = 1;
    sbit  USB_RXMAXP3_MAXLOAD1_bit at USB0_RXMAXP3.B1;
    const register unsigned short int USB_RXMAXP3_MAXLOAD2 = 2;
    sbit  USB_RXMAXP3_MAXLOAD2_bit at USB0_RXMAXP3.B2;
    const register unsigned short int USB_RXMAXP3_MAXLOAD3 = 3;
    sbit  USB_RXMAXP3_MAXLOAD3_bit at USB0_RXMAXP3.B3;
    const register unsigned short int USB_RXMAXP3_MAXLOAD4 = 4;
    sbit  USB_RXMAXP3_MAXLOAD4_bit at USB0_RXMAXP3.B4;
    const register unsigned short int USB_RXMAXP3_MAXLOAD5 = 5;
    sbit  USB_RXMAXP3_MAXLOAD5_bit at USB0_RXMAXP3.B5;
    const register unsigned short int USB_RXMAXP3_MAXLOAD6 = 6;
    sbit  USB_RXMAXP3_MAXLOAD6_bit at USB0_RXMAXP3.B6;
    const register unsigned short int USB_RXMAXP3_MAXLOAD7 = 7;
    sbit  USB_RXMAXP3_MAXLOAD7_bit at USB0_RXMAXP3.B7;
    const register unsigned short int USB_RXMAXP3_MAXLOAD8 = 8;
    sbit  USB_RXMAXP3_MAXLOAD8_bit at USB0_RXMAXP3.B8;
    const register unsigned short int USB_RXMAXP3_MAXLOAD9 = 9;
    sbit  USB_RXMAXP3_MAXLOAD9_bit at USB0_RXMAXP3.B9;
    const register unsigned short int USB_RXMAXP3_MAXLOAD10 = 10;
    sbit  USB_RXMAXP3_MAXLOAD10_bit at USB0_RXMAXP3.B10;

sfr unsigned short   volatile USB0_RXCSRL3         absolute 0x40050136;
    const register unsigned short int USB_RXCSRL3_RXRDY = 0;
    sbit  USB_RXCSRL3_RXRDY_bit at USB0_RXCSRL3.B0;
    const register unsigned short int USB_RXCSRL3_FULL = 1;
    sbit  USB_RXCSRL3_FULL_bit at USB0_RXCSRL3.B1;
    const register unsigned short int USB_RXCSRL3_OVER = 2;
    sbit  USB_RXCSRL3_OVER_bit at USB0_RXCSRL3.B2;
    const register unsigned short int USB_RXCSRL3_DATAERR = 3;
    sbit  USB_RXCSRL3_DATAERR_bit at USB0_RXCSRL3.B3;
    const register unsigned short int USB_RXCSRL3_FLUSH = 4;
    sbit  USB_RXCSRL3_FLUSH_bit at USB0_RXCSRL3.B4;
    const register unsigned short int USB_RXCSRL3_STALL = 5;
    sbit  USB_RXCSRL3_STALL_bit at USB0_RXCSRL3.B5;
    const register unsigned short int USB_RXCSRL3_STALLED = 6;
    sbit  USB_RXCSRL3_STALLED_bit at USB0_RXCSRL3.B6;
    const register unsigned short int USB_RXCSRL3_CLRDT = 7;
    sbit  USB_RXCSRL3_CLRDT_bit at USB0_RXCSRL3.B7;

    const register unsigned short int USB_RXCSRL3_ERROR = 2;
    sbit  USB_RXCSRL3_ERROR_bit at USB0_RXCSRL3.B2;
    const register unsigned short int USB_RXCSRL3_NAKTO = 3;
    sbit  USB_RXCSRL3_NAKTO_bit at USB0_RXCSRL3.B3;
    const register unsigned short int USB_RXCSRL3_REQPKT = 5;
    sbit  USB_RXCSRL3_REQPKT_bit at USB0_RXCSRL3.B5;

sfr unsigned short   volatile USB0_RXCSRH3         absolute 0x40050137;
    const register unsigned short int USB_RXCSRH3_INCOMPRX = 0;
    sbit  USB_RXCSRH3_INCOMPRX_bit at USB0_RXCSRH3.B0;
    const register unsigned short int USB_RXCSRH3_DT = 1;
    sbit  USB_RXCSRH3_DT_bit at USB0_RXCSRH3.B1;
    const register unsigned short int USB_RXCSRH3_DTWE = 2;
    sbit  USB_RXCSRH3_DTWE_bit at USB0_RXCSRH3.B2;
    const register unsigned short int USB_RXCSRH3_DMAMOD = 3;
    sbit  USB_RXCSRH3_DMAMOD_bit at USB0_RXCSRH3.B3;
    const register unsigned short int USB_RXCSRH3_PIDERR = 4;
    sbit  USB_RXCSRH3_PIDERR_bit at USB0_RXCSRH3.B4;
    const register unsigned short int USB_RXCSRH3_DMAEN = 5;
    sbit  USB_RXCSRH3_DMAEN_bit at USB0_RXCSRH3.B5;
    const register unsigned short int USB_RXCSRH3_AUTORQ = 6;
    sbit  USB_RXCSRH3_AUTORQ_bit at USB0_RXCSRH3.B6;
    const register unsigned short int USB_RXCSRH3_AUTOCL = 7;
    sbit  USB_RXCSRH3_AUTOCL_bit at USB0_RXCSRH3.B7;

    const register unsigned short int USB_RXCSRH3_DISNYET = 4;
    sbit  USB_RXCSRH3_DISNYET_bit at USB0_RXCSRH3.B4;
    const register unsigned short int USB_RXCSRH3_ISO = 6;
    sbit  USB_RXCSRH3_ISO_bit at USB0_RXCSRH3.B6;

sfr unsigned int   volatile USB0_RXCOUNT3        absolute 0x40050138;
    const register unsigned short int USB_RXCOUNT3_COUNT0 = 0;
    sbit  USB_RXCOUNT3_COUNT0_bit at USB0_RXCOUNT3.B0;
    const register unsigned short int USB_RXCOUNT3_COUNT1 = 1;
    sbit  USB_RXCOUNT3_COUNT1_bit at USB0_RXCOUNT3.B1;
    const register unsigned short int USB_RXCOUNT3_COUNT2 = 2;
    sbit  USB_RXCOUNT3_COUNT2_bit at USB0_RXCOUNT3.B2;
    const register unsigned short int USB_RXCOUNT3_COUNT3 = 3;
    sbit  USB_RXCOUNT3_COUNT3_bit at USB0_RXCOUNT3.B3;
    const register unsigned short int USB_RXCOUNT3_COUNT4 = 4;
    sbit  USB_RXCOUNT3_COUNT4_bit at USB0_RXCOUNT3.B4;
    const register unsigned short int USB_RXCOUNT3_COUNT5 = 5;
    sbit  USB_RXCOUNT3_COUNT5_bit at USB0_RXCOUNT3.B5;
    const register unsigned short int USB_RXCOUNT3_COUNT6 = 6;
    sbit  USB_RXCOUNT3_COUNT6_bit at USB0_RXCOUNT3.B6;
    const register unsigned short int USB_RXCOUNT3_COUNT7 = 7;
    sbit  USB_RXCOUNT3_COUNT7_bit at USB0_RXCOUNT3.B7;
    const register unsigned short int USB_RXCOUNT3_COUNT8 = 8;
    sbit  USB_RXCOUNT3_COUNT8_bit at USB0_RXCOUNT3.B8;
    const register unsigned short int USB_RXCOUNT3_COUNT9 = 9;
    sbit  USB_RXCOUNT3_COUNT9_bit at USB0_RXCOUNT3.B9;
    const register unsigned short int USB_RXCOUNT3_COUNT10 = 10;
    sbit  USB_RXCOUNT3_COUNT10_bit at USB0_RXCOUNT3.B10;
    const register unsigned short int USB_RXCOUNT3_COUNT11 = 11;
    sbit  USB_RXCOUNT3_COUNT11_bit at USB0_RXCOUNT3.B11;
    const register unsigned short int USB_RXCOUNT3_COUNT12 = 12;
    sbit  USB_RXCOUNT3_COUNT12_bit at USB0_RXCOUNT3.B12;

sfr unsigned short   volatile USB0_TXTYPE3         absolute 0x4005013A;
    const register unsigned short int USB_TXTYPE3_TEP0 = 0;
    sbit  USB_TXTYPE3_TEP0_bit at USB0_TXTYPE3.B0;
    const register unsigned short int USB_TXTYPE3_TEP1 = 1;
    sbit  USB_TXTYPE3_TEP1_bit at USB0_TXTYPE3.B1;
    const register unsigned short int USB_TXTYPE3_TEP2 = 2;
    sbit  USB_TXTYPE3_TEP2_bit at USB0_TXTYPE3.B2;
    const register unsigned short int USB_TXTYPE3_TEP3 = 3;
    sbit  USB_TXTYPE3_TEP3_bit at USB0_TXTYPE3.B3;
    const register unsigned short int USB_TXTYPE3_PROTO4 = 4;
    sbit  USB_TXTYPE3_PROTO4_bit at USB0_TXTYPE3.B4;
    const register unsigned short int USB_TXTYPE3_PROTO5 = 5;
    sbit  USB_TXTYPE3_PROTO5_bit at USB0_TXTYPE3.B5;
    const register unsigned short int USB_TXTYPE3_SPEED6 = 6;
    sbit  USB_TXTYPE3_SPEED6_bit at USB0_TXTYPE3.B6;
    const register unsigned short int USB_TXTYPE3_SPEED7 = 7;
    sbit  USB_TXTYPE3_SPEED7_bit at USB0_TXTYPE3.B7;

sfr unsigned short   volatile USB0_TXINTERVAL3     absolute 0x4005013B;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL3_TXPOLL0_bit at USB0_TXINTERVAL3.B0;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL3_TXPOLL1_bit at USB0_TXINTERVAL3.B1;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL3_TXPOLL2_bit at USB0_TXINTERVAL3.B2;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL3_TXPOLL3_bit at USB0_TXINTERVAL3.B3;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL3_TXPOLL4_bit at USB0_TXINTERVAL3.B4;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL3_TXPOLL5_bit at USB0_TXINTERVAL3.B5;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL3_TXPOLL6_bit at USB0_TXINTERVAL3.B6;
    const register unsigned short int USB_TXINTERVAL3_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL3_TXPOLL7_bit at USB0_TXINTERVAL3.B7;

    const register unsigned short int USB_TXINTERVAL3_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL3_NAKLMT0_bit at USB0_TXINTERVAL3.B0;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL3_NAKLMT1_bit at USB0_TXINTERVAL3.B1;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL3_NAKLMT2_bit at USB0_TXINTERVAL3.B2;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL3_NAKLMT3_bit at USB0_TXINTERVAL3.B3;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL3_NAKLMT4_bit at USB0_TXINTERVAL3.B4;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL3_NAKLMT5_bit at USB0_TXINTERVAL3.B5;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL3_NAKLMT6_bit at USB0_TXINTERVAL3.B6;
    const register unsigned short int USB_TXINTERVAL3_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL3_NAKLMT7_bit at USB0_TXINTERVAL3.B7;

sfr unsigned short   volatile USB0_RXTYPE3         absolute 0x4005013C;
    const register unsigned short int USB_RXTYPE3_TEP0 = 0;
    sbit  USB_RXTYPE3_TEP0_bit at USB0_RXTYPE3.B0;
    const register unsigned short int USB_RXTYPE3_TEP1 = 1;
    sbit  USB_RXTYPE3_TEP1_bit at USB0_RXTYPE3.B1;
    const register unsigned short int USB_RXTYPE3_TEP2 = 2;
    sbit  USB_RXTYPE3_TEP2_bit at USB0_RXTYPE3.B2;
    const register unsigned short int USB_RXTYPE3_TEP3 = 3;
    sbit  USB_RXTYPE3_TEP3_bit at USB0_RXTYPE3.B3;
    const register unsigned short int USB_RXTYPE3_PROTO4 = 4;
    sbit  USB_RXTYPE3_PROTO4_bit at USB0_RXTYPE3.B4;
    const register unsigned short int USB_RXTYPE3_PROTO5 = 5;
    sbit  USB_RXTYPE3_PROTO5_bit at USB0_RXTYPE3.B5;
    const register unsigned short int USB_RXTYPE3_SPEED6 = 6;
    sbit  USB_RXTYPE3_SPEED6_bit at USB0_RXTYPE3.B6;
    const register unsigned short int USB_RXTYPE3_SPEED7 = 7;
    sbit  USB_RXTYPE3_SPEED7_bit at USB0_RXTYPE3.B7;

sfr unsigned short   volatile USB0_RXINTERVAL3     absolute 0x4005013D;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL3_TXPOLL0_bit at USB0_RXINTERVAL3.B0;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL3_TXPOLL1_bit at USB0_RXINTERVAL3.B1;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL3_TXPOLL2_bit at USB0_RXINTERVAL3.B2;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL3_TXPOLL3_bit at USB0_RXINTERVAL3.B3;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL3_TXPOLL4_bit at USB0_RXINTERVAL3.B4;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL3_TXPOLL5_bit at USB0_RXINTERVAL3.B5;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL3_TXPOLL6_bit at USB0_RXINTERVAL3.B6;
    const register unsigned short int USB_RXINTERVAL3_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL3_TXPOLL7_bit at USB0_RXINTERVAL3.B7;

    const register unsigned short int USB_RXINTERVAL3_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL3_NAKLMT0_bit at USB0_RXINTERVAL3.B0;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL3_NAKLMT1_bit at USB0_RXINTERVAL3.B1;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL3_NAKLMT2_bit at USB0_RXINTERVAL3.B2;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL3_NAKLMT3_bit at USB0_RXINTERVAL3.B3;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL3_NAKLMT4_bit at USB0_RXINTERVAL3.B4;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL3_NAKLMT5_bit at USB0_RXINTERVAL3.B5;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL3_NAKLMT6_bit at USB0_RXINTERVAL3.B6;
    const register unsigned short int USB_RXINTERVAL3_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL3_NAKLMT7_bit at USB0_RXINTERVAL3.B7;

sfr unsigned int   volatile USB0_TXMAXP4         absolute 0x40050140;
    const register unsigned short int USB_TXMAXP4_MAXLOAD0 = 0;
    sbit  USB_TXMAXP4_MAXLOAD0_bit at USB0_TXMAXP4.B0;
    const register unsigned short int USB_TXMAXP4_MAXLOAD1 = 1;
    sbit  USB_TXMAXP4_MAXLOAD1_bit at USB0_TXMAXP4.B1;
    const register unsigned short int USB_TXMAXP4_MAXLOAD2 = 2;
    sbit  USB_TXMAXP4_MAXLOAD2_bit at USB0_TXMAXP4.B2;
    const register unsigned short int USB_TXMAXP4_MAXLOAD3 = 3;
    sbit  USB_TXMAXP4_MAXLOAD3_bit at USB0_TXMAXP4.B3;
    const register unsigned short int USB_TXMAXP4_MAXLOAD4 = 4;
    sbit  USB_TXMAXP4_MAXLOAD4_bit at USB0_TXMAXP4.B4;
    const register unsigned short int USB_TXMAXP4_MAXLOAD5 = 5;
    sbit  USB_TXMAXP4_MAXLOAD5_bit at USB0_TXMAXP4.B5;
    const register unsigned short int USB_TXMAXP4_MAXLOAD6 = 6;
    sbit  USB_TXMAXP4_MAXLOAD6_bit at USB0_TXMAXP4.B6;
    const register unsigned short int USB_TXMAXP4_MAXLOAD7 = 7;
    sbit  USB_TXMAXP4_MAXLOAD7_bit at USB0_TXMAXP4.B7;
    const register unsigned short int USB_TXMAXP4_MAXLOAD8 = 8;
    sbit  USB_TXMAXP4_MAXLOAD8_bit at USB0_TXMAXP4.B8;
    const register unsigned short int USB_TXMAXP4_MAXLOAD9 = 9;
    sbit  USB_TXMAXP4_MAXLOAD9_bit at USB0_TXMAXP4.B9;
    const register unsigned short int USB_TXMAXP4_MAXLOAD10 = 10;
    sbit  USB_TXMAXP4_MAXLOAD10_bit at USB0_TXMAXP4.B10;

sfr unsigned short   volatile USB0_TXCSRL4         absolute 0x40050142;
    const register unsigned short int USB_TXCSRL4_TXRDY = 0;
    sbit  USB_TXCSRL4_TXRDY_bit at USB0_TXCSRL4.B0;
    const register unsigned short int USB_TXCSRL4_FIFONE = 1;
    sbit  USB_TXCSRL4_FIFONE_bit at USB0_TXCSRL4.B1;
    const register unsigned short int USB_TXCSRL4_ERROR = 2;
    sbit  USB_TXCSRL4_ERROR_bit at USB0_TXCSRL4.B2;
    const register unsigned short int USB_TXCSRL4_FLUSH = 3;
    sbit  USB_TXCSRL4_FLUSH_bit at USB0_TXCSRL4.B3;
    const register unsigned short int USB_TXCSRL4_SETUP = 4;
    sbit  USB_TXCSRL4_SETUP_bit at USB0_TXCSRL4.B4;
    const register unsigned short int USB_TXCSRL4_STALLED = 5;
    sbit  USB_TXCSRL4_STALLED_bit at USB0_TXCSRL4.B5;
    const register unsigned short int USB_TXCSRL4_CLRDT = 6;
    sbit  USB_TXCSRL4_CLRDT_bit at USB0_TXCSRL4.B6;
    const register unsigned short int USB_TXCSRL4_NAKTO = 7;
    sbit  USB_TXCSRL4_NAKTO_bit at USB0_TXCSRL4.B7;

    const register unsigned short int USB_TXCSRL4_UNDRN = 2;
    sbit  USB_TXCSRL4_UNDRN_bit at USB0_TXCSRL4.B2;
    const register unsigned short int USB_TXCSRL4_STALL = 4;
    sbit  USB_TXCSRL4_STALL_bit at USB0_TXCSRL4.B4;

sfr unsigned short   volatile USB0_TXCSRH4         absolute 0x40050143;
    const register unsigned short int USB_TXCSRH4_DT = 0;
    sbit  USB_TXCSRH4_DT_bit at USB0_TXCSRH4.B0;
    const register unsigned short int USB_TXCSRH4_DTWE = 1;
    sbit  USB_TXCSRH4_DTWE_bit at USB0_TXCSRH4.B1;
    const register unsigned short int USB_TXCSRH4_DMAMOD = 2;
    sbit  USB_TXCSRH4_DMAMOD_bit at USB0_TXCSRH4.B2;
    const register unsigned short int USB_TXCSRH4_FDT = 3;
    sbit  USB_TXCSRH4_FDT_bit at USB0_TXCSRH4.B3;
    const register unsigned short int USB_TXCSRH4_DMAEN = 4;
    sbit  USB_TXCSRH4_DMAEN_bit at USB0_TXCSRH4.B4;
    const register unsigned short int USB_TXCSRH4_MODE = 5;
    sbit  USB_TXCSRH4_MODE_bit at USB0_TXCSRH4.B5;
    const register unsigned short int USB_TXCSRH4_ISO = 6;
    sbit  USB_TXCSRH4_ISO_bit at USB0_TXCSRH4.B6;
    const register unsigned short int USB_TXCSRH4_AUTOSET = 7;
    sbit  USB_TXCSRH4_AUTOSET_bit at USB0_TXCSRH4.B7;

sfr unsigned int   volatile USB0_RXMAXP4         absolute 0x40050144;
    const register unsigned short int USB_RXMAXP4_MAXLOAD0 = 0;
    sbit  USB_RXMAXP4_MAXLOAD0_bit at USB0_RXMAXP4.B0;
    const register unsigned short int USB_RXMAXP4_MAXLOAD1 = 1;
    sbit  USB_RXMAXP4_MAXLOAD1_bit at USB0_RXMAXP4.B1;
    const register unsigned short int USB_RXMAXP4_MAXLOAD2 = 2;
    sbit  USB_RXMAXP4_MAXLOAD2_bit at USB0_RXMAXP4.B2;
    const register unsigned short int USB_RXMAXP4_MAXLOAD3 = 3;
    sbit  USB_RXMAXP4_MAXLOAD3_bit at USB0_RXMAXP4.B3;
    const register unsigned short int USB_RXMAXP4_MAXLOAD4 = 4;
    sbit  USB_RXMAXP4_MAXLOAD4_bit at USB0_RXMAXP4.B4;
    const register unsigned short int USB_RXMAXP4_MAXLOAD5 = 5;
    sbit  USB_RXMAXP4_MAXLOAD5_bit at USB0_RXMAXP4.B5;
    const register unsigned short int USB_RXMAXP4_MAXLOAD6 = 6;
    sbit  USB_RXMAXP4_MAXLOAD6_bit at USB0_RXMAXP4.B6;
    const register unsigned short int USB_RXMAXP4_MAXLOAD7 = 7;
    sbit  USB_RXMAXP4_MAXLOAD7_bit at USB0_RXMAXP4.B7;
    const register unsigned short int USB_RXMAXP4_MAXLOAD8 = 8;
    sbit  USB_RXMAXP4_MAXLOAD8_bit at USB0_RXMAXP4.B8;
    const register unsigned short int USB_RXMAXP4_MAXLOAD9 = 9;
    sbit  USB_RXMAXP4_MAXLOAD9_bit at USB0_RXMAXP4.B9;
    const register unsigned short int USB_RXMAXP4_MAXLOAD10 = 10;
    sbit  USB_RXMAXP4_MAXLOAD10_bit at USB0_RXMAXP4.B10;

sfr unsigned short   volatile USB0_RXCSRL4         absolute 0x40050146;
    const register unsigned short int USB_RXCSRL4_RXRDY = 0;
    sbit  USB_RXCSRL4_RXRDY_bit at USB0_RXCSRL4.B0;
    const register unsigned short int USB_RXCSRL4_FULL = 1;
    sbit  USB_RXCSRL4_FULL_bit at USB0_RXCSRL4.B1;
    const register unsigned short int USB_RXCSRL4_OVER = 2;
    sbit  USB_RXCSRL4_OVER_bit at USB0_RXCSRL4.B2;
    const register unsigned short int USB_RXCSRL4_DATAERR = 3;
    sbit  USB_RXCSRL4_DATAERR_bit at USB0_RXCSRL4.B3;
    const register unsigned short int USB_RXCSRL4_FLUSH = 4;
    sbit  USB_RXCSRL4_FLUSH_bit at USB0_RXCSRL4.B4;
    const register unsigned short int USB_RXCSRL4_STALL = 5;
    sbit  USB_RXCSRL4_STALL_bit at USB0_RXCSRL4.B5;
    const register unsigned short int USB_RXCSRL4_STALLED = 6;
    sbit  USB_RXCSRL4_STALLED_bit at USB0_RXCSRL4.B6;
    const register unsigned short int USB_RXCSRL4_CLRDT = 7;
    sbit  USB_RXCSRL4_CLRDT_bit at USB0_RXCSRL4.B7;

    const register unsigned short int USB_RXCSRL4_ERROR = 2;
    sbit  USB_RXCSRL4_ERROR_bit at USB0_RXCSRL4.B2;
    const register unsigned short int USB_RXCSRL4_NAKTO = 3;
    sbit  USB_RXCSRL4_NAKTO_bit at USB0_RXCSRL4.B3;
    const register unsigned short int USB_RXCSRL4_REQPKT = 5;
    sbit  USB_RXCSRL4_REQPKT_bit at USB0_RXCSRL4.B5;

sfr unsigned short   volatile USB0_RXCSRH4         absolute 0x40050147;
    const register unsigned short int USB_RXCSRH4_INCOMPRX = 0;
    sbit  USB_RXCSRH4_INCOMPRX_bit at USB0_RXCSRH4.B0;
    const register unsigned short int USB_RXCSRH4_DT = 1;
    sbit  USB_RXCSRH4_DT_bit at USB0_RXCSRH4.B1;
    const register unsigned short int USB_RXCSRH4_DTWE = 2;
    sbit  USB_RXCSRH4_DTWE_bit at USB0_RXCSRH4.B2;
    const register unsigned short int USB_RXCSRH4_DMAMOD = 3;
    sbit  USB_RXCSRH4_DMAMOD_bit at USB0_RXCSRH4.B3;
    const register unsigned short int USB_RXCSRH4_PIDERR = 4;
    sbit  USB_RXCSRH4_PIDERR_bit at USB0_RXCSRH4.B4;
    const register unsigned short int USB_RXCSRH4_DMAEN = 5;
    sbit  USB_RXCSRH4_DMAEN_bit at USB0_RXCSRH4.B5;
    const register unsigned short int USB_RXCSRH4_AUTORQ = 6;
    sbit  USB_RXCSRH4_AUTORQ_bit at USB0_RXCSRH4.B6;
    const register unsigned short int USB_RXCSRH4_AUTOCL = 7;
    sbit  USB_RXCSRH4_AUTOCL_bit at USB0_RXCSRH4.B7;

    const register unsigned short int USB_RXCSRH4_DISNYET = 4;
    sbit  USB_RXCSRH4_DISNYET_bit at USB0_RXCSRH4.B4;
    const register unsigned short int USB_RXCSRH4_ISO = 6;
    sbit  USB_RXCSRH4_ISO_bit at USB0_RXCSRH4.B6;

sfr unsigned int   volatile USB0_RXCOUNT4        absolute 0x40050148;
    const register unsigned short int USB_RXCOUNT4_COUNT0 = 0;
    sbit  USB_RXCOUNT4_COUNT0_bit at USB0_RXCOUNT4.B0;
    const register unsigned short int USB_RXCOUNT4_COUNT1 = 1;
    sbit  USB_RXCOUNT4_COUNT1_bit at USB0_RXCOUNT4.B1;
    const register unsigned short int USB_RXCOUNT4_COUNT2 = 2;
    sbit  USB_RXCOUNT4_COUNT2_bit at USB0_RXCOUNT4.B2;
    const register unsigned short int USB_RXCOUNT4_COUNT3 = 3;
    sbit  USB_RXCOUNT4_COUNT3_bit at USB0_RXCOUNT4.B3;
    const register unsigned short int USB_RXCOUNT4_COUNT4 = 4;
    sbit  USB_RXCOUNT4_COUNT4_bit at USB0_RXCOUNT4.B4;
    const register unsigned short int USB_RXCOUNT4_COUNT5 = 5;
    sbit  USB_RXCOUNT4_COUNT5_bit at USB0_RXCOUNT4.B5;
    const register unsigned short int USB_RXCOUNT4_COUNT6 = 6;
    sbit  USB_RXCOUNT4_COUNT6_bit at USB0_RXCOUNT4.B6;
    const register unsigned short int USB_RXCOUNT4_COUNT7 = 7;
    sbit  USB_RXCOUNT4_COUNT7_bit at USB0_RXCOUNT4.B7;
    const register unsigned short int USB_RXCOUNT4_COUNT8 = 8;
    sbit  USB_RXCOUNT4_COUNT8_bit at USB0_RXCOUNT4.B8;
    const register unsigned short int USB_RXCOUNT4_COUNT9 = 9;
    sbit  USB_RXCOUNT4_COUNT9_bit at USB0_RXCOUNT4.B9;
    const register unsigned short int USB_RXCOUNT4_COUNT10 = 10;
    sbit  USB_RXCOUNT4_COUNT10_bit at USB0_RXCOUNT4.B10;
    const register unsigned short int USB_RXCOUNT4_COUNT11 = 11;
    sbit  USB_RXCOUNT4_COUNT11_bit at USB0_RXCOUNT4.B11;
    const register unsigned short int USB_RXCOUNT4_COUNT12 = 12;
    sbit  USB_RXCOUNT4_COUNT12_bit at USB0_RXCOUNT4.B12;

sfr unsigned short   volatile USB0_TXTYPE4         absolute 0x4005014A;
    const register unsigned short int USB_TXTYPE4_TEP0 = 0;
    sbit  USB_TXTYPE4_TEP0_bit at USB0_TXTYPE4.B0;
    const register unsigned short int USB_TXTYPE4_TEP1 = 1;
    sbit  USB_TXTYPE4_TEP1_bit at USB0_TXTYPE4.B1;
    const register unsigned short int USB_TXTYPE4_TEP2 = 2;
    sbit  USB_TXTYPE4_TEP2_bit at USB0_TXTYPE4.B2;
    const register unsigned short int USB_TXTYPE4_TEP3 = 3;
    sbit  USB_TXTYPE4_TEP3_bit at USB0_TXTYPE4.B3;
    const register unsigned short int USB_TXTYPE4_PROTO4 = 4;
    sbit  USB_TXTYPE4_PROTO4_bit at USB0_TXTYPE4.B4;
    const register unsigned short int USB_TXTYPE4_PROTO5 = 5;
    sbit  USB_TXTYPE4_PROTO5_bit at USB0_TXTYPE4.B5;
    const register unsigned short int USB_TXTYPE4_SPEED6 = 6;
    sbit  USB_TXTYPE4_SPEED6_bit at USB0_TXTYPE4.B6;
    const register unsigned short int USB_TXTYPE4_SPEED7 = 7;
    sbit  USB_TXTYPE4_SPEED7_bit at USB0_TXTYPE4.B7;

sfr unsigned short   volatile USB0_TXINTERVAL4     absolute 0x4005014B;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL4_TXPOLL0_bit at USB0_TXINTERVAL4.B0;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL4_TXPOLL1_bit at USB0_TXINTERVAL4.B1;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL4_TXPOLL2_bit at USB0_TXINTERVAL4.B2;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL4_TXPOLL3_bit at USB0_TXINTERVAL4.B3;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL4_TXPOLL4_bit at USB0_TXINTERVAL4.B4;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL4_TXPOLL5_bit at USB0_TXINTERVAL4.B5;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL4_TXPOLL6_bit at USB0_TXINTERVAL4.B6;
    const register unsigned short int USB_TXINTERVAL4_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL4_TXPOLL7_bit at USB0_TXINTERVAL4.B7;

    const register unsigned short int USB_TXINTERVAL4_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL4_NAKLMT0_bit at USB0_TXINTERVAL4.B0;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL4_NAKLMT1_bit at USB0_TXINTERVAL4.B1;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL4_NAKLMT2_bit at USB0_TXINTERVAL4.B2;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL4_NAKLMT3_bit at USB0_TXINTERVAL4.B3;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL4_NAKLMT4_bit at USB0_TXINTERVAL4.B4;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL4_NAKLMT5_bit at USB0_TXINTERVAL4.B5;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL4_NAKLMT6_bit at USB0_TXINTERVAL4.B6;
    const register unsigned short int USB_TXINTERVAL4_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL4_NAKLMT7_bit at USB0_TXINTERVAL4.B7;

sfr unsigned short   volatile USB0_RXTYPE4         absolute 0x4005014C;
    const register unsigned short int USB_RXTYPE4_TEP0 = 0;
    sbit  USB_RXTYPE4_TEP0_bit at USB0_RXTYPE4.B0;
    const register unsigned short int USB_RXTYPE4_TEP1 = 1;
    sbit  USB_RXTYPE4_TEP1_bit at USB0_RXTYPE4.B1;
    const register unsigned short int USB_RXTYPE4_TEP2 = 2;
    sbit  USB_RXTYPE4_TEP2_bit at USB0_RXTYPE4.B2;
    const register unsigned short int USB_RXTYPE4_TEP3 = 3;
    sbit  USB_RXTYPE4_TEP3_bit at USB0_RXTYPE4.B3;
    const register unsigned short int USB_RXTYPE4_PROTO4 = 4;
    sbit  USB_RXTYPE4_PROTO4_bit at USB0_RXTYPE4.B4;
    const register unsigned short int USB_RXTYPE4_PROTO5 = 5;
    sbit  USB_RXTYPE4_PROTO5_bit at USB0_RXTYPE4.B5;
    const register unsigned short int USB_RXTYPE4_SPEED6 = 6;
    sbit  USB_RXTYPE4_SPEED6_bit at USB0_RXTYPE4.B6;
    const register unsigned short int USB_RXTYPE4_SPEED7 = 7;
    sbit  USB_RXTYPE4_SPEED7_bit at USB0_RXTYPE4.B7;

sfr unsigned short   volatile USB0_RXINTERVAL4     absolute 0x4005014D;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL4_TXPOLL0_bit at USB0_RXINTERVAL4.B0;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL4_TXPOLL1_bit at USB0_RXINTERVAL4.B1;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL4_TXPOLL2_bit at USB0_RXINTERVAL4.B2;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL4_TXPOLL3_bit at USB0_RXINTERVAL4.B3;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL4_TXPOLL4_bit at USB0_RXINTERVAL4.B4;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL4_TXPOLL5_bit at USB0_RXINTERVAL4.B5;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL4_TXPOLL6_bit at USB0_RXINTERVAL4.B6;
    const register unsigned short int USB_RXINTERVAL4_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL4_TXPOLL7_bit at USB0_RXINTERVAL4.B7;

    const register unsigned short int USB_RXINTERVAL4_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL4_NAKLMT0_bit at USB0_RXINTERVAL4.B0;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL4_NAKLMT1_bit at USB0_RXINTERVAL4.B1;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL4_NAKLMT2_bit at USB0_RXINTERVAL4.B2;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL4_NAKLMT3_bit at USB0_RXINTERVAL4.B3;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL4_NAKLMT4_bit at USB0_RXINTERVAL4.B4;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL4_NAKLMT5_bit at USB0_RXINTERVAL4.B5;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL4_NAKLMT6_bit at USB0_RXINTERVAL4.B6;
    const register unsigned short int USB_RXINTERVAL4_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL4_NAKLMT7_bit at USB0_RXINTERVAL4.B7;

sfr unsigned int   volatile USB0_TXMAXP5         absolute 0x40050150;
    const register unsigned short int USB_TXMAXP5_MAXLOAD0 = 0;
    sbit  USB_TXMAXP5_MAXLOAD0_bit at USB0_TXMAXP5.B0;
    const register unsigned short int USB_TXMAXP5_MAXLOAD1 = 1;
    sbit  USB_TXMAXP5_MAXLOAD1_bit at USB0_TXMAXP5.B1;
    const register unsigned short int USB_TXMAXP5_MAXLOAD2 = 2;
    sbit  USB_TXMAXP5_MAXLOAD2_bit at USB0_TXMAXP5.B2;
    const register unsigned short int USB_TXMAXP5_MAXLOAD3 = 3;
    sbit  USB_TXMAXP5_MAXLOAD3_bit at USB0_TXMAXP5.B3;
    const register unsigned short int USB_TXMAXP5_MAXLOAD4 = 4;
    sbit  USB_TXMAXP5_MAXLOAD4_bit at USB0_TXMAXP5.B4;
    const register unsigned short int USB_TXMAXP5_MAXLOAD5 = 5;
    sbit  USB_TXMAXP5_MAXLOAD5_bit at USB0_TXMAXP5.B5;
    const register unsigned short int USB_TXMAXP5_MAXLOAD6 = 6;
    sbit  USB_TXMAXP5_MAXLOAD6_bit at USB0_TXMAXP5.B6;
    const register unsigned short int USB_TXMAXP5_MAXLOAD7 = 7;
    sbit  USB_TXMAXP5_MAXLOAD7_bit at USB0_TXMAXP5.B7;
    const register unsigned short int USB_TXMAXP5_MAXLOAD8 = 8;
    sbit  USB_TXMAXP5_MAXLOAD8_bit at USB0_TXMAXP5.B8;
    const register unsigned short int USB_TXMAXP5_MAXLOAD9 = 9;
    sbit  USB_TXMAXP5_MAXLOAD9_bit at USB0_TXMAXP5.B9;
    const register unsigned short int USB_TXMAXP5_MAXLOAD10 = 10;
    sbit  USB_TXMAXP5_MAXLOAD10_bit at USB0_TXMAXP5.B10;

sfr unsigned short   volatile USB0_TXCSRL5         absolute 0x40050152;
    const register unsigned short int USB_TXCSRL5_TXRDY = 0;
    sbit  USB_TXCSRL5_TXRDY_bit at USB0_TXCSRL5.B0;
    const register unsigned short int USB_TXCSRL5_FIFONE = 1;
    sbit  USB_TXCSRL5_FIFONE_bit at USB0_TXCSRL5.B1;
    const register unsigned short int USB_TXCSRL5_ERROR = 2;
    sbit  USB_TXCSRL5_ERROR_bit at USB0_TXCSRL5.B2;
    const register unsigned short int USB_TXCSRL5_FLUSH = 3;
    sbit  USB_TXCSRL5_FLUSH_bit at USB0_TXCSRL5.B3;
    const register unsigned short int USB_TXCSRL5_SETUP = 4;
    sbit  USB_TXCSRL5_SETUP_bit at USB0_TXCSRL5.B4;
    const register unsigned short int USB_TXCSRL5_STALLED = 5;
    sbit  USB_TXCSRL5_STALLED_bit at USB0_TXCSRL5.B5;
    const register unsigned short int USB_TXCSRL5_CLRDT = 6;
    sbit  USB_TXCSRL5_CLRDT_bit at USB0_TXCSRL5.B6;
    const register unsigned short int USB_TXCSRL5_NAKTO = 7;
    sbit  USB_TXCSRL5_NAKTO_bit at USB0_TXCSRL5.B7;

    const register unsigned short int USB_TXCSRL5_UNDRN = 2;
    sbit  USB_TXCSRL5_UNDRN_bit at USB0_TXCSRL5.B2;
    const register unsigned short int USB_TXCSRL5_STALL = 4;
    sbit  USB_TXCSRL5_STALL_bit at USB0_TXCSRL5.B4;

sfr unsigned short   volatile USB0_TXCSRH5         absolute 0x40050153;
    const register unsigned short int USB_TXCSRH5_DT = 0;
    sbit  USB_TXCSRH5_DT_bit at USB0_TXCSRH5.B0;
    const register unsigned short int USB_TXCSRH5_DTWE = 1;
    sbit  USB_TXCSRH5_DTWE_bit at USB0_TXCSRH5.B1;
    const register unsigned short int USB_TXCSRH5_DMAMOD = 2;
    sbit  USB_TXCSRH5_DMAMOD_bit at USB0_TXCSRH5.B2;
    const register unsigned short int USB_TXCSRH5_FDT = 3;
    sbit  USB_TXCSRH5_FDT_bit at USB0_TXCSRH5.B3;
    const register unsigned short int USB_TXCSRH5_DMAEN = 4;
    sbit  USB_TXCSRH5_DMAEN_bit at USB0_TXCSRH5.B4;
    const register unsigned short int USB_TXCSRH5_MODE = 5;
    sbit  USB_TXCSRH5_MODE_bit at USB0_TXCSRH5.B5;
    const register unsigned short int USB_TXCSRH5_ISO = 6;
    sbit  USB_TXCSRH5_ISO_bit at USB0_TXCSRH5.B6;
    const register unsigned short int USB_TXCSRH5_AUTOSET = 7;
    sbit  USB_TXCSRH5_AUTOSET_bit at USB0_TXCSRH5.B7;

sfr unsigned int   volatile USB0_RXMAXP5         absolute 0x40050154;
    const register unsigned short int USB_RXMAXP5_MAXLOAD0 = 0;
    sbit  USB_RXMAXP5_MAXLOAD0_bit at USB0_RXMAXP5.B0;
    const register unsigned short int USB_RXMAXP5_MAXLOAD1 = 1;
    sbit  USB_RXMAXP5_MAXLOAD1_bit at USB0_RXMAXP5.B1;
    const register unsigned short int USB_RXMAXP5_MAXLOAD2 = 2;
    sbit  USB_RXMAXP5_MAXLOAD2_bit at USB0_RXMAXP5.B2;
    const register unsigned short int USB_RXMAXP5_MAXLOAD3 = 3;
    sbit  USB_RXMAXP5_MAXLOAD3_bit at USB0_RXMAXP5.B3;
    const register unsigned short int USB_RXMAXP5_MAXLOAD4 = 4;
    sbit  USB_RXMAXP5_MAXLOAD4_bit at USB0_RXMAXP5.B4;
    const register unsigned short int USB_RXMAXP5_MAXLOAD5 = 5;
    sbit  USB_RXMAXP5_MAXLOAD5_bit at USB0_RXMAXP5.B5;
    const register unsigned short int USB_RXMAXP5_MAXLOAD6 = 6;
    sbit  USB_RXMAXP5_MAXLOAD6_bit at USB0_RXMAXP5.B6;
    const register unsigned short int USB_RXMAXP5_MAXLOAD7 = 7;
    sbit  USB_RXMAXP5_MAXLOAD7_bit at USB0_RXMAXP5.B7;
    const register unsigned short int USB_RXMAXP5_MAXLOAD8 = 8;
    sbit  USB_RXMAXP5_MAXLOAD8_bit at USB0_RXMAXP5.B8;
    const register unsigned short int USB_RXMAXP5_MAXLOAD9 = 9;
    sbit  USB_RXMAXP5_MAXLOAD9_bit at USB0_RXMAXP5.B9;
    const register unsigned short int USB_RXMAXP5_MAXLOAD10 = 10;
    sbit  USB_RXMAXP5_MAXLOAD10_bit at USB0_RXMAXP5.B10;

sfr unsigned short   volatile USB0_RXCSRL5         absolute 0x40050156;
    const register unsigned short int USB_RXCSRL5_RXRDY = 0;
    sbit  USB_RXCSRL5_RXRDY_bit at USB0_RXCSRL5.B0;
    const register unsigned short int USB_RXCSRL5_FULL = 1;
    sbit  USB_RXCSRL5_FULL_bit at USB0_RXCSRL5.B1;
    const register unsigned short int USB_RXCSRL5_OVER = 2;
    sbit  USB_RXCSRL5_OVER_bit at USB0_RXCSRL5.B2;
    const register unsigned short int USB_RXCSRL5_DATAERR = 3;
    sbit  USB_RXCSRL5_DATAERR_bit at USB0_RXCSRL5.B3;
    const register unsigned short int USB_RXCSRL5_FLUSH = 4;
    sbit  USB_RXCSRL5_FLUSH_bit at USB0_RXCSRL5.B4;
    const register unsigned short int USB_RXCSRL5_STALL = 5;
    sbit  USB_RXCSRL5_STALL_bit at USB0_RXCSRL5.B5;
    const register unsigned short int USB_RXCSRL5_STALLED = 6;
    sbit  USB_RXCSRL5_STALLED_bit at USB0_RXCSRL5.B6;
    const register unsigned short int USB_RXCSRL5_CLRDT = 7;
    sbit  USB_RXCSRL5_CLRDT_bit at USB0_RXCSRL5.B7;

    const register unsigned short int USB_RXCSRL5_ERROR = 2;
    sbit  USB_RXCSRL5_ERROR_bit at USB0_RXCSRL5.B2;
    const register unsigned short int USB_RXCSRL5_NAKTO = 3;
    sbit  USB_RXCSRL5_NAKTO_bit at USB0_RXCSRL5.B3;
    const register unsigned short int USB_RXCSRL5_REQPKT = 5;
    sbit  USB_RXCSRL5_REQPKT_bit at USB0_RXCSRL5.B5;

sfr unsigned short   volatile USB0_RXCSRH5         absolute 0x40050157;
    const register unsigned short int USB_RXCSRH5_INCOMPRX = 0;
    sbit  USB_RXCSRH5_INCOMPRX_bit at USB0_RXCSRH5.B0;
    const register unsigned short int USB_RXCSRH5_DT = 1;
    sbit  USB_RXCSRH5_DT_bit at USB0_RXCSRH5.B1;
    const register unsigned short int USB_RXCSRH5_DTWE = 2;
    sbit  USB_RXCSRH5_DTWE_bit at USB0_RXCSRH5.B2;
    const register unsigned short int USB_RXCSRH5_DMAMOD = 3;
    sbit  USB_RXCSRH5_DMAMOD_bit at USB0_RXCSRH5.B3;
    const register unsigned short int USB_RXCSRH5_PIDERR = 4;
    sbit  USB_RXCSRH5_PIDERR_bit at USB0_RXCSRH5.B4;
    const register unsigned short int USB_RXCSRH5_DMAEN = 5;
    sbit  USB_RXCSRH5_DMAEN_bit at USB0_RXCSRH5.B5;
    const register unsigned short int USB_RXCSRH5_AUTORQ = 6;
    sbit  USB_RXCSRH5_AUTORQ_bit at USB0_RXCSRH5.B6;
    const register unsigned short int USB_RXCSRH5_AUTOCL = 7;
    sbit  USB_RXCSRH5_AUTOCL_bit at USB0_RXCSRH5.B7;

    const register unsigned short int USB_RXCSRH5_DISNYET = 4;
    sbit  USB_RXCSRH5_DISNYET_bit at USB0_RXCSRH5.B4;
    const register unsigned short int USB_RXCSRH5_ISO = 6;
    sbit  USB_RXCSRH5_ISO_bit at USB0_RXCSRH5.B6;

sfr unsigned int   volatile USB0_RXCOUNT5        absolute 0x40050158;
    const register unsigned short int USB_RXCOUNT5_COUNT0 = 0;
    sbit  USB_RXCOUNT5_COUNT0_bit at USB0_RXCOUNT5.B0;
    const register unsigned short int USB_RXCOUNT5_COUNT1 = 1;
    sbit  USB_RXCOUNT5_COUNT1_bit at USB0_RXCOUNT5.B1;
    const register unsigned short int USB_RXCOUNT5_COUNT2 = 2;
    sbit  USB_RXCOUNT5_COUNT2_bit at USB0_RXCOUNT5.B2;
    const register unsigned short int USB_RXCOUNT5_COUNT3 = 3;
    sbit  USB_RXCOUNT5_COUNT3_bit at USB0_RXCOUNT5.B3;
    const register unsigned short int USB_RXCOUNT5_COUNT4 = 4;
    sbit  USB_RXCOUNT5_COUNT4_bit at USB0_RXCOUNT5.B4;
    const register unsigned short int USB_RXCOUNT5_COUNT5 = 5;
    sbit  USB_RXCOUNT5_COUNT5_bit at USB0_RXCOUNT5.B5;
    const register unsigned short int USB_RXCOUNT5_COUNT6 = 6;
    sbit  USB_RXCOUNT5_COUNT6_bit at USB0_RXCOUNT5.B6;
    const register unsigned short int USB_RXCOUNT5_COUNT7 = 7;
    sbit  USB_RXCOUNT5_COUNT7_bit at USB0_RXCOUNT5.B7;
    const register unsigned short int USB_RXCOUNT5_COUNT8 = 8;
    sbit  USB_RXCOUNT5_COUNT8_bit at USB0_RXCOUNT5.B8;
    const register unsigned short int USB_RXCOUNT5_COUNT9 = 9;
    sbit  USB_RXCOUNT5_COUNT9_bit at USB0_RXCOUNT5.B9;
    const register unsigned short int USB_RXCOUNT5_COUNT10 = 10;
    sbit  USB_RXCOUNT5_COUNT10_bit at USB0_RXCOUNT5.B10;
    const register unsigned short int USB_RXCOUNT5_COUNT11 = 11;
    sbit  USB_RXCOUNT5_COUNT11_bit at USB0_RXCOUNT5.B11;
    const register unsigned short int USB_RXCOUNT5_COUNT12 = 12;
    sbit  USB_RXCOUNT5_COUNT12_bit at USB0_RXCOUNT5.B12;

sfr unsigned short   volatile USB0_TXTYPE5         absolute 0x4005015A;
    const register unsigned short int USB_TXTYPE5_TEP0 = 0;
    sbit  USB_TXTYPE5_TEP0_bit at USB0_TXTYPE5.B0;
    const register unsigned short int USB_TXTYPE5_TEP1 = 1;
    sbit  USB_TXTYPE5_TEP1_bit at USB0_TXTYPE5.B1;
    const register unsigned short int USB_TXTYPE5_TEP2 = 2;
    sbit  USB_TXTYPE5_TEP2_bit at USB0_TXTYPE5.B2;
    const register unsigned short int USB_TXTYPE5_TEP3 = 3;
    sbit  USB_TXTYPE5_TEP3_bit at USB0_TXTYPE5.B3;
    const register unsigned short int USB_TXTYPE5_PROTO4 = 4;
    sbit  USB_TXTYPE5_PROTO4_bit at USB0_TXTYPE5.B4;
    const register unsigned short int USB_TXTYPE5_PROTO5 = 5;
    sbit  USB_TXTYPE5_PROTO5_bit at USB0_TXTYPE5.B5;
    const register unsigned short int USB_TXTYPE5_SPEED6 = 6;
    sbit  USB_TXTYPE5_SPEED6_bit at USB0_TXTYPE5.B6;
    const register unsigned short int USB_TXTYPE5_SPEED7 = 7;
    sbit  USB_TXTYPE5_SPEED7_bit at USB0_TXTYPE5.B7;

sfr unsigned short   volatile USB0_TXINTERVAL5     absolute 0x4005015B;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL5_TXPOLL0_bit at USB0_TXINTERVAL5.B0;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL5_TXPOLL1_bit at USB0_TXINTERVAL5.B1;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL5_TXPOLL2_bit at USB0_TXINTERVAL5.B2;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL5_TXPOLL3_bit at USB0_TXINTERVAL5.B3;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL5_TXPOLL4_bit at USB0_TXINTERVAL5.B4;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL5_TXPOLL5_bit at USB0_TXINTERVAL5.B5;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL5_TXPOLL6_bit at USB0_TXINTERVAL5.B6;
    const register unsigned short int USB_TXINTERVAL5_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL5_TXPOLL7_bit at USB0_TXINTERVAL5.B7;

    const register unsigned short int USB_TXINTERVAL5_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL5_NAKLMT0_bit at USB0_TXINTERVAL5.B0;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL5_NAKLMT1_bit at USB0_TXINTERVAL5.B1;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL5_NAKLMT2_bit at USB0_TXINTERVAL5.B2;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL5_NAKLMT3_bit at USB0_TXINTERVAL5.B3;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL5_NAKLMT4_bit at USB0_TXINTERVAL5.B4;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL5_NAKLMT5_bit at USB0_TXINTERVAL5.B5;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL5_NAKLMT6_bit at USB0_TXINTERVAL5.B6;
    const register unsigned short int USB_TXINTERVAL5_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL5_NAKLMT7_bit at USB0_TXINTERVAL5.B7;

sfr unsigned short   volatile USB0_RXTYPE5         absolute 0x4005015C;
    const register unsigned short int USB_RXTYPE5_TEP0 = 0;
    sbit  USB_RXTYPE5_TEP0_bit at USB0_RXTYPE5.B0;
    const register unsigned short int USB_RXTYPE5_TEP1 = 1;
    sbit  USB_RXTYPE5_TEP1_bit at USB0_RXTYPE5.B1;
    const register unsigned short int USB_RXTYPE5_TEP2 = 2;
    sbit  USB_RXTYPE5_TEP2_bit at USB0_RXTYPE5.B2;
    const register unsigned short int USB_RXTYPE5_TEP3 = 3;
    sbit  USB_RXTYPE5_TEP3_bit at USB0_RXTYPE5.B3;
    const register unsigned short int USB_RXTYPE5_PROTO4 = 4;
    sbit  USB_RXTYPE5_PROTO4_bit at USB0_RXTYPE5.B4;
    const register unsigned short int USB_RXTYPE5_PROTO5 = 5;
    sbit  USB_RXTYPE5_PROTO5_bit at USB0_RXTYPE5.B5;
    const register unsigned short int USB_RXTYPE5_SPEED6 = 6;
    sbit  USB_RXTYPE5_SPEED6_bit at USB0_RXTYPE5.B6;
    const register unsigned short int USB_RXTYPE5_SPEED7 = 7;
    sbit  USB_RXTYPE5_SPEED7_bit at USB0_RXTYPE5.B7;

sfr unsigned short   volatile USB0_RXINTERVAL5     absolute 0x4005015D;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL5_TXPOLL0_bit at USB0_RXINTERVAL5.B0;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL5_TXPOLL1_bit at USB0_RXINTERVAL5.B1;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL5_TXPOLL2_bit at USB0_RXINTERVAL5.B2;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL5_TXPOLL3_bit at USB0_RXINTERVAL5.B3;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL5_TXPOLL4_bit at USB0_RXINTERVAL5.B4;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL5_TXPOLL5_bit at USB0_RXINTERVAL5.B5;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL5_TXPOLL6_bit at USB0_RXINTERVAL5.B6;
    const register unsigned short int USB_RXINTERVAL5_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL5_TXPOLL7_bit at USB0_RXINTERVAL5.B7;

    const register unsigned short int USB_RXINTERVAL5_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL5_NAKLMT0_bit at USB0_RXINTERVAL5.B0;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL5_NAKLMT1_bit at USB0_RXINTERVAL5.B1;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL5_NAKLMT2_bit at USB0_RXINTERVAL5.B2;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL5_NAKLMT3_bit at USB0_RXINTERVAL5.B3;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL5_NAKLMT4_bit at USB0_RXINTERVAL5.B4;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL5_NAKLMT5_bit at USB0_RXINTERVAL5.B5;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL5_NAKLMT6_bit at USB0_RXINTERVAL5.B6;
    const register unsigned short int USB_RXINTERVAL5_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL5_NAKLMT7_bit at USB0_RXINTERVAL5.B7;

sfr unsigned int   volatile USB0_TXMAXP6         absolute 0x40050160;
    const register unsigned short int USB_TXMAXP6_MAXLOAD0 = 0;
    sbit  USB_TXMAXP6_MAXLOAD0_bit at USB0_TXMAXP6.B0;
    const register unsigned short int USB_TXMAXP6_MAXLOAD1 = 1;
    sbit  USB_TXMAXP6_MAXLOAD1_bit at USB0_TXMAXP6.B1;
    const register unsigned short int USB_TXMAXP6_MAXLOAD2 = 2;
    sbit  USB_TXMAXP6_MAXLOAD2_bit at USB0_TXMAXP6.B2;
    const register unsigned short int USB_TXMAXP6_MAXLOAD3 = 3;
    sbit  USB_TXMAXP6_MAXLOAD3_bit at USB0_TXMAXP6.B3;
    const register unsigned short int USB_TXMAXP6_MAXLOAD4 = 4;
    sbit  USB_TXMAXP6_MAXLOAD4_bit at USB0_TXMAXP6.B4;
    const register unsigned short int USB_TXMAXP6_MAXLOAD5 = 5;
    sbit  USB_TXMAXP6_MAXLOAD5_bit at USB0_TXMAXP6.B5;
    const register unsigned short int USB_TXMAXP6_MAXLOAD6 = 6;
    sbit  USB_TXMAXP6_MAXLOAD6_bit at USB0_TXMAXP6.B6;
    const register unsigned short int USB_TXMAXP6_MAXLOAD7 = 7;
    sbit  USB_TXMAXP6_MAXLOAD7_bit at USB0_TXMAXP6.B7;
    const register unsigned short int USB_TXMAXP6_MAXLOAD8 = 8;
    sbit  USB_TXMAXP6_MAXLOAD8_bit at USB0_TXMAXP6.B8;
    const register unsigned short int USB_TXMAXP6_MAXLOAD9 = 9;
    sbit  USB_TXMAXP6_MAXLOAD9_bit at USB0_TXMAXP6.B9;
    const register unsigned short int USB_TXMAXP6_MAXLOAD10 = 10;
    sbit  USB_TXMAXP6_MAXLOAD10_bit at USB0_TXMAXP6.B10;

sfr unsigned short   volatile USB0_TXCSRL6         absolute 0x40050162;
    const register unsigned short int USB_TXCSRL6_TXRDY = 0;
    sbit  USB_TXCSRL6_TXRDY_bit at USB0_TXCSRL6.B0;
    const register unsigned short int USB_TXCSRL6_FIFONE = 1;
    sbit  USB_TXCSRL6_FIFONE_bit at USB0_TXCSRL6.B1;
    const register unsigned short int USB_TXCSRL6_ERROR = 2;
    sbit  USB_TXCSRL6_ERROR_bit at USB0_TXCSRL6.B2;
    const register unsigned short int USB_TXCSRL6_FLUSH = 3;
    sbit  USB_TXCSRL6_FLUSH_bit at USB0_TXCSRL6.B3;
    const register unsigned short int USB_TXCSRL6_SETUP = 4;
    sbit  USB_TXCSRL6_SETUP_bit at USB0_TXCSRL6.B4;
    const register unsigned short int USB_TXCSRL6_STALLED = 5;
    sbit  USB_TXCSRL6_STALLED_bit at USB0_TXCSRL6.B5;
    const register unsigned short int USB_TXCSRL6_CLRDT = 6;
    sbit  USB_TXCSRL6_CLRDT_bit at USB0_TXCSRL6.B6;
    const register unsigned short int USB_TXCSRL6_NAKTO = 7;
    sbit  USB_TXCSRL6_NAKTO_bit at USB0_TXCSRL6.B7;

    const register unsigned short int USB_TXCSRL6_UNDRN = 2;
    sbit  USB_TXCSRL6_UNDRN_bit at USB0_TXCSRL6.B2;
    const register unsigned short int USB_TXCSRL6_STALL = 4;
    sbit  USB_TXCSRL6_STALL_bit at USB0_TXCSRL6.B4;

sfr unsigned short   volatile USB0_TXCSRH6         absolute 0x40050163;
    const register unsigned short int USB_TXCSRH6_DT = 0;
    sbit  USB_TXCSRH6_DT_bit at USB0_TXCSRH6.B0;
    const register unsigned short int USB_TXCSRH6_DTWE = 1;
    sbit  USB_TXCSRH6_DTWE_bit at USB0_TXCSRH6.B1;
    const register unsigned short int USB_TXCSRH6_DMAMOD = 2;
    sbit  USB_TXCSRH6_DMAMOD_bit at USB0_TXCSRH6.B2;
    const register unsigned short int USB_TXCSRH6_FDT = 3;
    sbit  USB_TXCSRH6_FDT_bit at USB0_TXCSRH6.B3;
    const register unsigned short int USB_TXCSRH6_DMAEN = 4;
    sbit  USB_TXCSRH6_DMAEN_bit at USB0_TXCSRH6.B4;
    const register unsigned short int USB_TXCSRH6_MODE = 5;
    sbit  USB_TXCSRH6_MODE_bit at USB0_TXCSRH6.B5;
    const register unsigned short int USB_TXCSRH6_ISO = 6;
    sbit  USB_TXCSRH6_ISO_bit at USB0_TXCSRH6.B6;
    const register unsigned short int USB_TXCSRH6_AUTOSET = 7;
    sbit  USB_TXCSRH6_AUTOSET_bit at USB0_TXCSRH6.B7;

sfr unsigned int   volatile USB0_RXMAXP6         absolute 0x40050164;
    const register unsigned short int USB_RXMAXP6_MAXLOAD0 = 0;
    sbit  USB_RXMAXP6_MAXLOAD0_bit at USB0_RXMAXP6.B0;
    const register unsigned short int USB_RXMAXP6_MAXLOAD1 = 1;
    sbit  USB_RXMAXP6_MAXLOAD1_bit at USB0_RXMAXP6.B1;
    const register unsigned short int USB_RXMAXP6_MAXLOAD2 = 2;
    sbit  USB_RXMAXP6_MAXLOAD2_bit at USB0_RXMAXP6.B2;
    const register unsigned short int USB_RXMAXP6_MAXLOAD3 = 3;
    sbit  USB_RXMAXP6_MAXLOAD3_bit at USB0_RXMAXP6.B3;
    const register unsigned short int USB_RXMAXP6_MAXLOAD4 = 4;
    sbit  USB_RXMAXP6_MAXLOAD4_bit at USB0_RXMAXP6.B4;
    const register unsigned short int USB_RXMAXP6_MAXLOAD5 = 5;
    sbit  USB_RXMAXP6_MAXLOAD5_bit at USB0_RXMAXP6.B5;
    const register unsigned short int USB_RXMAXP6_MAXLOAD6 = 6;
    sbit  USB_RXMAXP6_MAXLOAD6_bit at USB0_RXMAXP6.B6;
    const register unsigned short int USB_RXMAXP6_MAXLOAD7 = 7;
    sbit  USB_RXMAXP6_MAXLOAD7_bit at USB0_RXMAXP6.B7;
    const register unsigned short int USB_RXMAXP6_MAXLOAD8 = 8;
    sbit  USB_RXMAXP6_MAXLOAD8_bit at USB0_RXMAXP6.B8;
    const register unsigned short int USB_RXMAXP6_MAXLOAD9 = 9;
    sbit  USB_RXMAXP6_MAXLOAD9_bit at USB0_RXMAXP6.B9;
    const register unsigned short int USB_RXMAXP6_MAXLOAD10 = 10;
    sbit  USB_RXMAXP6_MAXLOAD10_bit at USB0_RXMAXP6.B10;

sfr unsigned short   volatile USB0_RXCSRL6         absolute 0x40050166;
    const register unsigned short int USB_RXCSRL6_RXRDY = 0;
    sbit  USB_RXCSRL6_RXRDY_bit at USB0_RXCSRL6.B0;
    const register unsigned short int USB_RXCSRL6_FULL = 1;
    sbit  USB_RXCSRL6_FULL_bit at USB0_RXCSRL6.B1;
    const register unsigned short int USB_RXCSRL6_OVER = 2;
    sbit  USB_RXCSRL6_OVER_bit at USB0_RXCSRL6.B2;
    const register unsigned short int USB_RXCSRL6_DATAERR = 3;
    sbit  USB_RXCSRL6_DATAERR_bit at USB0_RXCSRL6.B3;
    const register unsigned short int USB_RXCSRL6_FLUSH = 4;
    sbit  USB_RXCSRL6_FLUSH_bit at USB0_RXCSRL6.B4;
    const register unsigned short int USB_RXCSRL6_STALL = 5;
    sbit  USB_RXCSRL6_STALL_bit at USB0_RXCSRL6.B5;
    const register unsigned short int USB_RXCSRL6_STALLED = 6;
    sbit  USB_RXCSRL6_STALLED_bit at USB0_RXCSRL6.B6;
    const register unsigned short int USB_RXCSRL6_CLRDT = 7;
    sbit  USB_RXCSRL6_CLRDT_bit at USB0_RXCSRL6.B7;

    const register unsigned short int USB_RXCSRL6_ERROR = 2;
    sbit  USB_RXCSRL6_ERROR_bit at USB0_RXCSRL6.B2;
    const register unsigned short int USB_RXCSRL6_NAKTO = 3;
    sbit  USB_RXCSRL6_NAKTO_bit at USB0_RXCSRL6.B3;
    const register unsigned short int USB_RXCSRL6_REQPKT = 5;
    sbit  USB_RXCSRL6_REQPKT_bit at USB0_RXCSRL6.B5;

sfr unsigned short   volatile USB0_RXCSRH6         absolute 0x40050167;
    const register unsigned short int USB_RXCSRH6_INCOMPRX = 0;
    sbit  USB_RXCSRH6_INCOMPRX_bit at USB0_RXCSRH6.B0;
    const register unsigned short int USB_RXCSRH6_DT = 1;
    sbit  USB_RXCSRH6_DT_bit at USB0_RXCSRH6.B1;
    const register unsigned short int USB_RXCSRH6_DTWE = 2;
    sbit  USB_RXCSRH6_DTWE_bit at USB0_RXCSRH6.B2;
    const register unsigned short int USB_RXCSRH6_DMAMOD = 3;
    sbit  USB_RXCSRH6_DMAMOD_bit at USB0_RXCSRH6.B3;
    const register unsigned short int USB_RXCSRH6_PIDERR = 4;
    sbit  USB_RXCSRH6_PIDERR_bit at USB0_RXCSRH6.B4;
    const register unsigned short int USB_RXCSRH6_DMAEN = 5;
    sbit  USB_RXCSRH6_DMAEN_bit at USB0_RXCSRH6.B5;
    const register unsigned short int USB_RXCSRH6_AUTORQ = 6;
    sbit  USB_RXCSRH6_AUTORQ_bit at USB0_RXCSRH6.B6;
    const register unsigned short int USB_RXCSRH6_AUTOCL = 7;
    sbit  USB_RXCSRH6_AUTOCL_bit at USB0_RXCSRH6.B7;

    const register unsigned short int USB_RXCSRH6_DISNYET = 4;
    sbit  USB_RXCSRH6_DISNYET_bit at USB0_RXCSRH6.B4;
    const register unsigned short int USB_RXCSRH6_ISO = 6;
    sbit  USB_RXCSRH6_ISO_bit at USB0_RXCSRH6.B6;

sfr unsigned int   volatile USB0_RXCOUNT6        absolute 0x40050168;
    const register unsigned short int USB_RXCOUNT6_COUNT0 = 0;
    sbit  USB_RXCOUNT6_COUNT0_bit at USB0_RXCOUNT6.B0;
    const register unsigned short int USB_RXCOUNT6_COUNT1 = 1;
    sbit  USB_RXCOUNT6_COUNT1_bit at USB0_RXCOUNT6.B1;
    const register unsigned short int USB_RXCOUNT6_COUNT2 = 2;
    sbit  USB_RXCOUNT6_COUNT2_bit at USB0_RXCOUNT6.B2;
    const register unsigned short int USB_RXCOUNT6_COUNT3 = 3;
    sbit  USB_RXCOUNT6_COUNT3_bit at USB0_RXCOUNT6.B3;
    const register unsigned short int USB_RXCOUNT6_COUNT4 = 4;
    sbit  USB_RXCOUNT6_COUNT4_bit at USB0_RXCOUNT6.B4;
    const register unsigned short int USB_RXCOUNT6_COUNT5 = 5;
    sbit  USB_RXCOUNT6_COUNT5_bit at USB0_RXCOUNT6.B5;
    const register unsigned short int USB_RXCOUNT6_COUNT6 = 6;
    sbit  USB_RXCOUNT6_COUNT6_bit at USB0_RXCOUNT6.B6;
    const register unsigned short int USB_RXCOUNT6_COUNT7 = 7;
    sbit  USB_RXCOUNT6_COUNT7_bit at USB0_RXCOUNT6.B7;
    const register unsigned short int USB_RXCOUNT6_COUNT8 = 8;
    sbit  USB_RXCOUNT6_COUNT8_bit at USB0_RXCOUNT6.B8;
    const register unsigned short int USB_RXCOUNT6_COUNT9 = 9;
    sbit  USB_RXCOUNT6_COUNT9_bit at USB0_RXCOUNT6.B9;
    const register unsigned short int USB_RXCOUNT6_COUNT10 = 10;
    sbit  USB_RXCOUNT6_COUNT10_bit at USB0_RXCOUNT6.B10;
    const register unsigned short int USB_RXCOUNT6_COUNT11 = 11;
    sbit  USB_RXCOUNT6_COUNT11_bit at USB0_RXCOUNT6.B11;
    const register unsigned short int USB_RXCOUNT6_COUNT12 = 12;
    sbit  USB_RXCOUNT6_COUNT12_bit at USB0_RXCOUNT6.B12;

sfr unsigned short   volatile USB0_TXTYPE6         absolute 0x4005016A;
    const register unsigned short int USB_TXTYPE6_TEP0 = 0;
    sbit  USB_TXTYPE6_TEP0_bit at USB0_TXTYPE6.B0;
    const register unsigned short int USB_TXTYPE6_TEP1 = 1;
    sbit  USB_TXTYPE6_TEP1_bit at USB0_TXTYPE6.B1;
    const register unsigned short int USB_TXTYPE6_TEP2 = 2;
    sbit  USB_TXTYPE6_TEP2_bit at USB0_TXTYPE6.B2;
    const register unsigned short int USB_TXTYPE6_TEP3 = 3;
    sbit  USB_TXTYPE6_TEP3_bit at USB0_TXTYPE6.B3;
    const register unsigned short int USB_TXTYPE6_PROTO4 = 4;
    sbit  USB_TXTYPE6_PROTO4_bit at USB0_TXTYPE6.B4;
    const register unsigned short int USB_TXTYPE6_PROTO5 = 5;
    sbit  USB_TXTYPE6_PROTO5_bit at USB0_TXTYPE6.B5;
    const register unsigned short int USB_TXTYPE6_SPEED6 = 6;
    sbit  USB_TXTYPE6_SPEED6_bit at USB0_TXTYPE6.B6;
    const register unsigned short int USB_TXTYPE6_SPEED7 = 7;
    sbit  USB_TXTYPE6_SPEED7_bit at USB0_TXTYPE6.B7;

sfr unsigned short   volatile USB0_TXINTERVAL6     absolute 0x4005016B;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL6_TXPOLL0_bit at USB0_TXINTERVAL6.B0;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL6_TXPOLL1_bit at USB0_TXINTERVAL6.B1;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL6_TXPOLL2_bit at USB0_TXINTERVAL6.B2;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL6_TXPOLL3_bit at USB0_TXINTERVAL6.B3;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL6_TXPOLL4_bit at USB0_TXINTERVAL6.B4;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL6_TXPOLL5_bit at USB0_TXINTERVAL6.B5;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL6_TXPOLL6_bit at USB0_TXINTERVAL6.B6;
    const register unsigned short int USB_TXINTERVAL6_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL6_TXPOLL7_bit at USB0_TXINTERVAL6.B7;

    const register unsigned short int USB_TXINTERVAL6_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL6_NAKLMT0_bit at USB0_TXINTERVAL6.B0;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL6_NAKLMT1_bit at USB0_TXINTERVAL6.B1;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL6_NAKLMT2_bit at USB0_TXINTERVAL6.B2;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL6_NAKLMT3_bit at USB0_TXINTERVAL6.B3;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL6_NAKLMT4_bit at USB0_TXINTERVAL6.B4;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL6_NAKLMT5_bit at USB0_TXINTERVAL6.B5;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL6_NAKLMT6_bit at USB0_TXINTERVAL6.B6;
    const register unsigned short int USB_TXINTERVAL6_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL6_NAKLMT7_bit at USB0_TXINTERVAL6.B7;

sfr unsigned short   volatile USB0_RXTYPE6         absolute 0x4005016C;
    const register unsigned short int USB_RXTYPE6_TEP0 = 0;
    sbit  USB_RXTYPE6_TEP0_bit at USB0_RXTYPE6.B0;
    const register unsigned short int USB_RXTYPE6_TEP1 = 1;
    sbit  USB_RXTYPE6_TEP1_bit at USB0_RXTYPE6.B1;
    const register unsigned short int USB_RXTYPE6_TEP2 = 2;
    sbit  USB_RXTYPE6_TEP2_bit at USB0_RXTYPE6.B2;
    const register unsigned short int USB_RXTYPE6_TEP3 = 3;
    sbit  USB_RXTYPE6_TEP3_bit at USB0_RXTYPE6.B3;
    const register unsigned short int USB_RXTYPE6_PROTO4 = 4;
    sbit  USB_RXTYPE6_PROTO4_bit at USB0_RXTYPE6.B4;
    const register unsigned short int USB_RXTYPE6_PROTO5 = 5;
    sbit  USB_RXTYPE6_PROTO5_bit at USB0_RXTYPE6.B5;
    const register unsigned short int USB_RXTYPE6_SPEED6 = 6;
    sbit  USB_RXTYPE6_SPEED6_bit at USB0_RXTYPE6.B6;
    const register unsigned short int USB_RXTYPE6_SPEED7 = 7;
    sbit  USB_RXTYPE6_SPEED7_bit at USB0_RXTYPE6.B7;

sfr unsigned short   volatile USB0_RXINTERVAL6     absolute 0x4005016D;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL6_TXPOLL0_bit at USB0_RXINTERVAL6.B0;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL6_TXPOLL1_bit at USB0_RXINTERVAL6.B1;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL6_TXPOLL2_bit at USB0_RXINTERVAL6.B2;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL6_TXPOLL3_bit at USB0_RXINTERVAL6.B3;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL6_TXPOLL4_bit at USB0_RXINTERVAL6.B4;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL6_TXPOLL5_bit at USB0_RXINTERVAL6.B5;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL6_TXPOLL6_bit at USB0_RXINTERVAL6.B6;
    const register unsigned short int USB_RXINTERVAL6_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL6_TXPOLL7_bit at USB0_RXINTERVAL6.B7;

    const register unsigned short int USB_RXINTERVAL6_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL6_NAKLMT0_bit at USB0_RXINTERVAL6.B0;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL6_NAKLMT1_bit at USB0_RXINTERVAL6.B1;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL6_NAKLMT2_bit at USB0_RXINTERVAL6.B2;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL6_NAKLMT3_bit at USB0_RXINTERVAL6.B3;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL6_NAKLMT4_bit at USB0_RXINTERVAL6.B4;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL6_NAKLMT5_bit at USB0_RXINTERVAL6.B5;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL6_NAKLMT6_bit at USB0_RXINTERVAL6.B6;
    const register unsigned short int USB_RXINTERVAL6_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL6_NAKLMT7_bit at USB0_RXINTERVAL6.B7;

sfr unsigned int   volatile USB0_TXMAXP7         absolute 0x40050170;
    const register unsigned short int USB_TXMAXP7_MAXLOAD0 = 0;
    sbit  USB_TXMAXP7_MAXLOAD0_bit at USB0_TXMAXP7.B0;
    const register unsigned short int USB_TXMAXP7_MAXLOAD1 = 1;
    sbit  USB_TXMAXP7_MAXLOAD1_bit at USB0_TXMAXP7.B1;
    const register unsigned short int USB_TXMAXP7_MAXLOAD2 = 2;
    sbit  USB_TXMAXP7_MAXLOAD2_bit at USB0_TXMAXP7.B2;
    const register unsigned short int USB_TXMAXP7_MAXLOAD3 = 3;
    sbit  USB_TXMAXP7_MAXLOAD3_bit at USB0_TXMAXP7.B3;
    const register unsigned short int USB_TXMAXP7_MAXLOAD4 = 4;
    sbit  USB_TXMAXP7_MAXLOAD4_bit at USB0_TXMAXP7.B4;
    const register unsigned short int USB_TXMAXP7_MAXLOAD5 = 5;
    sbit  USB_TXMAXP7_MAXLOAD5_bit at USB0_TXMAXP7.B5;
    const register unsigned short int USB_TXMAXP7_MAXLOAD6 = 6;
    sbit  USB_TXMAXP7_MAXLOAD6_bit at USB0_TXMAXP7.B6;
    const register unsigned short int USB_TXMAXP7_MAXLOAD7 = 7;
    sbit  USB_TXMAXP7_MAXLOAD7_bit at USB0_TXMAXP7.B7;
    const register unsigned short int USB_TXMAXP7_MAXLOAD8 = 8;
    sbit  USB_TXMAXP7_MAXLOAD8_bit at USB0_TXMAXP7.B8;
    const register unsigned short int USB_TXMAXP7_MAXLOAD9 = 9;
    sbit  USB_TXMAXP7_MAXLOAD9_bit at USB0_TXMAXP7.B9;
    const register unsigned short int USB_TXMAXP7_MAXLOAD10 = 10;
    sbit  USB_TXMAXP7_MAXLOAD10_bit at USB0_TXMAXP7.B10;

sfr unsigned short   volatile USB0_TXCSRL7         absolute 0x40050172;
    const register unsigned short int USB_TXCSRL7_TXRDY = 0;
    sbit  USB_TXCSRL7_TXRDY_bit at USB0_TXCSRL7.B0;
    const register unsigned short int USB_TXCSRL7_FIFONE = 1;
    sbit  USB_TXCSRL7_FIFONE_bit at USB0_TXCSRL7.B1;
    const register unsigned short int USB_TXCSRL7_ERROR = 2;
    sbit  USB_TXCSRL7_ERROR_bit at USB0_TXCSRL7.B2;
    const register unsigned short int USB_TXCSRL7_FLUSH = 3;
    sbit  USB_TXCSRL7_FLUSH_bit at USB0_TXCSRL7.B3;
    const register unsigned short int USB_TXCSRL7_SETUP = 4;
    sbit  USB_TXCSRL7_SETUP_bit at USB0_TXCSRL7.B4;
    const register unsigned short int USB_TXCSRL7_STALLED = 5;
    sbit  USB_TXCSRL7_STALLED_bit at USB0_TXCSRL7.B5;
    const register unsigned short int USB_TXCSRL7_CLRDT = 6;
    sbit  USB_TXCSRL7_CLRDT_bit at USB0_TXCSRL7.B6;
    const register unsigned short int USB_TXCSRL7_NAKTO = 7;
    sbit  USB_TXCSRL7_NAKTO_bit at USB0_TXCSRL7.B7;

    const register unsigned short int USB_TXCSRL7_UNDRN = 2;
    sbit  USB_TXCSRL7_UNDRN_bit at USB0_TXCSRL7.B2;
    const register unsigned short int USB_TXCSRL7_STALL = 4;
    sbit  USB_TXCSRL7_STALL_bit at USB0_TXCSRL7.B4;

sfr unsigned short   volatile USB0_TXCSRH7         absolute 0x40050173;
    const register unsigned short int USB_TXCSRH7_DT = 0;
    sbit  USB_TXCSRH7_DT_bit at USB0_TXCSRH7.B0;
    const register unsigned short int USB_TXCSRH7_DTWE = 1;
    sbit  USB_TXCSRH7_DTWE_bit at USB0_TXCSRH7.B1;
    const register unsigned short int USB_TXCSRH7_DMAMOD = 2;
    sbit  USB_TXCSRH7_DMAMOD_bit at USB0_TXCSRH7.B2;
    const register unsigned short int USB_TXCSRH7_FDT = 3;
    sbit  USB_TXCSRH7_FDT_bit at USB0_TXCSRH7.B3;
    const register unsigned short int USB_TXCSRH7_DMAEN = 4;
    sbit  USB_TXCSRH7_DMAEN_bit at USB0_TXCSRH7.B4;
    const register unsigned short int USB_TXCSRH7_MODE = 5;
    sbit  USB_TXCSRH7_MODE_bit at USB0_TXCSRH7.B5;
    const register unsigned short int USB_TXCSRH7_ISO = 6;
    sbit  USB_TXCSRH7_ISO_bit at USB0_TXCSRH7.B6;
    const register unsigned short int USB_TXCSRH7_AUTOSET = 7;
    sbit  USB_TXCSRH7_AUTOSET_bit at USB0_TXCSRH7.B7;

sfr unsigned int   volatile USB0_RXMAXP7         absolute 0x40050174;
    const register unsigned short int USB_RXMAXP7_MAXLOAD0 = 0;
    sbit  USB_RXMAXP7_MAXLOAD0_bit at USB0_RXMAXP7.B0;
    const register unsigned short int USB_RXMAXP7_MAXLOAD1 = 1;
    sbit  USB_RXMAXP7_MAXLOAD1_bit at USB0_RXMAXP7.B1;
    const register unsigned short int USB_RXMAXP7_MAXLOAD2 = 2;
    sbit  USB_RXMAXP7_MAXLOAD2_bit at USB0_RXMAXP7.B2;
    const register unsigned short int USB_RXMAXP7_MAXLOAD3 = 3;
    sbit  USB_RXMAXP7_MAXLOAD3_bit at USB0_RXMAXP7.B3;
    const register unsigned short int USB_RXMAXP7_MAXLOAD4 = 4;
    sbit  USB_RXMAXP7_MAXLOAD4_bit at USB0_RXMAXP7.B4;
    const register unsigned short int USB_RXMAXP7_MAXLOAD5 = 5;
    sbit  USB_RXMAXP7_MAXLOAD5_bit at USB0_RXMAXP7.B5;
    const register unsigned short int USB_RXMAXP7_MAXLOAD6 = 6;
    sbit  USB_RXMAXP7_MAXLOAD6_bit at USB0_RXMAXP7.B6;
    const register unsigned short int USB_RXMAXP7_MAXLOAD7 = 7;
    sbit  USB_RXMAXP7_MAXLOAD7_bit at USB0_RXMAXP7.B7;
    const register unsigned short int USB_RXMAXP7_MAXLOAD8 = 8;
    sbit  USB_RXMAXP7_MAXLOAD8_bit at USB0_RXMAXP7.B8;
    const register unsigned short int USB_RXMAXP7_MAXLOAD9 = 9;
    sbit  USB_RXMAXP7_MAXLOAD9_bit at USB0_RXMAXP7.B9;
    const register unsigned short int USB_RXMAXP7_MAXLOAD10 = 10;
    sbit  USB_RXMAXP7_MAXLOAD10_bit at USB0_RXMAXP7.B10;

sfr unsigned short   volatile USB0_RXCSRL7         absolute 0x40050176;
    const register unsigned short int USB_RXCSRL7_RXRDY = 0;
    sbit  USB_RXCSRL7_RXRDY_bit at USB0_RXCSRL7.B0;
    const register unsigned short int USB_RXCSRL7_FULL = 1;
    sbit  USB_RXCSRL7_FULL_bit at USB0_RXCSRL7.B1;
    const register unsigned short int USB_RXCSRL7_OVER = 2;
    sbit  USB_RXCSRL7_OVER_bit at USB0_RXCSRL7.B2;
    const register unsigned short int USB_RXCSRL7_DATAERR = 3;
    sbit  USB_RXCSRL7_DATAERR_bit at USB0_RXCSRL7.B3;
    const register unsigned short int USB_RXCSRL7_FLUSH = 4;
    sbit  USB_RXCSRL7_FLUSH_bit at USB0_RXCSRL7.B4;
    const register unsigned short int USB_RXCSRL7_STALL = 5;
    sbit  USB_RXCSRL7_STALL_bit at USB0_RXCSRL7.B5;
    const register unsigned short int USB_RXCSRL7_STALLED = 6;
    sbit  USB_RXCSRL7_STALLED_bit at USB0_RXCSRL7.B6;
    const register unsigned short int USB_RXCSRL7_CLRDT = 7;
    sbit  USB_RXCSRL7_CLRDT_bit at USB0_RXCSRL7.B7;

    const register unsigned short int USB_RXCSRL7_ERROR = 2;
    sbit  USB_RXCSRL7_ERROR_bit at USB0_RXCSRL7.B2;
    const register unsigned short int USB_RXCSRL7_NAKTO = 3;
    sbit  USB_RXCSRL7_NAKTO_bit at USB0_RXCSRL7.B3;
    const register unsigned short int USB_RXCSRL7_REQPKT = 5;
    sbit  USB_RXCSRL7_REQPKT_bit at USB0_RXCSRL7.B5;

sfr unsigned short   volatile USB0_RXCSRH7         absolute 0x40050177;
    const register unsigned short int USB_RXCSRH7_INCOMPRX = 0;
    sbit  USB_RXCSRH7_INCOMPRX_bit at USB0_RXCSRH7.B0;
    const register unsigned short int USB_RXCSRH7_DT = 1;
    sbit  USB_RXCSRH7_DT_bit at USB0_RXCSRH7.B1;
    const register unsigned short int USB_RXCSRH7_DTWE = 2;
    sbit  USB_RXCSRH7_DTWE_bit at USB0_RXCSRH7.B2;
    const register unsigned short int USB_RXCSRH7_DMAMOD = 3;
    sbit  USB_RXCSRH7_DMAMOD_bit at USB0_RXCSRH7.B3;
    const register unsigned short int USB_RXCSRH7_PIDERR = 4;
    sbit  USB_RXCSRH7_PIDERR_bit at USB0_RXCSRH7.B4;
    const register unsigned short int USB_RXCSRH7_DMAEN = 5;
    sbit  USB_RXCSRH7_DMAEN_bit at USB0_RXCSRH7.B5;
    const register unsigned short int USB_RXCSRH7_AUTORQ = 6;
    sbit  USB_RXCSRH7_AUTORQ_bit at USB0_RXCSRH7.B6;
    const register unsigned short int USB_RXCSRH7_AUTOCL = 7;
    sbit  USB_RXCSRH7_AUTOCL_bit at USB0_RXCSRH7.B7;

    const register unsigned short int USB_RXCSRH7_DISNYET = 4;
    sbit  USB_RXCSRH7_DISNYET_bit at USB0_RXCSRH7.B4;
    const register unsigned short int USB_RXCSRH7_ISO = 6;
    sbit  USB_RXCSRH7_ISO_bit at USB0_RXCSRH7.B6;

sfr unsigned int   volatile USB0_RXCOUNT7        absolute 0x40050178;
    const register unsigned short int USB_RXCOUNT7_COUNT0 = 0;
    sbit  USB_RXCOUNT7_COUNT0_bit at USB0_RXCOUNT7.B0;
    const register unsigned short int USB_RXCOUNT7_COUNT1 = 1;
    sbit  USB_RXCOUNT7_COUNT1_bit at USB0_RXCOUNT7.B1;
    const register unsigned short int USB_RXCOUNT7_COUNT2 = 2;
    sbit  USB_RXCOUNT7_COUNT2_bit at USB0_RXCOUNT7.B2;
    const register unsigned short int USB_RXCOUNT7_COUNT3 = 3;
    sbit  USB_RXCOUNT7_COUNT3_bit at USB0_RXCOUNT7.B3;
    const register unsigned short int USB_RXCOUNT7_COUNT4 = 4;
    sbit  USB_RXCOUNT7_COUNT4_bit at USB0_RXCOUNT7.B4;
    const register unsigned short int USB_RXCOUNT7_COUNT5 = 5;
    sbit  USB_RXCOUNT7_COUNT5_bit at USB0_RXCOUNT7.B5;
    const register unsigned short int USB_RXCOUNT7_COUNT6 = 6;
    sbit  USB_RXCOUNT7_COUNT6_bit at USB0_RXCOUNT7.B6;
    const register unsigned short int USB_RXCOUNT7_COUNT7 = 7;
    sbit  USB_RXCOUNT7_COUNT7_bit at USB0_RXCOUNT7.B7;
    const register unsigned short int USB_RXCOUNT7_COUNT8 = 8;
    sbit  USB_RXCOUNT7_COUNT8_bit at USB0_RXCOUNT7.B8;
    const register unsigned short int USB_RXCOUNT7_COUNT9 = 9;
    sbit  USB_RXCOUNT7_COUNT9_bit at USB0_RXCOUNT7.B9;
    const register unsigned short int USB_RXCOUNT7_COUNT10 = 10;
    sbit  USB_RXCOUNT7_COUNT10_bit at USB0_RXCOUNT7.B10;
    const register unsigned short int USB_RXCOUNT7_COUNT11 = 11;
    sbit  USB_RXCOUNT7_COUNT11_bit at USB0_RXCOUNT7.B11;
    const register unsigned short int USB_RXCOUNT7_COUNT12 = 12;
    sbit  USB_RXCOUNT7_COUNT12_bit at USB0_RXCOUNT7.B12;

sfr unsigned short   volatile USB0_TXTYPE7         absolute 0x4005017A;
    const register unsigned short int USB_TXTYPE7_TEP0 = 0;
    sbit  USB_TXTYPE7_TEP0_bit at USB0_TXTYPE7.B0;
    const register unsigned short int USB_TXTYPE7_TEP1 = 1;
    sbit  USB_TXTYPE7_TEP1_bit at USB0_TXTYPE7.B1;
    const register unsigned short int USB_TXTYPE7_TEP2 = 2;
    sbit  USB_TXTYPE7_TEP2_bit at USB0_TXTYPE7.B2;
    const register unsigned short int USB_TXTYPE7_TEP3 = 3;
    sbit  USB_TXTYPE7_TEP3_bit at USB0_TXTYPE7.B3;
    const register unsigned short int USB_TXTYPE7_PROTO4 = 4;
    sbit  USB_TXTYPE7_PROTO4_bit at USB0_TXTYPE7.B4;
    const register unsigned short int USB_TXTYPE7_PROTO5 = 5;
    sbit  USB_TXTYPE7_PROTO5_bit at USB0_TXTYPE7.B5;
    const register unsigned short int USB_TXTYPE7_SPEED6 = 6;
    sbit  USB_TXTYPE7_SPEED6_bit at USB0_TXTYPE7.B6;
    const register unsigned short int USB_TXTYPE7_SPEED7 = 7;
    sbit  USB_TXTYPE7_SPEED7_bit at USB0_TXTYPE7.B7;

sfr unsigned short   volatile USB0_TXINTERVAL7     absolute 0x4005017B;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL0 = 0;
    sbit  USB_TXINTERVAL7_TXPOLL0_bit at USB0_TXINTERVAL7.B0;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL1 = 1;
    sbit  USB_TXINTERVAL7_TXPOLL1_bit at USB0_TXINTERVAL7.B1;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL2 = 2;
    sbit  USB_TXINTERVAL7_TXPOLL2_bit at USB0_TXINTERVAL7.B2;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL3 = 3;
    sbit  USB_TXINTERVAL7_TXPOLL3_bit at USB0_TXINTERVAL7.B3;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL4 = 4;
    sbit  USB_TXINTERVAL7_TXPOLL4_bit at USB0_TXINTERVAL7.B4;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL5 = 5;
    sbit  USB_TXINTERVAL7_TXPOLL5_bit at USB0_TXINTERVAL7.B5;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL6 = 6;
    sbit  USB_TXINTERVAL7_TXPOLL6_bit at USB0_TXINTERVAL7.B6;
    const register unsigned short int USB_TXINTERVAL7_TXPOLL7 = 7;
    sbit  USB_TXINTERVAL7_TXPOLL7_bit at USB0_TXINTERVAL7.B7;

    const register unsigned short int USB_TXINTERVAL7_NAKLMT0 = 0;
    sbit  USB_TXINTERVAL7_NAKLMT0_bit at USB0_TXINTERVAL7.B0;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT1 = 1;
    sbit  USB_TXINTERVAL7_NAKLMT1_bit at USB0_TXINTERVAL7.B1;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT2 = 2;
    sbit  USB_TXINTERVAL7_NAKLMT2_bit at USB0_TXINTERVAL7.B2;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT3 = 3;
    sbit  USB_TXINTERVAL7_NAKLMT3_bit at USB0_TXINTERVAL7.B3;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT4 = 4;
    sbit  USB_TXINTERVAL7_NAKLMT4_bit at USB0_TXINTERVAL7.B4;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT5 = 5;
    sbit  USB_TXINTERVAL7_NAKLMT5_bit at USB0_TXINTERVAL7.B5;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT6 = 6;
    sbit  USB_TXINTERVAL7_NAKLMT6_bit at USB0_TXINTERVAL7.B6;
    const register unsigned short int USB_TXINTERVAL7_NAKLMT7 = 7;
    sbit  USB_TXINTERVAL7_NAKLMT7_bit at USB0_TXINTERVAL7.B7;

sfr unsigned short   volatile USB0_RXTYPE7         absolute 0x4005017C;
    const register unsigned short int USB_RXTYPE7_TEP0 = 0;
    sbit  USB_RXTYPE7_TEP0_bit at USB0_RXTYPE7.B0;
    const register unsigned short int USB_RXTYPE7_TEP1 = 1;
    sbit  USB_RXTYPE7_TEP1_bit at USB0_RXTYPE7.B1;
    const register unsigned short int USB_RXTYPE7_TEP2 = 2;
    sbit  USB_RXTYPE7_TEP2_bit at USB0_RXTYPE7.B2;
    const register unsigned short int USB_RXTYPE7_TEP3 = 3;
    sbit  USB_RXTYPE7_TEP3_bit at USB0_RXTYPE7.B3;
    const register unsigned short int USB_RXTYPE7_PROTO4 = 4;
    sbit  USB_RXTYPE7_PROTO4_bit at USB0_RXTYPE7.B4;
    const register unsigned short int USB_RXTYPE7_PROTO5 = 5;
    sbit  USB_RXTYPE7_PROTO5_bit at USB0_RXTYPE7.B5;
    const register unsigned short int USB_RXTYPE7_SPEED6 = 6;
    sbit  USB_RXTYPE7_SPEED6_bit at USB0_RXTYPE7.B6;
    const register unsigned short int USB_RXTYPE7_SPEED7 = 7;
    sbit  USB_RXTYPE7_SPEED7_bit at USB0_RXTYPE7.B7;

sfr unsigned short   volatile USB0_RXINTERVAL7     absolute 0x4005017D;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL0 = 0;
    sbit  USB_RXINTERVAL7_TXPOLL0_bit at USB0_RXINTERVAL7.B0;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL1 = 1;
    sbit  USB_RXINTERVAL7_TXPOLL1_bit at USB0_RXINTERVAL7.B1;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL2 = 2;
    sbit  USB_RXINTERVAL7_TXPOLL2_bit at USB0_RXINTERVAL7.B2;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL3 = 3;
    sbit  USB_RXINTERVAL7_TXPOLL3_bit at USB0_RXINTERVAL7.B3;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL4 = 4;
    sbit  USB_RXINTERVAL7_TXPOLL4_bit at USB0_RXINTERVAL7.B4;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL5 = 5;
    sbit  USB_RXINTERVAL7_TXPOLL5_bit at USB0_RXINTERVAL7.B5;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL6 = 6;
    sbit  USB_RXINTERVAL7_TXPOLL6_bit at USB0_RXINTERVAL7.B6;
    const register unsigned short int USB_RXINTERVAL7_TXPOLL7 = 7;
    sbit  USB_RXINTERVAL7_TXPOLL7_bit at USB0_RXINTERVAL7.B7;

    const register unsigned short int USB_RXINTERVAL7_NAKLMT0 = 0;
    sbit  USB_RXINTERVAL7_NAKLMT0_bit at USB0_RXINTERVAL7.B0;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT1 = 1;
    sbit  USB_RXINTERVAL7_NAKLMT1_bit at USB0_RXINTERVAL7.B1;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT2 = 2;
    sbit  USB_RXINTERVAL7_NAKLMT2_bit at USB0_RXINTERVAL7.B2;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT3 = 3;
    sbit  USB_RXINTERVAL7_NAKLMT3_bit at USB0_RXINTERVAL7.B3;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT4 = 4;
    sbit  USB_RXINTERVAL7_NAKLMT4_bit at USB0_RXINTERVAL7.B4;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT5 = 5;
    sbit  USB_RXINTERVAL7_NAKLMT5_bit at USB0_RXINTERVAL7.B5;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT6 = 6;
    sbit  USB_RXINTERVAL7_NAKLMT6_bit at USB0_RXINTERVAL7.B6;
    const register unsigned short int USB_RXINTERVAL7_NAKLMT7 = 7;
    sbit  USB_RXINTERVAL7_NAKLMT7_bit at USB0_RXINTERVAL7.B7;

sfr unsigned short   volatile USB0_DMAINTR         absolute 0x40050200;
    const register unsigned short int USB_DMAINTR_CH0 = 0;
    sbit  USB_DMAINTR_CH0_bit at USB0_DMAINTR.B0;
    const register unsigned short int USB_DMAINTR_CH1 = 1;
    sbit  USB_DMAINTR_CH1_bit at USB0_DMAINTR.B1;
    const register unsigned short int USB_DMAINTR_CH2 = 2;
    sbit  USB_DMAINTR_CH2_bit at USB0_DMAINTR.B2;
    const register unsigned short int USB_DMAINTR_CH3 = 3;
    sbit  USB_DMAINTR_CH3_bit at USB0_DMAINTR.B3;
    const register unsigned short int USB_DMAINTR_CH4 = 4;
    sbit  USB_DMAINTR_CH4_bit at USB0_DMAINTR.B4;
    const register unsigned short int USB_DMAINTR_CH5 = 5;
    sbit  USB_DMAINTR_CH5_bit at USB0_DMAINTR.B5;
    const register unsigned short int USB_DMAINTR_CH6 = 6;
    sbit  USB_DMAINTR_CH6_bit at USB0_DMAINTR.B6;
    const register unsigned short int USB_DMAINTR_CH7 = 7;
    sbit  USB_DMAINTR_CH7_bit at USB0_DMAINTR.B7;

sfr unsigned int   volatile USB0_DMACTL0         absolute 0x40050204;
    const register unsigned short int USB_DMACTL0_ENABLE = 0;
    sbit  USB_DMACTL0_ENABLE_bit at USB0_DMACTL0.B0;
    const register unsigned short int USB_DMACTL0_DIR = 1;
    sbit  USB_DMACTL0_DIR_bit at USB0_DMACTL0.B1;
    const register unsigned short int USB_DMACTL0_MODE = 2;
    sbit  USB_DMACTL0_MODE_bit at USB0_DMACTL0.B2;
    const register unsigned short int USB_DMACTL0_IE = 3;
    sbit  USB_DMACTL0_IE_bit at USB0_DMACTL0.B3;
    const register unsigned short int USB_DMACTL0_EP4 = 4;
    sbit  USB_DMACTL0_EP4_bit at USB0_DMACTL0.B4;
    const register unsigned short int USB_DMACTL0_EP5 = 5;
    sbit  USB_DMACTL0_EP5_bit at USB0_DMACTL0.B5;
    const register unsigned short int USB_DMACTL0_EP6 = 6;
    sbit  USB_DMACTL0_EP6_bit at USB0_DMACTL0.B6;
    const register unsigned short int USB_DMACTL0_EP7 = 7;
    sbit  USB_DMACTL0_EP7_bit at USB0_DMACTL0.B7;
    const register unsigned short int USB_DMACTL0_ERR = 8;
    sbit  USB_DMACTL0_ERR_bit at USB0_DMACTL0.B8;
    const register unsigned short int USB_DMACTL0_BRSTM9 = 9;
    sbit  USB_DMACTL0_BRSTM9_bit at USB0_DMACTL0.B9;
    const register unsigned short int USB_DMACTL0_BRSTM10 = 10;
    sbit  USB_DMACTL0_BRSTM10_bit at USB0_DMACTL0.B10;

sfr unsigned long   volatile USB0_DMAADDR0        absolute 0x40050208;
    const register unsigned short int USB_DMAADDR0_ADDR2 = 2;
    sbit  USB_DMAADDR0_ADDR2_bit at USB0_DMAADDR0.B2;
    const register unsigned short int USB_DMAADDR0_ADDR3 = 3;
    sbit  USB_DMAADDR0_ADDR3_bit at USB0_DMAADDR0.B3;
    const register unsigned short int USB_DMAADDR0_ADDR4 = 4;
    sbit  USB_DMAADDR0_ADDR4_bit at USB0_DMAADDR0.B4;
    const register unsigned short int USB_DMAADDR0_ADDR5 = 5;
    sbit  USB_DMAADDR0_ADDR5_bit at USB0_DMAADDR0.B5;
    const register unsigned short int USB_DMAADDR0_ADDR6 = 6;
    sbit  USB_DMAADDR0_ADDR6_bit at USB0_DMAADDR0.B6;
    const register unsigned short int USB_DMAADDR0_ADDR7 = 7;
    sbit  USB_DMAADDR0_ADDR7_bit at USB0_DMAADDR0.B7;
    const register unsigned short int USB_DMAADDR0_ADDR8 = 8;
    sbit  USB_DMAADDR0_ADDR8_bit at USB0_DMAADDR0.B8;
    const register unsigned short int USB_DMAADDR0_ADDR9 = 9;
    sbit  USB_DMAADDR0_ADDR9_bit at USB0_DMAADDR0.B9;
    const register unsigned short int USB_DMAADDR0_ADDR10 = 10;
    sbit  USB_DMAADDR0_ADDR10_bit at USB0_DMAADDR0.B10;
    const register unsigned short int USB_DMAADDR0_ADDR11 = 11;
    sbit  USB_DMAADDR0_ADDR11_bit at USB0_DMAADDR0.B11;
    const register unsigned short int USB_DMAADDR0_ADDR12 = 12;
    sbit  USB_DMAADDR0_ADDR12_bit at USB0_DMAADDR0.B12;
    const register unsigned short int USB_DMAADDR0_ADDR13 = 13;
    sbit  USB_DMAADDR0_ADDR13_bit at USB0_DMAADDR0.B13;
    const register unsigned short int USB_DMAADDR0_ADDR14 = 14;
    sbit  USB_DMAADDR0_ADDR14_bit at USB0_DMAADDR0.B14;
    const register unsigned short int USB_DMAADDR0_ADDR15 = 15;
    sbit  USB_DMAADDR0_ADDR15_bit at USB0_DMAADDR0.B15;
    const register unsigned short int USB_DMAADDR0_ADDR16 = 16;
    sbit  USB_DMAADDR0_ADDR16_bit at USB0_DMAADDR0.B16;
    const register unsigned short int USB_DMAADDR0_ADDR17 = 17;
    sbit  USB_DMAADDR0_ADDR17_bit at USB0_DMAADDR0.B17;
    const register unsigned short int USB_DMAADDR0_ADDR18 = 18;
    sbit  USB_DMAADDR0_ADDR18_bit at USB0_DMAADDR0.B18;
    const register unsigned short int USB_DMAADDR0_ADDR19 = 19;
    sbit  USB_DMAADDR0_ADDR19_bit at USB0_DMAADDR0.B19;
    const register unsigned short int USB_DMAADDR0_ADDR20 = 20;
    sbit  USB_DMAADDR0_ADDR20_bit at USB0_DMAADDR0.B20;
    const register unsigned short int USB_DMAADDR0_ADDR21 = 21;
    sbit  USB_DMAADDR0_ADDR21_bit at USB0_DMAADDR0.B21;
    const register unsigned short int USB_DMAADDR0_ADDR22 = 22;
    sbit  USB_DMAADDR0_ADDR22_bit at USB0_DMAADDR0.B22;
    const register unsigned short int USB_DMAADDR0_ADDR23 = 23;
    sbit  USB_DMAADDR0_ADDR23_bit at USB0_DMAADDR0.B23;
    const register unsigned short int USB_DMAADDR0_ADDR24 = 24;
    sbit  USB_DMAADDR0_ADDR24_bit at USB0_DMAADDR0.B24;
    const register unsigned short int USB_DMAADDR0_ADDR25 = 25;
    sbit  USB_DMAADDR0_ADDR25_bit at USB0_DMAADDR0.B25;
    const register unsigned short int USB_DMAADDR0_ADDR26 = 26;
    sbit  USB_DMAADDR0_ADDR26_bit at USB0_DMAADDR0.B26;
    const register unsigned short int USB_DMAADDR0_ADDR27 = 27;
    sbit  USB_DMAADDR0_ADDR27_bit at USB0_DMAADDR0.B27;
    const register unsigned short int USB_DMAADDR0_ADDR28 = 28;
    sbit  USB_DMAADDR0_ADDR28_bit at USB0_DMAADDR0.B28;
    const register unsigned short int USB_DMAADDR0_ADDR29 = 29;
    sbit  USB_DMAADDR0_ADDR29_bit at USB0_DMAADDR0.B29;
    const register unsigned short int USB_DMAADDR0_ADDR30 = 30;
    sbit  USB_DMAADDR0_ADDR30_bit at USB0_DMAADDR0.B30;
    const register unsigned short int USB_DMAADDR0_ADDR31 = 31;
    sbit  USB_DMAADDR0_ADDR31_bit at USB0_DMAADDR0.B31;

sfr unsigned long   volatile USB0_DMACOUNT0       absolute 0x4005020C;
    const register unsigned short int USB_DMACOUNT0_COUNT2 = 2;
    sbit  USB_DMACOUNT0_COUNT2_bit at USB0_DMACOUNT0.B2;
    const register unsigned short int USB_DMACOUNT0_COUNT3 = 3;
    sbit  USB_DMACOUNT0_COUNT3_bit at USB0_DMACOUNT0.B3;
    const register unsigned short int USB_DMACOUNT0_COUNT4 = 4;
    sbit  USB_DMACOUNT0_COUNT4_bit at USB0_DMACOUNT0.B4;
    const register unsigned short int USB_DMACOUNT0_COUNT5 = 5;
    sbit  USB_DMACOUNT0_COUNT5_bit at USB0_DMACOUNT0.B5;
    const register unsigned short int USB_DMACOUNT0_COUNT6 = 6;
    sbit  USB_DMACOUNT0_COUNT6_bit at USB0_DMACOUNT0.B6;
    const register unsigned short int USB_DMACOUNT0_COUNT7 = 7;
    sbit  USB_DMACOUNT0_COUNT7_bit at USB0_DMACOUNT0.B7;
    const register unsigned short int USB_DMACOUNT0_COUNT8 = 8;
    sbit  USB_DMACOUNT0_COUNT8_bit at USB0_DMACOUNT0.B8;
    const register unsigned short int USB_DMACOUNT0_COUNT9 = 9;
    sbit  USB_DMACOUNT0_COUNT9_bit at USB0_DMACOUNT0.B9;
    const register unsigned short int USB_DMACOUNT0_COUNT10 = 10;
    sbit  USB_DMACOUNT0_COUNT10_bit at USB0_DMACOUNT0.B10;
    const register unsigned short int USB_DMACOUNT0_COUNT11 = 11;
    sbit  USB_DMACOUNT0_COUNT11_bit at USB0_DMACOUNT0.B11;
    const register unsigned short int USB_DMACOUNT0_COUNT12 = 12;
    sbit  USB_DMACOUNT0_COUNT12_bit at USB0_DMACOUNT0.B12;
    const register unsigned short int USB_DMACOUNT0_COUNT13 = 13;
    sbit  USB_DMACOUNT0_COUNT13_bit at USB0_DMACOUNT0.B13;
    const register unsigned short int USB_DMACOUNT0_COUNT14 = 14;
    sbit  USB_DMACOUNT0_COUNT14_bit at USB0_DMACOUNT0.B14;
    const register unsigned short int USB_DMACOUNT0_COUNT15 = 15;
    sbit  USB_DMACOUNT0_COUNT15_bit at USB0_DMACOUNT0.B15;
    const register unsigned short int USB_DMACOUNT0_COUNT16 = 16;
    sbit  USB_DMACOUNT0_COUNT16_bit at USB0_DMACOUNT0.B16;
    const register unsigned short int USB_DMACOUNT0_COUNT17 = 17;
    sbit  USB_DMACOUNT0_COUNT17_bit at USB0_DMACOUNT0.B17;
    const register unsigned short int USB_DMACOUNT0_COUNT18 = 18;
    sbit  USB_DMACOUNT0_COUNT18_bit at USB0_DMACOUNT0.B18;
    const register unsigned short int USB_DMACOUNT0_COUNT19 = 19;
    sbit  USB_DMACOUNT0_COUNT19_bit at USB0_DMACOUNT0.B19;
    const register unsigned short int USB_DMACOUNT0_COUNT20 = 20;
    sbit  USB_DMACOUNT0_COUNT20_bit at USB0_DMACOUNT0.B20;
    const register unsigned short int USB_DMACOUNT0_COUNT21 = 21;
    sbit  USB_DMACOUNT0_COUNT21_bit at USB0_DMACOUNT0.B21;
    const register unsigned short int USB_DMACOUNT0_COUNT22 = 22;
    sbit  USB_DMACOUNT0_COUNT22_bit at USB0_DMACOUNT0.B22;
    const register unsigned short int USB_DMACOUNT0_COUNT23 = 23;
    sbit  USB_DMACOUNT0_COUNT23_bit at USB0_DMACOUNT0.B23;
    const register unsigned short int USB_DMACOUNT0_COUNT24 = 24;
    sbit  USB_DMACOUNT0_COUNT24_bit at USB0_DMACOUNT0.B24;
    const register unsigned short int USB_DMACOUNT0_COUNT25 = 25;
    sbit  USB_DMACOUNT0_COUNT25_bit at USB0_DMACOUNT0.B25;
    const register unsigned short int USB_DMACOUNT0_COUNT26 = 26;
    sbit  USB_DMACOUNT0_COUNT26_bit at USB0_DMACOUNT0.B26;
    const register unsigned short int USB_DMACOUNT0_COUNT27 = 27;
    sbit  USB_DMACOUNT0_COUNT27_bit at USB0_DMACOUNT0.B27;
    const register unsigned short int USB_DMACOUNT0_COUNT28 = 28;
    sbit  USB_DMACOUNT0_COUNT28_bit at USB0_DMACOUNT0.B28;
    const register unsigned short int USB_DMACOUNT0_COUNT29 = 29;
    sbit  USB_DMACOUNT0_COUNT29_bit at USB0_DMACOUNT0.B29;
    const register unsigned short int USB_DMACOUNT0_COUNT30 = 30;
    sbit  USB_DMACOUNT0_COUNT30_bit at USB0_DMACOUNT0.B30;
    const register unsigned short int USB_DMACOUNT0_COUNT31 = 31;
    sbit  USB_DMACOUNT0_COUNT31_bit at USB0_DMACOUNT0.B31;

sfr unsigned int   volatile USB0_DMACTL1         absolute 0x40050214;
    const register unsigned short int USB_DMACTL1_ENABLE = 0;
    sbit  USB_DMACTL1_ENABLE_bit at USB0_DMACTL1.B0;
    const register unsigned short int USB_DMACTL1_DIR = 1;
    sbit  USB_DMACTL1_DIR_bit at USB0_DMACTL1.B1;
    const register unsigned short int USB_DMACTL1_MODE = 2;
    sbit  USB_DMACTL1_MODE_bit at USB0_DMACTL1.B2;
    const register unsigned short int USB_DMACTL1_IE = 3;
    sbit  USB_DMACTL1_IE_bit at USB0_DMACTL1.B3;
    const register unsigned short int USB_DMACTL1_EP4 = 4;
    sbit  USB_DMACTL1_EP4_bit at USB0_DMACTL1.B4;
    const register unsigned short int USB_DMACTL1_EP5 = 5;
    sbit  USB_DMACTL1_EP5_bit at USB0_DMACTL1.B5;
    const register unsigned short int USB_DMACTL1_EP6 = 6;
    sbit  USB_DMACTL1_EP6_bit at USB0_DMACTL1.B6;
    const register unsigned short int USB_DMACTL1_EP7 = 7;
    sbit  USB_DMACTL1_EP7_bit at USB0_DMACTL1.B7;
    const register unsigned short int USB_DMACTL1_ERR = 8;
    sbit  USB_DMACTL1_ERR_bit at USB0_DMACTL1.B8;
    const register unsigned short int USB_DMACTL1_BRSTM9 = 9;
    sbit  USB_DMACTL1_BRSTM9_bit at USB0_DMACTL1.B9;
    const register unsigned short int USB_DMACTL1_BRSTM10 = 10;
    sbit  USB_DMACTL1_BRSTM10_bit at USB0_DMACTL1.B10;

sfr unsigned long   volatile USB0_DMAADDR1        absolute 0x40050218;
    const register unsigned short int USB_DMAADDR1_ADDR2 = 2;
    sbit  USB_DMAADDR1_ADDR2_bit at USB0_DMAADDR1.B2;
    const register unsigned short int USB_DMAADDR1_ADDR3 = 3;
    sbit  USB_DMAADDR1_ADDR3_bit at USB0_DMAADDR1.B3;
    const register unsigned short int USB_DMAADDR1_ADDR4 = 4;
    sbit  USB_DMAADDR1_ADDR4_bit at USB0_DMAADDR1.B4;
    const register unsigned short int USB_DMAADDR1_ADDR5 = 5;
    sbit  USB_DMAADDR1_ADDR5_bit at USB0_DMAADDR1.B5;
    const register unsigned short int USB_DMAADDR1_ADDR6 = 6;
    sbit  USB_DMAADDR1_ADDR6_bit at USB0_DMAADDR1.B6;
    const register unsigned short int USB_DMAADDR1_ADDR7 = 7;
    sbit  USB_DMAADDR1_ADDR7_bit at USB0_DMAADDR1.B7;
    const register unsigned short int USB_DMAADDR1_ADDR8 = 8;
    sbit  USB_DMAADDR1_ADDR8_bit at USB0_DMAADDR1.B8;
    const register unsigned short int USB_DMAADDR1_ADDR9 = 9;
    sbit  USB_DMAADDR1_ADDR9_bit at USB0_DMAADDR1.B9;
    const register unsigned short int USB_DMAADDR1_ADDR10 = 10;
    sbit  USB_DMAADDR1_ADDR10_bit at USB0_DMAADDR1.B10;
    const register unsigned short int USB_DMAADDR1_ADDR11 = 11;
    sbit  USB_DMAADDR1_ADDR11_bit at USB0_DMAADDR1.B11;
    const register unsigned short int USB_DMAADDR1_ADDR12 = 12;
    sbit  USB_DMAADDR1_ADDR12_bit at USB0_DMAADDR1.B12;
    const register unsigned short int USB_DMAADDR1_ADDR13 = 13;
    sbit  USB_DMAADDR1_ADDR13_bit at USB0_DMAADDR1.B13;
    const register unsigned short int USB_DMAADDR1_ADDR14 = 14;
    sbit  USB_DMAADDR1_ADDR14_bit at USB0_DMAADDR1.B14;
    const register unsigned short int USB_DMAADDR1_ADDR15 = 15;
    sbit  USB_DMAADDR1_ADDR15_bit at USB0_DMAADDR1.B15;
    const register unsigned short int USB_DMAADDR1_ADDR16 = 16;
    sbit  USB_DMAADDR1_ADDR16_bit at USB0_DMAADDR1.B16;
    const register unsigned short int USB_DMAADDR1_ADDR17 = 17;
    sbit  USB_DMAADDR1_ADDR17_bit at USB0_DMAADDR1.B17;
    const register unsigned short int USB_DMAADDR1_ADDR18 = 18;
    sbit  USB_DMAADDR1_ADDR18_bit at USB0_DMAADDR1.B18;
    const register unsigned short int USB_DMAADDR1_ADDR19 = 19;
    sbit  USB_DMAADDR1_ADDR19_bit at USB0_DMAADDR1.B19;
    const register unsigned short int USB_DMAADDR1_ADDR20 = 20;
    sbit  USB_DMAADDR1_ADDR20_bit at USB0_DMAADDR1.B20;
    const register unsigned short int USB_DMAADDR1_ADDR21 = 21;
    sbit  USB_DMAADDR1_ADDR21_bit at USB0_DMAADDR1.B21;
    const register unsigned short int USB_DMAADDR1_ADDR22 = 22;
    sbit  USB_DMAADDR1_ADDR22_bit at USB0_DMAADDR1.B22;
    const register unsigned short int USB_DMAADDR1_ADDR23 = 23;
    sbit  USB_DMAADDR1_ADDR23_bit at USB0_DMAADDR1.B23;
    const register unsigned short int USB_DMAADDR1_ADDR24 = 24;
    sbit  USB_DMAADDR1_ADDR24_bit at USB0_DMAADDR1.B24;
    const register unsigned short int USB_DMAADDR1_ADDR25 = 25;
    sbit  USB_DMAADDR1_ADDR25_bit at USB0_DMAADDR1.B25;
    const register unsigned short int USB_DMAADDR1_ADDR26 = 26;
    sbit  USB_DMAADDR1_ADDR26_bit at USB0_DMAADDR1.B26;
    const register unsigned short int USB_DMAADDR1_ADDR27 = 27;
    sbit  USB_DMAADDR1_ADDR27_bit at USB0_DMAADDR1.B27;
    const register unsigned short int USB_DMAADDR1_ADDR28 = 28;
    sbit  USB_DMAADDR1_ADDR28_bit at USB0_DMAADDR1.B28;
    const register unsigned short int USB_DMAADDR1_ADDR29 = 29;
    sbit  USB_DMAADDR1_ADDR29_bit at USB0_DMAADDR1.B29;
    const register unsigned short int USB_DMAADDR1_ADDR30 = 30;
    sbit  USB_DMAADDR1_ADDR30_bit at USB0_DMAADDR1.B30;
    const register unsigned short int USB_DMAADDR1_ADDR31 = 31;
    sbit  USB_DMAADDR1_ADDR31_bit at USB0_DMAADDR1.B31;

sfr unsigned long   volatile USB0_DMACOUNT1       absolute 0x4005021C;
    const register unsigned short int USB_DMACOUNT1_COUNT2 = 2;
    sbit  USB_DMACOUNT1_COUNT2_bit at USB0_DMACOUNT1.B2;
    const register unsigned short int USB_DMACOUNT1_COUNT3 = 3;
    sbit  USB_DMACOUNT1_COUNT3_bit at USB0_DMACOUNT1.B3;
    const register unsigned short int USB_DMACOUNT1_COUNT4 = 4;
    sbit  USB_DMACOUNT1_COUNT4_bit at USB0_DMACOUNT1.B4;
    const register unsigned short int USB_DMACOUNT1_COUNT5 = 5;
    sbit  USB_DMACOUNT1_COUNT5_bit at USB0_DMACOUNT1.B5;
    const register unsigned short int USB_DMACOUNT1_COUNT6 = 6;
    sbit  USB_DMACOUNT1_COUNT6_bit at USB0_DMACOUNT1.B6;
    const register unsigned short int USB_DMACOUNT1_COUNT7 = 7;
    sbit  USB_DMACOUNT1_COUNT7_bit at USB0_DMACOUNT1.B7;
    const register unsigned short int USB_DMACOUNT1_COUNT8 = 8;
    sbit  USB_DMACOUNT1_COUNT8_bit at USB0_DMACOUNT1.B8;
    const register unsigned short int USB_DMACOUNT1_COUNT9 = 9;
    sbit  USB_DMACOUNT1_COUNT9_bit at USB0_DMACOUNT1.B9;
    const register unsigned short int USB_DMACOUNT1_COUNT10 = 10;
    sbit  USB_DMACOUNT1_COUNT10_bit at USB0_DMACOUNT1.B10;
    const register unsigned short int USB_DMACOUNT1_COUNT11 = 11;
    sbit  USB_DMACOUNT1_COUNT11_bit at USB0_DMACOUNT1.B11;
    const register unsigned short int USB_DMACOUNT1_COUNT12 = 12;
    sbit  USB_DMACOUNT1_COUNT12_bit at USB0_DMACOUNT1.B12;
    const register unsigned short int USB_DMACOUNT1_COUNT13 = 13;
    sbit  USB_DMACOUNT1_COUNT13_bit at USB0_DMACOUNT1.B13;
    const register unsigned short int USB_DMACOUNT1_COUNT14 = 14;
    sbit  USB_DMACOUNT1_COUNT14_bit at USB0_DMACOUNT1.B14;
    const register unsigned short int USB_DMACOUNT1_COUNT15 = 15;
    sbit  USB_DMACOUNT1_COUNT15_bit at USB0_DMACOUNT1.B15;
    const register unsigned short int USB_DMACOUNT1_COUNT16 = 16;
    sbit  USB_DMACOUNT1_COUNT16_bit at USB0_DMACOUNT1.B16;
    const register unsigned short int USB_DMACOUNT1_COUNT17 = 17;
    sbit  USB_DMACOUNT1_COUNT17_bit at USB0_DMACOUNT1.B17;
    const register unsigned short int USB_DMACOUNT1_COUNT18 = 18;
    sbit  USB_DMACOUNT1_COUNT18_bit at USB0_DMACOUNT1.B18;
    const register unsigned short int USB_DMACOUNT1_COUNT19 = 19;
    sbit  USB_DMACOUNT1_COUNT19_bit at USB0_DMACOUNT1.B19;
    const register unsigned short int USB_DMACOUNT1_COUNT20 = 20;
    sbit  USB_DMACOUNT1_COUNT20_bit at USB0_DMACOUNT1.B20;
    const register unsigned short int USB_DMACOUNT1_COUNT21 = 21;
    sbit  USB_DMACOUNT1_COUNT21_bit at USB0_DMACOUNT1.B21;
    const register unsigned short int USB_DMACOUNT1_COUNT22 = 22;
    sbit  USB_DMACOUNT1_COUNT22_bit at USB0_DMACOUNT1.B22;
    const register unsigned short int USB_DMACOUNT1_COUNT23 = 23;
    sbit  USB_DMACOUNT1_COUNT23_bit at USB0_DMACOUNT1.B23;
    const register unsigned short int USB_DMACOUNT1_COUNT24 = 24;
    sbit  USB_DMACOUNT1_COUNT24_bit at USB0_DMACOUNT1.B24;
    const register unsigned short int USB_DMACOUNT1_COUNT25 = 25;
    sbit  USB_DMACOUNT1_COUNT25_bit at USB0_DMACOUNT1.B25;
    const register unsigned short int USB_DMACOUNT1_COUNT26 = 26;
    sbit  USB_DMACOUNT1_COUNT26_bit at USB0_DMACOUNT1.B26;
    const register unsigned short int USB_DMACOUNT1_COUNT27 = 27;
    sbit  USB_DMACOUNT1_COUNT27_bit at USB0_DMACOUNT1.B27;
    const register unsigned short int USB_DMACOUNT1_COUNT28 = 28;
    sbit  USB_DMACOUNT1_COUNT28_bit at USB0_DMACOUNT1.B28;
    const register unsigned short int USB_DMACOUNT1_COUNT29 = 29;
    sbit  USB_DMACOUNT1_COUNT29_bit at USB0_DMACOUNT1.B29;
    const register unsigned short int USB_DMACOUNT1_COUNT30 = 30;
    sbit  USB_DMACOUNT1_COUNT30_bit at USB0_DMACOUNT1.B30;
    const register unsigned short int USB_DMACOUNT1_COUNT31 = 31;
    sbit  USB_DMACOUNT1_COUNT31_bit at USB0_DMACOUNT1.B31;

sfr unsigned int   volatile USB0_DMACTL2         absolute 0x40050224;
    const register unsigned short int USB_DMACTL2_ENABLE = 0;
    sbit  USB_DMACTL2_ENABLE_bit at USB0_DMACTL2.B0;
    const register unsigned short int USB_DMACTL2_DIR = 1;
    sbit  USB_DMACTL2_DIR_bit at USB0_DMACTL2.B1;
    const register unsigned short int USB_DMACTL2_MODE = 2;
    sbit  USB_DMACTL2_MODE_bit at USB0_DMACTL2.B2;
    const register unsigned short int USB_DMACTL2_IE = 3;
    sbit  USB_DMACTL2_IE_bit at USB0_DMACTL2.B3;
    const register unsigned short int USB_DMACTL2_EP4 = 4;
    sbit  USB_DMACTL2_EP4_bit at USB0_DMACTL2.B4;
    const register unsigned short int USB_DMACTL2_EP5 = 5;
    sbit  USB_DMACTL2_EP5_bit at USB0_DMACTL2.B5;
    const register unsigned short int USB_DMACTL2_EP6 = 6;
    sbit  USB_DMACTL2_EP6_bit at USB0_DMACTL2.B6;
    const register unsigned short int USB_DMACTL2_EP7 = 7;
    sbit  USB_DMACTL2_EP7_bit at USB0_DMACTL2.B7;
    const register unsigned short int USB_DMACTL2_ERR = 8;
    sbit  USB_DMACTL2_ERR_bit at USB0_DMACTL2.B8;
    const register unsigned short int USB_DMACTL2_BRSTM9 = 9;
    sbit  USB_DMACTL2_BRSTM9_bit at USB0_DMACTL2.B9;
    const register unsigned short int USB_DMACTL2_BRSTM10 = 10;
    sbit  USB_DMACTL2_BRSTM10_bit at USB0_DMACTL2.B10;

sfr unsigned long   volatile USB0_DMAADDR2        absolute 0x40050228;
    const register unsigned short int USB_DMAADDR2_ADDR2 = 2;
    sbit  USB_DMAADDR2_ADDR2_bit at USB0_DMAADDR2.B2;
    const register unsigned short int USB_DMAADDR2_ADDR3 = 3;
    sbit  USB_DMAADDR2_ADDR3_bit at USB0_DMAADDR2.B3;
    const register unsigned short int USB_DMAADDR2_ADDR4 = 4;
    sbit  USB_DMAADDR2_ADDR4_bit at USB0_DMAADDR2.B4;
    const register unsigned short int USB_DMAADDR2_ADDR5 = 5;
    sbit  USB_DMAADDR2_ADDR5_bit at USB0_DMAADDR2.B5;
    const register unsigned short int USB_DMAADDR2_ADDR6 = 6;
    sbit  USB_DMAADDR2_ADDR6_bit at USB0_DMAADDR2.B6;
    const register unsigned short int USB_DMAADDR2_ADDR7 = 7;
    sbit  USB_DMAADDR2_ADDR7_bit at USB0_DMAADDR2.B7;
    const register unsigned short int USB_DMAADDR2_ADDR8 = 8;
    sbit  USB_DMAADDR2_ADDR8_bit at USB0_DMAADDR2.B8;
    const register unsigned short int USB_DMAADDR2_ADDR9 = 9;
    sbit  USB_DMAADDR2_ADDR9_bit at USB0_DMAADDR2.B9;
    const register unsigned short int USB_DMAADDR2_ADDR10 = 10;
    sbit  USB_DMAADDR2_ADDR10_bit at USB0_DMAADDR2.B10;
    const register unsigned short int USB_DMAADDR2_ADDR11 = 11;
    sbit  USB_DMAADDR2_ADDR11_bit at USB0_DMAADDR2.B11;
    const register unsigned short int USB_DMAADDR2_ADDR12 = 12;
    sbit  USB_DMAADDR2_ADDR12_bit at USB0_DMAADDR2.B12;
    const register unsigned short int USB_DMAADDR2_ADDR13 = 13;
    sbit  USB_DMAADDR2_ADDR13_bit at USB0_DMAADDR2.B13;
    const register unsigned short int USB_DMAADDR2_ADDR14 = 14;
    sbit  USB_DMAADDR2_ADDR14_bit at USB0_DMAADDR2.B14;
    const register unsigned short int USB_DMAADDR2_ADDR15 = 15;
    sbit  USB_DMAADDR2_ADDR15_bit at USB0_DMAADDR2.B15;
    const register unsigned short int USB_DMAADDR2_ADDR16 = 16;
    sbit  USB_DMAADDR2_ADDR16_bit at USB0_DMAADDR2.B16;
    const register unsigned short int USB_DMAADDR2_ADDR17 = 17;
    sbit  USB_DMAADDR2_ADDR17_bit at USB0_DMAADDR2.B17;
    const register unsigned short int USB_DMAADDR2_ADDR18 = 18;
    sbit  USB_DMAADDR2_ADDR18_bit at USB0_DMAADDR2.B18;
    const register unsigned short int USB_DMAADDR2_ADDR19 = 19;
    sbit  USB_DMAADDR2_ADDR19_bit at USB0_DMAADDR2.B19;
    const register unsigned short int USB_DMAADDR2_ADDR20 = 20;
    sbit  USB_DMAADDR2_ADDR20_bit at USB0_DMAADDR2.B20;
    const register unsigned short int USB_DMAADDR2_ADDR21 = 21;
    sbit  USB_DMAADDR2_ADDR21_bit at USB0_DMAADDR2.B21;
    const register unsigned short int USB_DMAADDR2_ADDR22 = 22;
    sbit  USB_DMAADDR2_ADDR22_bit at USB0_DMAADDR2.B22;
    const register unsigned short int USB_DMAADDR2_ADDR23 = 23;
    sbit  USB_DMAADDR2_ADDR23_bit at USB0_DMAADDR2.B23;
    const register unsigned short int USB_DMAADDR2_ADDR24 = 24;
    sbit  USB_DMAADDR2_ADDR24_bit at USB0_DMAADDR2.B24;
    const register unsigned short int USB_DMAADDR2_ADDR25 = 25;
    sbit  USB_DMAADDR2_ADDR25_bit at USB0_DMAADDR2.B25;
    const register unsigned short int USB_DMAADDR2_ADDR26 = 26;
    sbit  USB_DMAADDR2_ADDR26_bit at USB0_DMAADDR2.B26;
    const register unsigned short int USB_DMAADDR2_ADDR27 = 27;
    sbit  USB_DMAADDR2_ADDR27_bit at USB0_DMAADDR2.B27;
    const register unsigned short int USB_DMAADDR2_ADDR28 = 28;
    sbit  USB_DMAADDR2_ADDR28_bit at USB0_DMAADDR2.B28;
    const register unsigned short int USB_DMAADDR2_ADDR29 = 29;
    sbit  USB_DMAADDR2_ADDR29_bit at USB0_DMAADDR2.B29;
    const register unsigned short int USB_DMAADDR2_ADDR30 = 30;
    sbit  USB_DMAADDR2_ADDR30_bit at USB0_DMAADDR2.B30;
    const register unsigned short int USB_DMAADDR2_ADDR31 = 31;
    sbit  USB_DMAADDR2_ADDR31_bit at USB0_DMAADDR2.B31;

sfr unsigned long   volatile USB0_DMACOUNT2       absolute 0x4005022C;
    const register unsigned short int USB_DMACOUNT2_COUNT2 = 2;
    sbit  USB_DMACOUNT2_COUNT2_bit at USB0_DMACOUNT2.B2;
    const register unsigned short int USB_DMACOUNT2_COUNT3 = 3;
    sbit  USB_DMACOUNT2_COUNT3_bit at USB0_DMACOUNT2.B3;
    const register unsigned short int USB_DMACOUNT2_COUNT4 = 4;
    sbit  USB_DMACOUNT2_COUNT4_bit at USB0_DMACOUNT2.B4;
    const register unsigned short int USB_DMACOUNT2_COUNT5 = 5;
    sbit  USB_DMACOUNT2_COUNT5_bit at USB0_DMACOUNT2.B5;
    const register unsigned short int USB_DMACOUNT2_COUNT6 = 6;
    sbit  USB_DMACOUNT2_COUNT6_bit at USB0_DMACOUNT2.B6;
    const register unsigned short int USB_DMACOUNT2_COUNT7 = 7;
    sbit  USB_DMACOUNT2_COUNT7_bit at USB0_DMACOUNT2.B7;
    const register unsigned short int USB_DMACOUNT2_COUNT8 = 8;
    sbit  USB_DMACOUNT2_COUNT8_bit at USB0_DMACOUNT2.B8;
    const register unsigned short int USB_DMACOUNT2_COUNT9 = 9;
    sbit  USB_DMACOUNT2_COUNT9_bit at USB0_DMACOUNT2.B9;
    const register unsigned short int USB_DMACOUNT2_COUNT10 = 10;
    sbit  USB_DMACOUNT2_COUNT10_bit at USB0_DMACOUNT2.B10;
    const register unsigned short int USB_DMACOUNT2_COUNT11 = 11;
    sbit  USB_DMACOUNT2_COUNT11_bit at USB0_DMACOUNT2.B11;
    const register unsigned short int USB_DMACOUNT2_COUNT12 = 12;
    sbit  USB_DMACOUNT2_COUNT12_bit at USB0_DMACOUNT2.B12;
    const register unsigned short int USB_DMACOUNT2_COUNT13 = 13;
    sbit  USB_DMACOUNT2_COUNT13_bit at USB0_DMACOUNT2.B13;
    const register unsigned short int USB_DMACOUNT2_COUNT14 = 14;
    sbit  USB_DMACOUNT2_COUNT14_bit at USB0_DMACOUNT2.B14;
    const register unsigned short int USB_DMACOUNT2_COUNT15 = 15;
    sbit  USB_DMACOUNT2_COUNT15_bit at USB0_DMACOUNT2.B15;
    const register unsigned short int USB_DMACOUNT2_COUNT16 = 16;
    sbit  USB_DMACOUNT2_COUNT16_bit at USB0_DMACOUNT2.B16;
    const register unsigned short int USB_DMACOUNT2_COUNT17 = 17;
    sbit  USB_DMACOUNT2_COUNT17_bit at USB0_DMACOUNT2.B17;
    const register unsigned short int USB_DMACOUNT2_COUNT18 = 18;
    sbit  USB_DMACOUNT2_COUNT18_bit at USB0_DMACOUNT2.B18;
    const register unsigned short int USB_DMACOUNT2_COUNT19 = 19;
    sbit  USB_DMACOUNT2_COUNT19_bit at USB0_DMACOUNT2.B19;
    const register unsigned short int USB_DMACOUNT2_COUNT20 = 20;
    sbit  USB_DMACOUNT2_COUNT20_bit at USB0_DMACOUNT2.B20;
    const register unsigned short int USB_DMACOUNT2_COUNT21 = 21;
    sbit  USB_DMACOUNT2_COUNT21_bit at USB0_DMACOUNT2.B21;
    const register unsigned short int USB_DMACOUNT2_COUNT22 = 22;
    sbit  USB_DMACOUNT2_COUNT22_bit at USB0_DMACOUNT2.B22;
    const register unsigned short int USB_DMACOUNT2_COUNT23 = 23;
    sbit  USB_DMACOUNT2_COUNT23_bit at USB0_DMACOUNT2.B23;
    const register unsigned short int USB_DMACOUNT2_COUNT24 = 24;
    sbit  USB_DMACOUNT2_COUNT24_bit at USB0_DMACOUNT2.B24;
    const register unsigned short int USB_DMACOUNT2_COUNT25 = 25;
    sbit  USB_DMACOUNT2_COUNT25_bit at USB0_DMACOUNT2.B25;
    const register unsigned short int USB_DMACOUNT2_COUNT26 = 26;
    sbit  USB_DMACOUNT2_COUNT26_bit at USB0_DMACOUNT2.B26;
    const register unsigned short int USB_DMACOUNT2_COUNT27 = 27;
    sbit  USB_DMACOUNT2_COUNT27_bit at USB0_DMACOUNT2.B27;
    const register unsigned short int USB_DMACOUNT2_COUNT28 = 28;
    sbit  USB_DMACOUNT2_COUNT28_bit at USB0_DMACOUNT2.B28;
    const register unsigned short int USB_DMACOUNT2_COUNT29 = 29;
    sbit  USB_DMACOUNT2_COUNT29_bit at USB0_DMACOUNT2.B29;
    const register unsigned short int USB_DMACOUNT2_COUNT30 = 30;
    sbit  USB_DMACOUNT2_COUNT30_bit at USB0_DMACOUNT2.B30;
    const register unsigned short int USB_DMACOUNT2_COUNT31 = 31;
    sbit  USB_DMACOUNT2_COUNT31_bit at USB0_DMACOUNT2.B31;

sfr unsigned int   volatile USB0_DMACTL3         absolute 0x40050234;
    const register unsigned short int USB_DMACTL3_ENABLE = 0;
    sbit  USB_DMACTL3_ENABLE_bit at USB0_DMACTL3.B0;
    const register unsigned short int USB_DMACTL3_DIR = 1;
    sbit  USB_DMACTL3_DIR_bit at USB0_DMACTL3.B1;
    const register unsigned short int USB_DMACTL3_MODE = 2;
    sbit  USB_DMACTL3_MODE_bit at USB0_DMACTL3.B2;
    const register unsigned short int USB_DMACTL3_IE = 3;
    sbit  USB_DMACTL3_IE_bit at USB0_DMACTL3.B3;
    const register unsigned short int USB_DMACTL3_EP4 = 4;
    sbit  USB_DMACTL3_EP4_bit at USB0_DMACTL3.B4;
    const register unsigned short int USB_DMACTL3_EP5 = 5;
    sbit  USB_DMACTL3_EP5_bit at USB0_DMACTL3.B5;
    const register unsigned short int USB_DMACTL3_EP6 = 6;
    sbit  USB_DMACTL3_EP6_bit at USB0_DMACTL3.B6;
    const register unsigned short int USB_DMACTL3_EP7 = 7;
    sbit  USB_DMACTL3_EP7_bit at USB0_DMACTL3.B7;
    const register unsigned short int USB_DMACTL3_ERR = 8;
    sbit  USB_DMACTL3_ERR_bit at USB0_DMACTL3.B8;
    const register unsigned short int USB_DMACTL3_BRSTM9 = 9;
    sbit  USB_DMACTL3_BRSTM9_bit at USB0_DMACTL3.B9;
    const register unsigned short int USB_DMACTL3_BRSTM10 = 10;
    sbit  USB_DMACTL3_BRSTM10_bit at USB0_DMACTL3.B10;

sfr unsigned long   volatile USB0_DMAADDR3        absolute 0x40050238;
    const register unsigned short int USB_DMAADDR3_ADDR2 = 2;
    sbit  USB_DMAADDR3_ADDR2_bit at USB0_DMAADDR3.B2;
    const register unsigned short int USB_DMAADDR3_ADDR3 = 3;
    sbit  USB_DMAADDR3_ADDR3_bit at USB0_DMAADDR3.B3;
    const register unsigned short int USB_DMAADDR3_ADDR4 = 4;
    sbit  USB_DMAADDR3_ADDR4_bit at USB0_DMAADDR3.B4;
    const register unsigned short int USB_DMAADDR3_ADDR5 = 5;
    sbit  USB_DMAADDR3_ADDR5_bit at USB0_DMAADDR3.B5;
    const register unsigned short int USB_DMAADDR3_ADDR6 = 6;
    sbit  USB_DMAADDR3_ADDR6_bit at USB0_DMAADDR3.B6;
    const register unsigned short int USB_DMAADDR3_ADDR7 = 7;
    sbit  USB_DMAADDR3_ADDR7_bit at USB0_DMAADDR3.B7;
    const register unsigned short int USB_DMAADDR3_ADDR8 = 8;
    sbit  USB_DMAADDR3_ADDR8_bit at USB0_DMAADDR3.B8;
    const register unsigned short int USB_DMAADDR3_ADDR9 = 9;
    sbit  USB_DMAADDR3_ADDR9_bit at USB0_DMAADDR3.B9;
    const register unsigned short int USB_DMAADDR3_ADDR10 = 10;
    sbit  USB_DMAADDR3_ADDR10_bit at USB0_DMAADDR3.B10;
    const register unsigned short int USB_DMAADDR3_ADDR11 = 11;
    sbit  USB_DMAADDR3_ADDR11_bit at USB0_DMAADDR3.B11;
    const register unsigned short int USB_DMAADDR3_ADDR12 = 12;
    sbit  USB_DMAADDR3_ADDR12_bit at USB0_DMAADDR3.B12;
    const register unsigned short int USB_DMAADDR3_ADDR13 = 13;
    sbit  USB_DMAADDR3_ADDR13_bit at USB0_DMAADDR3.B13;
    const register unsigned short int USB_DMAADDR3_ADDR14 = 14;
    sbit  USB_DMAADDR3_ADDR14_bit at USB0_DMAADDR3.B14;
    const register unsigned short int USB_DMAADDR3_ADDR15 = 15;
    sbit  USB_DMAADDR3_ADDR15_bit at USB0_DMAADDR3.B15;
    const register unsigned short int USB_DMAADDR3_ADDR16 = 16;
    sbit  USB_DMAADDR3_ADDR16_bit at USB0_DMAADDR3.B16;
    const register unsigned short int USB_DMAADDR3_ADDR17 = 17;
    sbit  USB_DMAADDR3_ADDR17_bit at USB0_DMAADDR3.B17;
    const register unsigned short int USB_DMAADDR3_ADDR18 = 18;
    sbit  USB_DMAADDR3_ADDR18_bit at USB0_DMAADDR3.B18;
    const register unsigned short int USB_DMAADDR3_ADDR19 = 19;
    sbit  USB_DMAADDR3_ADDR19_bit at USB0_DMAADDR3.B19;
    const register unsigned short int USB_DMAADDR3_ADDR20 = 20;
    sbit  USB_DMAADDR3_ADDR20_bit at USB0_DMAADDR3.B20;
    const register unsigned short int USB_DMAADDR3_ADDR21 = 21;
    sbit  USB_DMAADDR3_ADDR21_bit at USB0_DMAADDR3.B21;
    const register unsigned short int USB_DMAADDR3_ADDR22 = 22;
    sbit  USB_DMAADDR3_ADDR22_bit at USB0_DMAADDR3.B22;
    const register unsigned short int USB_DMAADDR3_ADDR23 = 23;
    sbit  USB_DMAADDR3_ADDR23_bit at USB0_DMAADDR3.B23;
    const register unsigned short int USB_DMAADDR3_ADDR24 = 24;
    sbit  USB_DMAADDR3_ADDR24_bit at USB0_DMAADDR3.B24;
    const register unsigned short int USB_DMAADDR3_ADDR25 = 25;
    sbit  USB_DMAADDR3_ADDR25_bit at USB0_DMAADDR3.B25;
    const register unsigned short int USB_DMAADDR3_ADDR26 = 26;
    sbit  USB_DMAADDR3_ADDR26_bit at USB0_DMAADDR3.B26;
    const register unsigned short int USB_DMAADDR3_ADDR27 = 27;
    sbit  USB_DMAADDR3_ADDR27_bit at USB0_DMAADDR3.B27;
    const register unsigned short int USB_DMAADDR3_ADDR28 = 28;
    sbit  USB_DMAADDR3_ADDR28_bit at USB0_DMAADDR3.B28;
    const register unsigned short int USB_DMAADDR3_ADDR29 = 29;
    sbit  USB_DMAADDR3_ADDR29_bit at USB0_DMAADDR3.B29;
    const register unsigned short int USB_DMAADDR3_ADDR30 = 30;
    sbit  USB_DMAADDR3_ADDR30_bit at USB0_DMAADDR3.B30;
    const register unsigned short int USB_DMAADDR3_ADDR31 = 31;
    sbit  USB_DMAADDR3_ADDR31_bit at USB0_DMAADDR3.B31;

sfr unsigned long   volatile USB0_DMACOUNT3       absolute 0x4005023C;
    const register unsigned short int USB_DMACOUNT3_COUNT2 = 2;
    sbit  USB_DMACOUNT3_COUNT2_bit at USB0_DMACOUNT3.B2;
    const register unsigned short int USB_DMACOUNT3_COUNT3 = 3;
    sbit  USB_DMACOUNT3_COUNT3_bit at USB0_DMACOUNT3.B3;
    const register unsigned short int USB_DMACOUNT3_COUNT4 = 4;
    sbit  USB_DMACOUNT3_COUNT4_bit at USB0_DMACOUNT3.B4;
    const register unsigned short int USB_DMACOUNT3_COUNT5 = 5;
    sbit  USB_DMACOUNT3_COUNT5_bit at USB0_DMACOUNT3.B5;
    const register unsigned short int USB_DMACOUNT3_COUNT6 = 6;
    sbit  USB_DMACOUNT3_COUNT6_bit at USB0_DMACOUNT3.B6;
    const register unsigned short int USB_DMACOUNT3_COUNT7 = 7;
    sbit  USB_DMACOUNT3_COUNT7_bit at USB0_DMACOUNT3.B7;
    const register unsigned short int USB_DMACOUNT3_COUNT8 = 8;
    sbit  USB_DMACOUNT3_COUNT8_bit at USB0_DMACOUNT3.B8;
    const register unsigned short int USB_DMACOUNT3_COUNT9 = 9;
    sbit  USB_DMACOUNT3_COUNT9_bit at USB0_DMACOUNT3.B9;
    const register unsigned short int USB_DMACOUNT3_COUNT10 = 10;
    sbit  USB_DMACOUNT3_COUNT10_bit at USB0_DMACOUNT3.B10;
    const register unsigned short int USB_DMACOUNT3_COUNT11 = 11;
    sbit  USB_DMACOUNT3_COUNT11_bit at USB0_DMACOUNT3.B11;
    const register unsigned short int USB_DMACOUNT3_COUNT12 = 12;
    sbit  USB_DMACOUNT3_COUNT12_bit at USB0_DMACOUNT3.B12;
    const register unsigned short int USB_DMACOUNT3_COUNT13 = 13;
    sbit  USB_DMACOUNT3_COUNT13_bit at USB0_DMACOUNT3.B13;
    const register unsigned short int USB_DMACOUNT3_COUNT14 = 14;
    sbit  USB_DMACOUNT3_COUNT14_bit at USB0_DMACOUNT3.B14;
    const register unsigned short int USB_DMACOUNT3_COUNT15 = 15;
    sbit  USB_DMACOUNT3_COUNT15_bit at USB0_DMACOUNT3.B15;
    const register unsigned short int USB_DMACOUNT3_COUNT16 = 16;
    sbit  USB_DMACOUNT3_COUNT16_bit at USB0_DMACOUNT3.B16;
    const register unsigned short int USB_DMACOUNT3_COUNT17 = 17;
    sbit  USB_DMACOUNT3_COUNT17_bit at USB0_DMACOUNT3.B17;
    const register unsigned short int USB_DMACOUNT3_COUNT18 = 18;
    sbit  USB_DMACOUNT3_COUNT18_bit at USB0_DMACOUNT3.B18;
    const register unsigned short int USB_DMACOUNT3_COUNT19 = 19;
    sbit  USB_DMACOUNT3_COUNT19_bit at USB0_DMACOUNT3.B19;
    const register unsigned short int USB_DMACOUNT3_COUNT20 = 20;
    sbit  USB_DMACOUNT3_COUNT20_bit at USB0_DMACOUNT3.B20;
    const register unsigned short int USB_DMACOUNT3_COUNT21 = 21;
    sbit  USB_DMACOUNT3_COUNT21_bit at USB0_DMACOUNT3.B21;
    const register unsigned short int USB_DMACOUNT3_COUNT22 = 22;
    sbit  USB_DMACOUNT3_COUNT22_bit at USB0_DMACOUNT3.B22;
    const register unsigned short int USB_DMACOUNT3_COUNT23 = 23;
    sbit  USB_DMACOUNT3_COUNT23_bit at USB0_DMACOUNT3.B23;
    const register unsigned short int USB_DMACOUNT3_COUNT24 = 24;
    sbit  USB_DMACOUNT3_COUNT24_bit at USB0_DMACOUNT3.B24;
    const register unsigned short int USB_DMACOUNT3_COUNT25 = 25;
    sbit  USB_DMACOUNT3_COUNT25_bit at USB0_DMACOUNT3.B25;
    const register unsigned short int USB_DMACOUNT3_COUNT26 = 26;
    sbit  USB_DMACOUNT3_COUNT26_bit at USB0_DMACOUNT3.B26;
    const register unsigned short int USB_DMACOUNT3_COUNT27 = 27;
    sbit  USB_DMACOUNT3_COUNT27_bit at USB0_DMACOUNT3.B27;
    const register unsigned short int USB_DMACOUNT3_COUNT28 = 28;
    sbit  USB_DMACOUNT3_COUNT28_bit at USB0_DMACOUNT3.B28;
    const register unsigned short int USB_DMACOUNT3_COUNT29 = 29;
    sbit  USB_DMACOUNT3_COUNT29_bit at USB0_DMACOUNT3.B29;
    const register unsigned short int USB_DMACOUNT3_COUNT30 = 30;
    sbit  USB_DMACOUNT3_COUNT30_bit at USB0_DMACOUNT3.B30;
    const register unsigned short int USB_DMACOUNT3_COUNT31 = 31;
    sbit  USB_DMACOUNT3_COUNT31_bit at USB0_DMACOUNT3.B31;

sfr unsigned int   volatile USB0_DMACTL4         absolute 0x40050244;
    const register unsigned short int USB_DMACTL4_ENABLE = 0;
    sbit  USB_DMACTL4_ENABLE_bit at USB0_DMACTL4.B0;
    const register unsigned short int USB_DMACTL4_DIR = 1;
    sbit  USB_DMACTL4_DIR_bit at USB0_DMACTL4.B1;
    const register unsigned short int USB_DMACTL4_MODE = 2;
    sbit  USB_DMACTL4_MODE_bit at USB0_DMACTL4.B2;
    const register unsigned short int USB_DMACTL4_IE = 3;
    sbit  USB_DMACTL4_IE_bit at USB0_DMACTL4.B3;
    const register unsigned short int USB_DMACTL4_EP4 = 4;
    sbit  USB_DMACTL4_EP4_bit at USB0_DMACTL4.B4;
    const register unsigned short int USB_DMACTL4_EP5 = 5;
    sbit  USB_DMACTL4_EP5_bit at USB0_DMACTL4.B5;
    const register unsigned short int USB_DMACTL4_EP6 = 6;
    sbit  USB_DMACTL4_EP6_bit at USB0_DMACTL4.B6;
    const register unsigned short int USB_DMACTL4_EP7 = 7;
    sbit  USB_DMACTL4_EP7_bit at USB0_DMACTL4.B7;
    const register unsigned short int USB_DMACTL4_ERR = 8;
    sbit  USB_DMACTL4_ERR_bit at USB0_DMACTL4.B8;
    const register unsigned short int USB_DMACTL4_BRSTM9 = 9;
    sbit  USB_DMACTL4_BRSTM9_bit at USB0_DMACTL4.B9;
    const register unsigned short int USB_DMACTL4_BRSTM10 = 10;
    sbit  USB_DMACTL4_BRSTM10_bit at USB0_DMACTL4.B10;

sfr unsigned long   volatile USB0_DMAADDR4        absolute 0x40050248;
    const register unsigned short int USB_DMAADDR4_ADDR2 = 2;
    sbit  USB_DMAADDR4_ADDR2_bit at USB0_DMAADDR4.B2;
    const register unsigned short int USB_DMAADDR4_ADDR3 = 3;
    sbit  USB_DMAADDR4_ADDR3_bit at USB0_DMAADDR4.B3;
    const register unsigned short int USB_DMAADDR4_ADDR4 = 4;
    sbit  USB_DMAADDR4_ADDR4_bit at USB0_DMAADDR4.B4;
    const register unsigned short int USB_DMAADDR4_ADDR5 = 5;
    sbit  USB_DMAADDR4_ADDR5_bit at USB0_DMAADDR4.B5;
    const register unsigned short int USB_DMAADDR4_ADDR6 = 6;
    sbit  USB_DMAADDR4_ADDR6_bit at USB0_DMAADDR4.B6;
    const register unsigned short int USB_DMAADDR4_ADDR7 = 7;
    sbit  USB_DMAADDR4_ADDR7_bit at USB0_DMAADDR4.B7;
    const register unsigned short int USB_DMAADDR4_ADDR8 = 8;
    sbit  USB_DMAADDR4_ADDR8_bit at USB0_DMAADDR4.B8;
    const register unsigned short int USB_DMAADDR4_ADDR9 = 9;
    sbit  USB_DMAADDR4_ADDR9_bit at USB0_DMAADDR4.B9;
    const register unsigned short int USB_DMAADDR4_ADDR10 = 10;
    sbit  USB_DMAADDR4_ADDR10_bit at USB0_DMAADDR4.B10;
    const register unsigned short int USB_DMAADDR4_ADDR11 = 11;
    sbit  USB_DMAADDR4_ADDR11_bit at USB0_DMAADDR4.B11;
    const register unsigned short int USB_DMAADDR4_ADDR12 = 12;
    sbit  USB_DMAADDR4_ADDR12_bit at USB0_DMAADDR4.B12;
    const register unsigned short int USB_DMAADDR4_ADDR13 = 13;
    sbit  USB_DMAADDR4_ADDR13_bit at USB0_DMAADDR4.B13;
    const register unsigned short int USB_DMAADDR4_ADDR14 = 14;
    sbit  USB_DMAADDR4_ADDR14_bit at USB0_DMAADDR4.B14;
    const register unsigned short int USB_DMAADDR4_ADDR15 = 15;
    sbit  USB_DMAADDR4_ADDR15_bit at USB0_DMAADDR4.B15;
    const register unsigned short int USB_DMAADDR4_ADDR16 = 16;
    sbit  USB_DMAADDR4_ADDR16_bit at USB0_DMAADDR4.B16;
    const register unsigned short int USB_DMAADDR4_ADDR17 = 17;
    sbit  USB_DMAADDR4_ADDR17_bit at USB0_DMAADDR4.B17;
    const register unsigned short int USB_DMAADDR4_ADDR18 = 18;
    sbit  USB_DMAADDR4_ADDR18_bit at USB0_DMAADDR4.B18;
    const register unsigned short int USB_DMAADDR4_ADDR19 = 19;
    sbit  USB_DMAADDR4_ADDR19_bit at USB0_DMAADDR4.B19;
    const register unsigned short int USB_DMAADDR4_ADDR20 = 20;
    sbit  USB_DMAADDR4_ADDR20_bit at USB0_DMAADDR4.B20;
    const register unsigned short int USB_DMAADDR4_ADDR21 = 21;
    sbit  USB_DMAADDR4_ADDR21_bit at USB0_DMAADDR4.B21;
    const register unsigned short int USB_DMAADDR4_ADDR22 = 22;
    sbit  USB_DMAADDR4_ADDR22_bit at USB0_DMAADDR4.B22;
    const register unsigned short int USB_DMAADDR4_ADDR23 = 23;
    sbit  USB_DMAADDR4_ADDR23_bit at USB0_DMAADDR4.B23;
    const register unsigned short int USB_DMAADDR4_ADDR24 = 24;
    sbit  USB_DMAADDR4_ADDR24_bit at USB0_DMAADDR4.B24;
    const register unsigned short int USB_DMAADDR4_ADDR25 = 25;
    sbit  USB_DMAADDR4_ADDR25_bit at USB0_DMAADDR4.B25;
    const register unsigned short int USB_DMAADDR4_ADDR26 = 26;
    sbit  USB_DMAADDR4_ADDR26_bit at USB0_DMAADDR4.B26;
    const register unsigned short int USB_DMAADDR4_ADDR27 = 27;
    sbit  USB_DMAADDR4_ADDR27_bit at USB0_DMAADDR4.B27;
    const register unsigned short int USB_DMAADDR4_ADDR28 = 28;
    sbit  USB_DMAADDR4_ADDR28_bit at USB0_DMAADDR4.B28;
    const register unsigned short int USB_DMAADDR4_ADDR29 = 29;
    sbit  USB_DMAADDR4_ADDR29_bit at USB0_DMAADDR4.B29;
    const register unsigned short int USB_DMAADDR4_ADDR30 = 30;
    sbit  USB_DMAADDR4_ADDR30_bit at USB0_DMAADDR4.B30;
    const register unsigned short int USB_DMAADDR4_ADDR31 = 31;
    sbit  USB_DMAADDR4_ADDR31_bit at USB0_DMAADDR4.B31;

sfr unsigned long   volatile USB0_DMACOUNT4       absolute 0x4005024C;
    const register unsigned short int USB_DMACOUNT4_COUNT2 = 2;
    sbit  USB_DMACOUNT4_COUNT2_bit at USB0_DMACOUNT4.B2;
    const register unsigned short int USB_DMACOUNT4_COUNT3 = 3;
    sbit  USB_DMACOUNT4_COUNT3_bit at USB0_DMACOUNT4.B3;
    const register unsigned short int USB_DMACOUNT4_COUNT4 = 4;
    sbit  USB_DMACOUNT4_COUNT4_bit at USB0_DMACOUNT4.B4;
    const register unsigned short int USB_DMACOUNT4_COUNT5 = 5;
    sbit  USB_DMACOUNT4_COUNT5_bit at USB0_DMACOUNT4.B5;
    const register unsigned short int USB_DMACOUNT4_COUNT6 = 6;
    sbit  USB_DMACOUNT4_COUNT6_bit at USB0_DMACOUNT4.B6;
    const register unsigned short int USB_DMACOUNT4_COUNT7 = 7;
    sbit  USB_DMACOUNT4_COUNT7_bit at USB0_DMACOUNT4.B7;
    const register unsigned short int USB_DMACOUNT4_COUNT8 = 8;
    sbit  USB_DMACOUNT4_COUNT8_bit at USB0_DMACOUNT4.B8;
    const register unsigned short int USB_DMACOUNT4_COUNT9 = 9;
    sbit  USB_DMACOUNT4_COUNT9_bit at USB0_DMACOUNT4.B9;
    const register unsigned short int USB_DMACOUNT4_COUNT10 = 10;
    sbit  USB_DMACOUNT4_COUNT10_bit at USB0_DMACOUNT4.B10;
    const register unsigned short int USB_DMACOUNT4_COUNT11 = 11;
    sbit  USB_DMACOUNT4_COUNT11_bit at USB0_DMACOUNT4.B11;
    const register unsigned short int USB_DMACOUNT4_COUNT12 = 12;
    sbit  USB_DMACOUNT4_COUNT12_bit at USB0_DMACOUNT4.B12;
    const register unsigned short int USB_DMACOUNT4_COUNT13 = 13;
    sbit  USB_DMACOUNT4_COUNT13_bit at USB0_DMACOUNT4.B13;
    const register unsigned short int USB_DMACOUNT4_COUNT14 = 14;
    sbit  USB_DMACOUNT4_COUNT14_bit at USB0_DMACOUNT4.B14;
    const register unsigned short int USB_DMACOUNT4_COUNT15 = 15;
    sbit  USB_DMACOUNT4_COUNT15_bit at USB0_DMACOUNT4.B15;
    const register unsigned short int USB_DMACOUNT4_COUNT16 = 16;
    sbit  USB_DMACOUNT4_COUNT16_bit at USB0_DMACOUNT4.B16;
    const register unsigned short int USB_DMACOUNT4_COUNT17 = 17;
    sbit  USB_DMACOUNT4_COUNT17_bit at USB0_DMACOUNT4.B17;
    const register unsigned short int USB_DMACOUNT4_COUNT18 = 18;
    sbit  USB_DMACOUNT4_COUNT18_bit at USB0_DMACOUNT4.B18;
    const register unsigned short int USB_DMACOUNT4_COUNT19 = 19;
    sbit  USB_DMACOUNT4_COUNT19_bit at USB0_DMACOUNT4.B19;
    const register unsigned short int USB_DMACOUNT4_COUNT20 = 20;
    sbit  USB_DMACOUNT4_COUNT20_bit at USB0_DMACOUNT4.B20;
    const register unsigned short int USB_DMACOUNT4_COUNT21 = 21;
    sbit  USB_DMACOUNT4_COUNT21_bit at USB0_DMACOUNT4.B21;
    const register unsigned short int USB_DMACOUNT4_COUNT22 = 22;
    sbit  USB_DMACOUNT4_COUNT22_bit at USB0_DMACOUNT4.B22;
    const register unsigned short int USB_DMACOUNT4_COUNT23 = 23;
    sbit  USB_DMACOUNT4_COUNT23_bit at USB0_DMACOUNT4.B23;
    const register unsigned short int USB_DMACOUNT4_COUNT24 = 24;
    sbit  USB_DMACOUNT4_COUNT24_bit at USB0_DMACOUNT4.B24;
    const register unsigned short int USB_DMACOUNT4_COUNT25 = 25;
    sbit  USB_DMACOUNT4_COUNT25_bit at USB0_DMACOUNT4.B25;
    const register unsigned short int USB_DMACOUNT4_COUNT26 = 26;
    sbit  USB_DMACOUNT4_COUNT26_bit at USB0_DMACOUNT4.B26;
    const register unsigned short int USB_DMACOUNT4_COUNT27 = 27;
    sbit  USB_DMACOUNT4_COUNT27_bit at USB0_DMACOUNT4.B27;
    const register unsigned short int USB_DMACOUNT4_COUNT28 = 28;
    sbit  USB_DMACOUNT4_COUNT28_bit at USB0_DMACOUNT4.B28;
    const register unsigned short int USB_DMACOUNT4_COUNT29 = 29;
    sbit  USB_DMACOUNT4_COUNT29_bit at USB0_DMACOUNT4.B29;
    const register unsigned short int USB_DMACOUNT4_COUNT30 = 30;
    sbit  USB_DMACOUNT4_COUNT30_bit at USB0_DMACOUNT4.B30;
    const register unsigned short int USB_DMACOUNT4_COUNT31 = 31;
    sbit  USB_DMACOUNT4_COUNT31_bit at USB0_DMACOUNT4.B31;

sfr unsigned int   volatile USB0_DMACTL5         absolute 0x40050254;
    const register unsigned short int USB_DMACTL5_ENABLE = 0;
    sbit  USB_DMACTL5_ENABLE_bit at USB0_DMACTL5.B0;
    const register unsigned short int USB_DMACTL5_DIR = 1;
    sbit  USB_DMACTL5_DIR_bit at USB0_DMACTL5.B1;
    const register unsigned short int USB_DMACTL5_MODE = 2;
    sbit  USB_DMACTL5_MODE_bit at USB0_DMACTL5.B2;
    const register unsigned short int USB_DMACTL5_IE = 3;
    sbit  USB_DMACTL5_IE_bit at USB0_DMACTL5.B3;
    const register unsigned short int USB_DMACTL5_EP4 = 4;
    sbit  USB_DMACTL5_EP4_bit at USB0_DMACTL5.B4;
    const register unsigned short int USB_DMACTL5_EP5 = 5;
    sbit  USB_DMACTL5_EP5_bit at USB0_DMACTL5.B5;
    const register unsigned short int USB_DMACTL5_EP6 = 6;
    sbit  USB_DMACTL5_EP6_bit at USB0_DMACTL5.B6;
    const register unsigned short int USB_DMACTL5_EP7 = 7;
    sbit  USB_DMACTL5_EP7_bit at USB0_DMACTL5.B7;
    const register unsigned short int USB_DMACTL5_ERR = 8;
    sbit  USB_DMACTL5_ERR_bit at USB0_DMACTL5.B8;
    const register unsigned short int USB_DMACTL5_BRSTM9 = 9;
    sbit  USB_DMACTL5_BRSTM9_bit at USB0_DMACTL5.B9;
    const register unsigned short int USB_DMACTL5_BRSTM10 = 10;
    sbit  USB_DMACTL5_BRSTM10_bit at USB0_DMACTL5.B10;

sfr unsigned long   volatile USB0_DMAADDR5        absolute 0x40050258;
    const register unsigned short int USB_DMAADDR5_ADDR2 = 2;
    sbit  USB_DMAADDR5_ADDR2_bit at USB0_DMAADDR5.B2;
    const register unsigned short int USB_DMAADDR5_ADDR3 = 3;
    sbit  USB_DMAADDR5_ADDR3_bit at USB0_DMAADDR5.B3;
    const register unsigned short int USB_DMAADDR5_ADDR4 = 4;
    sbit  USB_DMAADDR5_ADDR4_bit at USB0_DMAADDR5.B4;
    const register unsigned short int USB_DMAADDR5_ADDR5 = 5;
    sbit  USB_DMAADDR5_ADDR5_bit at USB0_DMAADDR5.B5;
    const register unsigned short int USB_DMAADDR5_ADDR6 = 6;
    sbit  USB_DMAADDR5_ADDR6_bit at USB0_DMAADDR5.B6;
    const register unsigned short int USB_DMAADDR5_ADDR7 = 7;
    sbit  USB_DMAADDR5_ADDR7_bit at USB0_DMAADDR5.B7;
    const register unsigned short int USB_DMAADDR5_ADDR8 = 8;
    sbit  USB_DMAADDR5_ADDR8_bit at USB0_DMAADDR5.B8;
    const register unsigned short int USB_DMAADDR5_ADDR9 = 9;
    sbit  USB_DMAADDR5_ADDR9_bit at USB0_DMAADDR5.B9;
    const register unsigned short int USB_DMAADDR5_ADDR10 = 10;
    sbit  USB_DMAADDR5_ADDR10_bit at USB0_DMAADDR5.B10;
    const register unsigned short int USB_DMAADDR5_ADDR11 = 11;
    sbit  USB_DMAADDR5_ADDR11_bit at USB0_DMAADDR5.B11;
    const register unsigned short int USB_DMAADDR5_ADDR12 = 12;
    sbit  USB_DMAADDR5_ADDR12_bit at USB0_DMAADDR5.B12;
    const register unsigned short int USB_DMAADDR5_ADDR13 = 13;
    sbit  USB_DMAADDR5_ADDR13_bit at USB0_DMAADDR5.B13;
    const register unsigned short int USB_DMAADDR5_ADDR14 = 14;
    sbit  USB_DMAADDR5_ADDR14_bit at USB0_DMAADDR5.B14;
    const register unsigned short int USB_DMAADDR5_ADDR15 = 15;
    sbit  USB_DMAADDR5_ADDR15_bit at USB0_DMAADDR5.B15;
    const register unsigned short int USB_DMAADDR5_ADDR16 = 16;
    sbit  USB_DMAADDR5_ADDR16_bit at USB0_DMAADDR5.B16;
    const register unsigned short int USB_DMAADDR5_ADDR17 = 17;
    sbit  USB_DMAADDR5_ADDR17_bit at USB0_DMAADDR5.B17;
    const register unsigned short int USB_DMAADDR5_ADDR18 = 18;
    sbit  USB_DMAADDR5_ADDR18_bit at USB0_DMAADDR5.B18;
    const register unsigned short int USB_DMAADDR5_ADDR19 = 19;
    sbit  USB_DMAADDR5_ADDR19_bit at USB0_DMAADDR5.B19;
    const register unsigned short int USB_DMAADDR5_ADDR20 = 20;
    sbit  USB_DMAADDR5_ADDR20_bit at USB0_DMAADDR5.B20;
    const register unsigned short int USB_DMAADDR5_ADDR21 = 21;
    sbit  USB_DMAADDR5_ADDR21_bit at USB0_DMAADDR5.B21;
    const register unsigned short int USB_DMAADDR5_ADDR22 = 22;
    sbit  USB_DMAADDR5_ADDR22_bit at USB0_DMAADDR5.B22;
    const register unsigned short int USB_DMAADDR5_ADDR23 = 23;
    sbit  USB_DMAADDR5_ADDR23_bit at USB0_DMAADDR5.B23;
    const register unsigned short int USB_DMAADDR5_ADDR24 = 24;
    sbit  USB_DMAADDR5_ADDR24_bit at USB0_DMAADDR5.B24;
    const register unsigned short int USB_DMAADDR5_ADDR25 = 25;
    sbit  USB_DMAADDR5_ADDR25_bit at USB0_DMAADDR5.B25;
    const register unsigned short int USB_DMAADDR5_ADDR26 = 26;
    sbit  USB_DMAADDR5_ADDR26_bit at USB0_DMAADDR5.B26;
    const register unsigned short int USB_DMAADDR5_ADDR27 = 27;
    sbit  USB_DMAADDR5_ADDR27_bit at USB0_DMAADDR5.B27;
    const register unsigned short int USB_DMAADDR5_ADDR28 = 28;
    sbit  USB_DMAADDR5_ADDR28_bit at USB0_DMAADDR5.B28;
    const register unsigned short int USB_DMAADDR5_ADDR29 = 29;
    sbit  USB_DMAADDR5_ADDR29_bit at USB0_DMAADDR5.B29;
    const register unsigned short int USB_DMAADDR5_ADDR30 = 30;
    sbit  USB_DMAADDR5_ADDR30_bit at USB0_DMAADDR5.B30;
    const register unsigned short int USB_DMAADDR5_ADDR31 = 31;
    sbit  USB_DMAADDR5_ADDR31_bit at USB0_DMAADDR5.B31;

sfr unsigned long   volatile USB0_DMACOUNT5       absolute 0x4005025C;
    const register unsigned short int USB_DMACOUNT5_COUNT2 = 2;
    sbit  USB_DMACOUNT5_COUNT2_bit at USB0_DMACOUNT5.B2;
    const register unsigned short int USB_DMACOUNT5_COUNT3 = 3;
    sbit  USB_DMACOUNT5_COUNT3_bit at USB0_DMACOUNT5.B3;
    const register unsigned short int USB_DMACOUNT5_COUNT4 = 4;
    sbit  USB_DMACOUNT5_COUNT4_bit at USB0_DMACOUNT5.B4;
    const register unsigned short int USB_DMACOUNT5_COUNT5 = 5;
    sbit  USB_DMACOUNT5_COUNT5_bit at USB0_DMACOUNT5.B5;
    const register unsigned short int USB_DMACOUNT5_COUNT6 = 6;
    sbit  USB_DMACOUNT5_COUNT6_bit at USB0_DMACOUNT5.B6;
    const register unsigned short int USB_DMACOUNT5_COUNT7 = 7;
    sbit  USB_DMACOUNT5_COUNT7_bit at USB0_DMACOUNT5.B7;
    const register unsigned short int USB_DMACOUNT5_COUNT8 = 8;
    sbit  USB_DMACOUNT5_COUNT8_bit at USB0_DMACOUNT5.B8;
    const register unsigned short int USB_DMACOUNT5_COUNT9 = 9;
    sbit  USB_DMACOUNT5_COUNT9_bit at USB0_DMACOUNT5.B9;
    const register unsigned short int USB_DMACOUNT5_COUNT10 = 10;
    sbit  USB_DMACOUNT5_COUNT10_bit at USB0_DMACOUNT5.B10;
    const register unsigned short int USB_DMACOUNT5_COUNT11 = 11;
    sbit  USB_DMACOUNT5_COUNT11_bit at USB0_DMACOUNT5.B11;
    const register unsigned short int USB_DMACOUNT5_COUNT12 = 12;
    sbit  USB_DMACOUNT5_COUNT12_bit at USB0_DMACOUNT5.B12;
    const register unsigned short int USB_DMACOUNT5_COUNT13 = 13;
    sbit  USB_DMACOUNT5_COUNT13_bit at USB0_DMACOUNT5.B13;
    const register unsigned short int USB_DMACOUNT5_COUNT14 = 14;
    sbit  USB_DMACOUNT5_COUNT14_bit at USB0_DMACOUNT5.B14;
    const register unsigned short int USB_DMACOUNT5_COUNT15 = 15;
    sbit  USB_DMACOUNT5_COUNT15_bit at USB0_DMACOUNT5.B15;
    const register unsigned short int USB_DMACOUNT5_COUNT16 = 16;
    sbit  USB_DMACOUNT5_COUNT16_bit at USB0_DMACOUNT5.B16;
    const register unsigned short int USB_DMACOUNT5_COUNT17 = 17;
    sbit  USB_DMACOUNT5_COUNT17_bit at USB0_DMACOUNT5.B17;
    const register unsigned short int USB_DMACOUNT5_COUNT18 = 18;
    sbit  USB_DMACOUNT5_COUNT18_bit at USB0_DMACOUNT5.B18;
    const register unsigned short int USB_DMACOUNT5_COUNT19 = 19;
    sbit  USB_DMACOUNT5_COUNT19_bit at USB0_DMACOUNT5.B19;
    const register unsigned short int USB_DMACOUNT5_COUNT20 = 20;
    sbit  USB_DMACOUNT5_COUNT20_bit at USB0_DMACOUNT5.B20;
    const register unsigned short int USB_DMACOUNT5_COUNT21 = 21;
    sbit  USB_DMACOUNT5_COUNT21_bit at USB0_DMACOUNT5.B21;
    const register unsigned short int USB_DMACOUNT5_COUNT22 = 22;
    sbit  USB_DMACOUNT5_COUNT22_bit at USB0_DMACOUNT5.B22;
    const register unsigned short int USB_DMACOUNT5_COUNT23 = 23;
    sbit  USB_DMACOUNT5_COUNT23_bit at USB0_DMACOUNT5.B23;
    const register unsigned short int USB_DMACOUNT5_COUNT24 = 24;
    sbit  USB_DMACOUNT5_COUNT24_bit at USB0_DMACOUNT5.B24;
    const register unsigned short int USB_DMACOUNT5_COUNT25 = 25;
    sbit  USB_DMACOUNT5_COUNT25_bit at USB0_DMACOUNT5.B25;
    const register unsigned short int USB_DMACOUNT5_COUNT26 = 26;
    sbit  USB_DMACOUNT5_COUNT26_bit at USB0_DMACOUNT5.B26;
    const register unsigned short int USB_DMACOUNT5_COUNT27 = 27;
    sbit  USB_DMACOUNT5_COUNT27_bit at USB0_DMACOUNT5.B27;
    const register unsigned short int USB_DMACOUNT5_COUNT28 = 28;
    sbit  USB_DMACOUNT5_COUNT28_bit at USB0_DMACOUNT5.B28;
    const register unsigned short int USB_DMACOUNT5_COUNT29 = 29;
    sbit  USB_DMACOUNT5_COUNT29_bit at USB0_DMACOUNT5.B29;
    const register unsigned short int USB_DMACOUNT5_COUNT30 = 30;
    sbit  USB_DMACOUNT5_COUNT30_bit at USB0_DMACOUNT5.B30;
    const register unsigned short int USB_DMACOUNT5_COUNT31 = 31;
    sbit  USB_DMACOUNT5_COUNT31_bit at USB0_DMACOUNT5.B31;

sfr unsigned int   volatile USB0_DMACTL6         absolute 0x40050264;
    const register unsigned short int USB_DMACTL6_ENABLE = 0;
    sbit  USB_DMACTL6_ENABLE_bit at USB0_DMACTL6.B0;
    const register unsigned short int USB_DMACTL6_DIR = 1;
    sbit  USB_DMACTL6_DIR_bit at USB0_DMACTL6.B1;
    const register unsigned short int USB_DMACTL6_MODE = 2;
    sbit  USB_DMACTL6_MODE_bit at USB0_DMACTL6.B2;
    const register unsigned short int USB_DMACTL6_IE = 3;
    sbit  USB_DMACTL6_IE_bit at USB0_DMACTL6.B3;
    const register unsigned short int USB_DMACTL6_EP4 = 4;
    sbit  USB_DMACTL6_EP4_bit at USB0_DMACTL6.B4;
    const register unsigned short int USB_DMACTL6_EP5 = 5;
    sbit  USB_DMACTL6_EP5_bit at USB0_DMACTL6.B5;
    const register unsigned short int USB_DMACTL6_EP6 = 6;
    sbit  USB_DMACTL6_EP6_bit at USB0_DMACTL6.B6;
    const register unsigned short int USB_DMACTL6_EP7 = 7;
    sbit  USB_DMACTL6_EP7_bit at USB0_DMACTL6.B7;
    const register unsigned short int USB_DMACTL6_ERR = 8;
    sbit  USB_DMACTL6_ERR_bit at USB0_DMACTL6.B8;
    const register unsigned short int USB_DMACTL6_BRSTM9 = 9;
    sbit  USB_DMACTL6_BRSTM9_bit at USB0_DMACTL6.B9;
    const register unsigned short int USB_DMACTL6_BRSTM10 = 10;
    sbit  USB_DMACTL6_BRSTM10_bit at USB0_DMACTL6.B10;

sfr unsigned long   volatile USB0_DMAADDR6        absolute 0x40050268;
    const register unsigned short int USB_DMAADDR6_ADDR2 = 2;
    sbit  USB_DMAADDR6_ADDR2_bit at USB0_DMAADDR6.B2;
    const register unsigned short int USB_DMAADDR6_ADDR3 = 3;
    sbit  USB_DMAADDR6_ADDR3_bit at USB0_DMAADDR6.B3;
    const register unsigned short int USB_DMAADDR6_ADDR4 = 4;
    sbit  USB_DMAADDR6_ADDR4_bit at USB0_DMAADDR6.B4;
    const register unsigned short int USB_DMAADDR6_ADDR5 = 5;
    sbit  USB_DMAADDR6_ADDR5_bit at USB0_DMAADDR6.B5;
    const register unsigned short int USB_DMAADDR6_ADDR6 = 6;
    sbit  USB_DMAADDR6_ADDR6_bit at USB0_DMAADDR6.B6;
    const register unsigned short int USB_DMAADDR6_ADDR7 = 7;
    sbit  USB_DMAADDR6_ADDR7_bit at USB0_DMAADDR6.B7;
    const register unsigned short int USB_DMAADDR6_ADDR8 = 8;
    sbit  USB_DMAADDR6_ADDR8_bit at USB0_DMAADDR6.B8;
    const register unsigned short int USB_DMAADDR6_ADDR9 = 9;
    sbit  USB_DMAADDR6_ADDR9_bit at USB0_DMAADDR6.B9;
    const register unsigned short int USB_DMAADDR6_ADDR10 = 10;
    sbit  USB_DMAADDR6_ADDR10_bit at USB0_DMAADDR6.B10;
    const register unsigned short int USB_DMAADDR6_ADDR11 = 11;
    sbit  USB_DMAADDR6_ADDR11_bit at USB0_DMAADDR6.B11;
    const register unsigned short int USB_DMAADDR6_ADDR12 = 12;
    sbit  USB_DMAADDR6_ADDR12_bit at USB0_DMAADDR6.B12;
    const register unsigned short int USB_DMAADDR6_ADDR13 = 13;
    sbit  USB_DMAADDR6_ADDR13_bit at USB0_DMAADDR6.B13;
    const register unsigned short int USB_DMAADDR6_ADDR14 = 14;
    sbit  USB_DMAADDR6_ADDR14_bit at USB0_DMAADDR6.B14;
    const register unsigned short int USB_DMAADDR6_ADDR15 = 15;
    sbit  USB_DMAADDR6_ADDR15_bit at USB0_DMAADDR6.B15;
    const register unsigned short int USB_DMAADDR6_ADDR16 = 16;
    sbit  USB_DMAADDR6_ADDR16_bit at USB0_DMAADDR6.B16;
    const register unsigned short int USB_DMAADDR6_ADDR17 = 17;
    sbit  USB_DMAADDR6_ADDR17_bit at USB0_DMAADDR6.B17;
    const register unsigned short int USB_DMAADDR6_ADDR18 = 18;
    sbit  USB_DMAADDR6_ADDR18_bit at USB0_DMAADDR6.B18;
    const register unsigned short int USB_DMAADDR6_ADDR19 = 19;
    sbit  USB_DMAADDR6_ADDR19_bit at USB0_DMAADDR6.B19;
    const register unsigned short int USB_DMAADDR6_ADDR20 = 20;
    sbit  USB_DMAADDR6_ADDR20_bit at USB0_DMAADDR6.B20;
    const register unsigned short int USB_DMAADDR6_ADDR21 = 21;
    sbit  USB_DMAADDR6_ADDR21_bit at USB0_DMAADDR6.B21;
    const register unsigned short int USB_DMAADDR6_ADDR22 = 22;
    sbit  USB_DMAADDR6_ADDR22_bit at USB0_DMAADDR6.B22;
    const register unsigned short int USB_DMAADDR6_ADDR23 = 23;
    sbit  USB_DMAADDR6_ADDR23_bit at USB0_DMAADDR6.B23;
    const register unsigned short int USB_DMAADDR6_ADDR24 = 24;
    sbit  USB_DMAADDR6_ADDR24_bit at USB0_DMAADDR6.B24;
    const register unsigned short int USB_DMAADDR6_ADDR25 = 25;
    sbit  USB_DMAADDR6_ADDR25_bit at USB0_DMAADDR6.B25;
    const register unsigned short int USB_DMAADDR6_ADDR26 = 26;
    sbit  USB_DMAADDR6_ADDR26_bit at USB0_DMAADDR6.B26;
    const register unsigned short int USB_DMAADDR6_ADDR27 = 27;
    sbit  USB_DMAADDR6_ADDR27_bit at USB0_DMAADDR6.B27;
    const register unsigned short int USB_DMAADDR6_ADDR28 = 28;
    sbit  USB_DMAADDR6_ADDR28_bit at USB0_DMAADDR6.B28;
    const register unsigned short int USB_DMAADDR6_ADDR29 = 29;
    sbit  USB_DMAADDR6_ADDR29_bit at USB0_DMAADDR6.B29;
    const register unsigned short int USB_DMAADDR6_ADDR30 = 30;
    sbit  USB_DMAADDR6_ADDR30_bit at USB0_DMAADDR6.B30;
    const register unsigned short int USB_DMAADDR6_ADDR31 = 31;
    sbit  USB_DMAADDR6_ADDR31_bit at USB0_DMAADDR6.B31;

sfr unsigned long   volatile USB0_DMACOUNT6       absolute 0x4005026C;
    const register unsigned short int USB_DMACOUNT6_COUNT2 = 2;
    sbit  USB_DMACOUNT6_COUNT2_bit at USB0_DMACOUNT6.B2;
    const register unsigned short int USB_DMACOUNT6_COUNT3 = 3;
    sbit  USB_DMACOUNT6_COUNT3_bit at USB0_DMACOUNT6.B3;
    const register unsigned short int USB_DMACOUNT6_COUNT4 = 4;
    sbit  USB_DMACOUNT6_COUNT4_bit at USB0_DMACOUNT6.B4;
    const register unsigned short int USB_DMACOUNT6_COUNT5 = 5;
    sbit  USB_DMACOUNT6_COUNT5_bit at USB0_DMACOUNT6.B5;
    const register unsigned short int USB_DMACOUNT6_COUNT6 = 6;
    sbit  USB_DMACOUNT6_COUNT6_bit at USB0_DMACOUNT6.B6;
    const register unsigned short int USB_DMACOUNT6_COUNT7 = 7;
    sbit  USB_DMACOUNT6_COUNT7_bit at USB0_DMACOUNT6.B7;
    const register unsigned short int USB_DMACOUNT6_COUNT8 = 8;
    sbit  USB_DMACOUNT6_COUNT8_bit at USB0_DMACOUNT6.B8;
    const register unsigned short int USB_DMACOUNT6_COUNT9 = 9;
    sbit  USB_DMACOUNT6_COUNT9_bit at USB0_DMACOUNT6.B9;
    const register unsigned short int USB_DMACOUNT6_COUNT10 = 10;
    sbit  USB_DMACOUNT6_COUNT10_bit at USB0_DMACOUNT6.B10;
    const register unsigned short int USB_DMACOUNT6_COUNT11 = 11;
    sbit  USB_DMACOUNT6_COUNT11_bit at USB0_DMACOUNT6.B11;
    const register unsigned short int USB_DMACOUNT6_COUNT12 = 12;
    sbit  USB_DMACOUNT6_COUNT12_bit at USB0_DMACOUNT6.B12;
    const register unsigned short int USB_DMACOUNT6_COUNT13 = 13;
    sbit  USB_DMACOUNT6_COUNT13_bit at USB0_DMACOUNT6.B13;
    const register unsigned short int USB_DMACOUNT6_COUNT14 = 14;
    sbit  USB_DMACOUNT6_COUNT14_bit at USB0_DMACOUNT6.B14;
    const register unsigned short int USB_DMACOUNT6_COUNT15 = 15;
    sbit  USB_DMACOUNT6_COUNT15_bit at USB0_DMACOUNT6.B15;
    const register unsigned short int USB_DMACOUNT6_COUNT16 = 16;
    sbit  USB_DMACOUNT6_COUNT16_bit at USB0_DMACOUNT6.B16;
    const register unsigned short int USB_DMACOUNT6_COUNT17 = 17;
    sbit  USB_DMACOUNT6_COUNT17_bit at USB0_DMACOUNT6.B17;
    const register unsigned short int USB_DMACOUNT6_COUNT18 = 18;
    sbit  USB_DMACOUNT6_COUNT18_bit at USB0_DMACOUNT6.B18;
    const register unsigned short int USB_DMACOUNT6_COUNT19 = 19;
    sbit  USB_DMACOUNT6_COUNT19_bit at USB0_DMACOUNT6.B19;
    const register unsigned short int USB_DMACOUNT6_COUNT20 = 20;
    sbit  USB_DMACOUNT6_COUNT20_bit at USB0_DMACOUNT6.B20;
    const register unsigned short int USB_DMACOUNT6_COUNT21 = 21;
    sbit  USB_DMACOUNT6_COUNT21_bit at USB0_DMACOUNT6.B21;
    const register unsigned short int USB_DMACOUNT6_COUNT22 = 22;
    sbit  USB_DMACOUNT6_COUNT22_bit at USB0_DMACOUNT6.B22;
    const register unsigned short int USB_DMACOUNT6_COUNT23 = 23;
    sbit  USB_DMACOUNT6_COUNT23_bit at USB0_DMACOUNT6.B23;
    const register unsigned short int USB_DMACOUNT6_COUNT24 = 24;
    sbit  USB_DMACOUNT6_COUNT24_bit at USB0_DMACOUNT6.B24;
    const register unsigned short int USB_DMACOUNT6_COUNT25 = 25;
    sbit  USB_DMACOUNT6_COUNT25_bit at USB0_DMACOUNT6.B25;
    const register unsigned short int USB_DMACOUNT6_COUNT26 = 26;
    sbit  USB_DMACOUNT6_COUNT26_bit at USB0_DMACOUNT6.B26;
    const register unsigned short int USB_DMACOUNT6_COUNT27 = 27;
    sbit  USB_DMACOUNT6_COUNT27_bit at USB0_DMACOUNT6.B27;
    const register unsigned short int USB_DMACOUNT6_COUNT28 = 28;
    sbit  USB_DMACOUNT6_COUNT28_bit at USB0_DMACOUNT6.B28;
    const register unsigned short int USB_DMACOUNT6_COUNT29 = 29;
    sbit  USB_DMACOUNT6_COUNT29_bit at USB0_DMACOUNT6.B29;
    const register unsigned short int USB_DMACOUNT6_COUNT30 = 30;
    sbit  USB_DMACOUNT6_COUNT30_bit at USB0_DMACOUNT6.B30;
    const register unsigned short int USB_DMACOUNT6_COUNT31 = 31;
    sbit  USB_DMACOUNT6_COUNT31_bit at USB0_DMACOUNT6.B31;

sfr unsigned int   volatile USB0_DMACTL7         absolute 0x40050274;
    const register unsigned short int USB_DMACTL7_ENABLE = 0;
    sbit  USB_DMACTL7_ENABLE_bit at USB0_DMACTL7.B0;
    const register unsigned short int USB_DMACTL7_DIR = 1;
    sbit  USB_DMACTL7_DIR_bit at USB0_DMACTL7.B1;
    const register unsigned short int USB_DMACTL7_MODE = 2;
    sbit  USB_DMACTL7_MODE_bit at USB0_DMACTL7.B2;
    const register unsigned short int USB_DMACTL7_IE = 3;
    sbit  USB_DMACTL7_IE_bit at USB0_DMACTL7.B3;
    const register unsigned short int USB_DMACTL7_EP4 = 4;
    sbit  USB_DMACTL7_EP4_bit at USB0_DMACTL7.B4;
    const register unsigned short int USB_DMACTL7_EP5 = 5;
    sbit  USB_DMACTL7_EP5_bit at USB0_DMACTL7.B5;
    const register unsigned short int USB_DMACTL7_EP6 = 6;
    sbit  USB_DMACTL7_EP6_bit at USB0_DMACTL7.B6;
    const register unsigned short int USB_DMACTL7_EP7 = 7;
    sbit  USB_DMACTL7_EP7_bit at USB0_DMACTL7.B7;
    const register unsigned short int USB_DMACTL7_ERR = 8;
    sbit  USB_DMACTL7_ERR_bit at USB0_DMACTL7.B8;
    const register unsigned short int USB_DMACTL7_BRSTM9 = 9;
    sbit  USB_DMACTL7_BRSTM9_bit at USB0_DMACTL7.B9;
    const register unsigned short int USB_DMACTL7_BRSTM10 = 10;
    sbit  USB_DMACTL7_BRSTM10_bit at USB0_DMACTL7.B10;

sfr unsigned long   volatile USB0_DMAADDR7        absolute 0x40050278;
    const register unsigned short int USB_DMAADDR7_ADDR2 = 2;
    sbit  USB_DMAADDR7_ADDR2_bit at USB0_DMAADDR7.B2;
    const register unsigned short int USB_DMAADDR7_ADDR3 = 3;
    sbit  USB_DMAADDR7_ADDR3_bit at USB0_DMAADDR7.B3;
    const register unsigned short int USB_DMAADDR7_ADDR4 = 4;
    sbit  USB_DMAADDR7_ADDR4_bit at USB0_DMAADDR7.B4;
    const register unsigned short int USB_DMAADDR7_ADDR5 = 5;
    sbit  USB_DMAADDR7_ADDR5_bit at USB0_DMAADDR7.B5;
    const register unsigned short int USB_DMAADDR7_ADDR6 = 6;
    sbit  USB_DMAADDR7_ADDR6_bit at USB0_DMAADDR7.B6;
    const register unsigned short int USB_DMAADDR7_ADDR7 = 7;
    sbit  USB_DMAADDR7_ADDR7_bit at USB0_DMAADDR7.B7;
    const register unsigned short int USB_DMAADDR7_ADDR8 = 8;
    sbit  USB_DMAADDR7_ADDR8_bit at USB0_DMAADDR7.B8;
    const register unsigned short int USB_DMAADDR7_ADDR9 = 9;
    sbit  USB_DMAADDR7_ADDR9_bit at USB0_DMAADDR7.B9;
    const register unsigned short int USB_DMAADDR7_ADDR10 = 10;
    sbit  USB_DMAADDR7_ADDR10_bit at USB0_DMAADDR7.B10;
    const register unsigned short int USB_DMAADDR7_ADDR11 = 11;
    sbit  USB_DMAADDR7_ADDR11_bit at USB0_DMAADDR7.B11;
    const register unsigned short int USB_DMAADDR7_ADDR12 = 12;
    sbit  USB_DMAADDR7_ADDR12_bit at USB0_DMAADDR7.B12;
    const register unsigned short int USB_DMAADDR7_ADDR13 = 13;
    sbit  USB_DMAADDR7_ADDR13_bit at USB0_DMAADDR7.B13;
    const register unsigned short int USB_DMAADDR7_ADDR14 = 14;
    sbit  USB_DMAADDR7_ADDR14_bit at USB0_DMAADDR7.B14;
    const register unsigned short int USB_DMAADDR7_ADDR15 = 15;
    sbit  USB_DMAADDR7_ADDR15_bit at USB0_DMAADDR7.B15;
    const register unsigned short int USB_DMAADDR7_ADDR16 = 16;
    sbit  USB_DMAADDR7_ADDR16_bit at USB0_DMAADDR7.B16;
    const register unsigned short int USB_DMAADDR7_ADDR17 = 17;
    sbit  USB_DMAADDR7_ADDR17_bit at USB0_DMAADDR7.B17;
    const register unsigned short int USB_DMAADDR7_ADDR18 = 18;
    sbit  USB_DMAADDR7_ADDR18_bit at USB0_DMAADDR7.B18;
    const register unsigned short int USB_DMAADDR7_ADDR19 = 19;
    sbit  USB_DMAADDR7_ADDR19_bit at USB0_DMAADDR7.B19;
    const register unsigned short int USB_DMAADDR7_ADDR20 = 20;
    sbit  USB_DMAADDR7_ADDR20_bit at USB0_DMAADDR7.B20;
    const register unsigned short int USB_DMAADDR7_ADDR21 = 21;
    sbit  USB_DMAADDR7_ADDR21_bit at USB0_DMAADDR7.B21;
    const register unsigned short int USB_DMAADDR7_ADDR22 = 22;
    sbit  USB_DMAADDR7_ADDR22_bit at USB0_DMAADDR7.B22;
    const register unsigned short int USB_DMAADDR7_ADDR23 = 23;
    sbit  USB_DMAADDR7_ADDR23_bit at USB0_DMAADDR7.B23;
    const register unsigned short int USB_DMAADDR7_ADDR24 = 24;
    sbit  USB_DMAADDR7_ADDR24_bit at USB0_DMAADDR7.B24;
    const register unsigned short int USB_DMAADDR7_ADDR25 = 25;
    sbit  USB_DMAADDR7_ADDR25_bit at USB0_DMAADDR7.B25;
    const register unsigned short int USB_DMAADDR7_ADDR26 = 26;
    sbit  USB_DMAADDR7_ADDR26_bit at USB0_DMAADDR7.B26;
    const register unsigned short int USB_DMAADDR7_ADDR27 = 27;
    sbit  USB_DMAADDR7_ADDR27_bit at USB0_DMAADDR7.B27;
    const register unsigned short int USB_DMAADDR7_ADDR28 = 28;
    sbit  USB_DMAADDR7_ADDR28_bit at USB0_DMAADDR7.B28;
    const register unsigned short int USB_DMAADDR7_ADDR29 = 29;
    sbit  USB_DMAADDR7_ADDR29_bit at USB0_DMAADDR7.B29;
    const register unsigned short int USB_DMAADDR7_ADDR30 = 30;
    sbit  USB_DMAADDR7_ADDR30_bit at USB0_DMAADDR7.B30;
    const register unsigned short int USB_DMAADDR7_ADDR31 = 31;
    sbit  USB_DMAADDR7_ADDR31_bit at USB0_DMAADDR7.B31;

sfr unsigned long   volatile USB0_DMACOUNT7       absolute 0x4005027C;
    const register unsigned short int USB_DMACOUNT7_COUNT2 = 2;
    sbit  USB_DMACOUNT7_COUNT2_bit at USB0_DMACOUNT7.B2;
    const register unsigned short int USB_DMACOUNT7_COUNT3 = 3;
    sbit  USB_DMACOUNT7_COUNT3_bit at USB0_DMACOUNT7.B3;
    const register unsigned short int USB_DMACOUNT7_COUNT4 = 4;
    sbit  USB_DMACOUNT7_COUNT4_bit at USB0_DMACOUNT7.B4;
    const register unsigned short int USB_DMACOUNT7_COUNT5 = 5;
    sbit  USB_DMACOUNT7_COUNT5_bit at USB0_DMACOUNT7.B5;
    const register unsigned short int USB_DMACOUNT7_COUNT6 = 6;
    sbit  USB_DMACOUNT7_COUNT6_bit at USB0_DMACOUNT7.B6;
    const register unsigned short int USB_DMACOUNT7_COUNT7 = 7;
    sbit  USB_DMACOUNT7_COUNT7_bit at USB0_DMACOUNT7.B7;
    const register unsigned short int USB_DMACOUNT7_COUNT8 = 8;
    sbit  USB_DMACOUNT7_COUNT8_bit at USB0_DMACOUNT7.B8;
    const register unsigned short int USB_DMACOUNT7_COUNT9 = 9;
    sbit  USB_DMACOUNT7_COUNT9_bit at USB0_DMACOUNT7.B9;
    const register unsigned short int USB_DMACOUNT7_COUNT10 = 10;
    sbit  USB_DMACOUNT7_COUNT10_bit at USB0_DMACOUNT7.B10;
    const register unsigned short int USB_DMACOUNT7_COUNT11 = 11;
    sbit  USB_DMACOUNT7_COUNT11_bit at USB0_DMACOUNT7.B11;
    const register unsigned short int USB_DMACOUNT7_COUNT12 = 12;
    sbit  USB_DMACOUNT7_COUNT12_bit at USB0_DMACOUNT7.B12;
    const register unsigned short int USB_DMACOUNT7_COUNT13 = 13;
    sbit  USB_DMACOUNT7_COUNT13_bit at USB0_DMACOUNT7.B13;
    const register unsigned short int USB_DMACOUNT7_COUNT14 = 14;
    sbit  USB_DMACOUNT7_COUNT14_bit at USB0_DMACOUNT7.B14;
    const register unsigned short int USB_DMACOUNT7_COUNT15 = 15;
    sbit  USB_DMACOUNT7_COUNT15_bit at USB0_DMACOUNT7.B15;
    const register unsigned short int USB_DMACOUNT7_COUNT16 = 16;
    sbit  USB_DMACOUNT7_COUNT16_bit at USB0_DMACOUNT7.B16;
    const register unsigned short int USB_DMACOUNT7_COUNT17 = 17;
    sbit  USB_DMACOUNT7_COUNT17_bit at USB0_DMACOUNT7.B17;
    const register unsigned short int USB_DMACOUNT7_COUNT18 = 18;
    sbit  USB_DMACOUNT7_COUNT18_bit at USB0_DMACOUNT7.B18;
    const register unsigned short int USB_DMACOUNT7_COUNT19 = 19;
    sbit  USB_DMACOUNT7_COUNT19_bit at USB0_DMACOUNT7.B19;
    const register unsigned short int USB_DMACOUNT7_COUNT20 = 20;
    sbit  USB_DMACOUNT7_COUNT20_bit at USB0_DMACOUNT7.B20;
    const register unsigned short int USB_DMACOUNT7_COUNT21 = 21;
    sbit  USB_DMACOUNT7_COUNT21_bit at USB0_DMACOUNT7.B21;
    const register unsigned short int USB_DMACOUNT7_COUNT22 = 22;
    sbit  USB_DMACOUNT7_COUNT22_bit at USB0_DMACOUNT7.B22;
    const register unsigned short int USB_DMACOUNT7_COUNT23 = 23;
    sbit  USB_DMACOUNT7_COUNT23_bit at USB0_DMACOUNT7.B23;
    const register unsigned short int USB_DMACOUNT7_COUNT24 = 24;
    sbit  USB_DMACOUNT7_COUNT24_bit at USB0_DMACOUNT7.B24;
    const register unsigned short int USB_DMACOUNT7_COUNT25 = 25;
    sbit  USB_DMACOUNT7_COUNT25_bit at USB0_DMACOUNT7.B25;
    const register unsigned short int USB_DMACOUNT7_COUNT26 = 26;
    sbit  USB_DMACOUNT7_COUNT26_bit at USB0_DMACOUNT7.B26;
    const register unsigned short int USB_DMACOUNT7_COUNT27 = 27;
    sbit  USB_DMACOUNT7_COUNT27_bit at USB0_DMACOUNT7.B27;
    const register unsigned short int USB_DMACOUNT7_COUNT28 = 28;
    sbit  USB_DMACOUNT7_COUNT28_bit at USB0_DMACOUNT7.B28;
    const register unsigned short int USB_DMACOUNT7_COUNT29 = 29;
    sbit  USB_DMACOUNT7_COUNT29_bit at USB0_DMACOUNT7.B29;
    const register unsigned short int USB_DMACOUNT7_COUNT30 = 30;
    sbit  USB_DMACOUNT7_COUNT30_bit at USB0_DMACOUNT7.B30;
    const register unsigned short int USB_DMACOUNT7_COUNT31 = 31;
    sbit  USB_DMACOUNT7_COUNT31_bit at USB0_DMACOUNT7.B31;

sfr unsigned int   volatile USB0_RQPKTCOUNT1     absolute 0x40050304;
    const register unsigned short int USB_RQPKTCOUNT10 = 0;
    sbit  USB_RQPKTCOUNT10_bit at USB0_RQPKTCOUNT1.B0;
    const register unsigned short int USB_RQPKTCOUNT11 = 1;
    sbit  USB_RQPKTCOUNT11_bit at USB0_RQPKTCOUNT1.B1;
    const register unsigned short int USB_RQPKTCOUNT12 = 2;
    sbit  USB_RQPKTCOUNT12_bit at USB0_RQPKTCOUNT1.B2;
    const register unsigned short int USB_RQPKTCOUNT13 = 3;
    sbit  USB_RQPKTCOUNT13_bit at USB0_RQPKTCOUNT1.B3;
    const register unsigned short int USB_RQPKTCOUNT14 = 4;
    sbit  USB_RQPKTCOUNT14_bit at USB0_RQPKTCOUNT1.B4;
    const register unsigned short int USB_RQPKTCOUNT15 = 5;
    sbit  USB_RQPKTCOUNT15_bit at USB0_RQPKTCOUNT1.B5;
    const register unsigned short int USB_RQPKTCOUNT16 = 6;
    sbit  USB_RQPKTCOUNT16_bit at USB0_RQPKTCOUNT1.B6;
    const register unsigned short int USB_RQPKTCOUNT17 = 7;
    sbit  USB_RQPKTCOUNT17_bit at USB0_RQPKTCOUNT1.B7;
    const register unsigned short int USB_RQPKTCOUNT18 = 8;
    sbit  USB_RQPKTCOUNT18_bit at USB0_RQPKTCOUNT1.B8;
    const register unsigned short int USB_RQPKTCOUNT19 = 9;
    sbit  USB_RQPKTCOUNT19_bit at USB0_RQPKTCOUNT1.B9;
    const register unsigned short int USB_RQPKTCOUNT110 = 10;
    sbit  USB_RQPKTCOUNT110_bit at USB0_RQPKTCOUNT1.B10;
    const register unsigned short int USB_RQPKTCOUNT111 = 11;
    sbit  USB_RQPKTCOUNT111_bit at USB0_RQPKTCOUNT1.B11;
    const register unsigned short int USB_RQPKTCOUNT112 = 12;
    sbit  USB_RQPKTCOUNT112_bit at USB0_RQPKTCOUNT1.B12;
    const register unsigned short int USB_RQPKTCOUNT113 = 13;
    sbit  USB_RQPKTCOUNT113_bit at USB0_RQPKTCOUNT1.B13;
    const register unsigned short int USB_RQPKTCOUNT114 = 14;
    sbit  USB_RQPKTCOUNT114_bit at USB0_RQPKTCOUNT1.B14;
    const register unsigned short int USB_RQPKTCOUNT115 = 15;
    sbit  USB_RQPKTCOUNT115_bit at USB0_RQPKTCOUNT1.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT2     absolute 0x40050308;
    const register unsigned short int USB_RQPKTCOUNT20 = 0;
    sbit  USB_RQPKTCOUNT20_bit at USB0_RQPKTCOUNT2.B0;
    const register unsigned short int USB_RQPKTCOUNT21 = 1;
    sbit  USB_RQPKTCOUNT21_bit at USB0_RQPKTCOUNT2.B1;
    const register unsigned short int USB_RQPKTCOUNT22 = 2;
    sbit  USB_RQPKTCOUNT22_bit at USB0_RQPKTCOUNT2.B2;
    const register unsigned short int USB_RQPKTCOUNT23 = 3;
    sbit  USB_RQPKTCOUNT23_bit at USB0_RQPKTCOUNT2.B3;
    const register unsigned short int USB_RQPKTCOUNT24 = 4;
    sbit  USB_RQPKTCOUNT24_bit at USB0_RQPKTCOUNT2.B4;
    const register unsigned short int USB_RQPKTCOUNT25 = 5;
    sbit  USB_RQPKTCOUNT25_bit at USB0_RQPKTCOUNT2.B5;
    const register unsigned short int USB_RQPKTCOUNT26 = 6;
    sbit  USB_RQPKTCOUNT26_bit at USB0_RQPKTCOUNT2.B6;
    const register unsigned short int USB_RQPKTCOUNT27 = 7;
    sbit  USB_RQPKTCOUNT27_bit at USB0_RQPKTCOUNT2.B7;
    const register unsigned short int USB_RQPKTCOUNT28 = 8;
    sbit  USB_RQPKTCOUNT28_bit at USB0_RQPKTCOUNT2.B8;
    const register unsigned short int USB_RQPKTCOUNT29 = 9;
    sbit  USB_RQPKTCOUNT29_bit at USB0_RQPKTCOUNT2.B9;
    const register unsigned short int USB_RQPKTCOUNT210 = 10;
    sbit  USB_RQPKTCOUNT210_bit at USB0_RQPKTCOUNT2.B10;
    const register unsigned short int USB_RQPKTCOUNT211 = 11;
    sbit  USB_RQPKTCOUNT211_bit at USB0_RQPKTCOUNT2.B11;
    const register unsigned short int USB_RQPKTCOUNT212 = 12;
    sbit  USB_RQPKTCOUNT212_bit at USB0_RQPKTCOUNT2.B12;
    const register unsigned short int USB_RQPKTCOUNT213 = 13;
    sbit  USB_RQPKTCOUNT213_bit at USB0_RQPKTCOUNT2.B13;
    const register unsigned short int USB_RQPKTCOUNT214 = 14;
    sbit  USB_RQPKTCOUNT214_bit at USB0_RQPKTCOUNT2.B14;
    const register unsigned short int USB_RQPKTCOUNT215 = 15;
    sbit  USB_RQPKTCOUNT215_bit at USB0_RQPKTCOUNT2.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT3     absolute 0x4005030C;
    const register unsigned short int USB_RQPKTCOUNT30 = 0;
    sbit  USB_RQPKTCOUNT30_bit at USB0_RQPKTCOUNT3.B0;
    const register unsigned short int USB_RQPKTCOUNT31 = 1;
    sbit  USB_RQPKTCOUNT31_bit at USB0_RQPKTCOUNT3.B1;
    const register unsigned short int USB_RQPKTCOUNT32 = 2;
    sbit  USB_RQPKTCOUNT32_bit at USB0_RQPKTCOUNT3.B2;
    const register unsigned short int USB_RQPKTCOUNT33 = 3;
    sbit  USB_RQPKTCOUNT33_bit at USB0_RQPKTCOUNT3.B3;
    const register unsigned short int USB_RQPKTCOUNT34 = 4;
    sbit  USB_RQPKTCOUNT34_bit at USB0_RQPKTCOUNT3.B4;
    const register unsigned short int USB_RQPKTCOUNT35 = 5;
    sbit  USB_RQPKTCOUNT35_bit at USB0_RQPKTCOUNT3.B5;
    const register unsigned short int USB_RQPKTCOUNT36 = 6;
    sbit  USB_RQPKTCOUNT36_bit at USB0_RQPKTCOUNT3.B6;
    const register unsigned short int USB_RQPKTCOUNT37 = 7;
    sbit  USB_RQPKTCOUNT37_bit at USB0_RQPKTCOUNT3.B7;
    const register unsigned short int USB_RQPKTCOUNT38 = 8;
    sbit  USB_RQPKTCOUNT38_bit at USB0_RQPKTCOUNT3.B8;
    const register unsigned short int USB_RQPKTCOUNT39 = 9;
    sbit  USB_RQPKTCOUNT39_bit at USB0_RQPKTCOUNT3.B9;
    const register unsigned short int USB_RQPKTCOUNT310 = 10;
    sbit  USB_RQPKTCOUNT310_bit at USB0_RQPKTCOUNT3.B10;
    const register unsigned short int USB_RQPKTCOUNT311 = 11;
    sbit  USB_RQPKTCOUNT311_bit at USB0_RQPKTCOUNT3.B11;
    const register unsigned short int USB_RQPKTCOUNT312 = 12;
    sbit  USB_RQPKTCOUNT312_bit at USB0_RQPKTCOUNT3.B12;
    const register unsigned short int USB_RQPKTCOUNT313 = 13;
    sbit  USB_RQPKTCOUNT313_bit at USB0_RQPKTCOUNT3.B13;
    const register unsigned short int USB_RQPKTCOUNT314 = 14;
    sbit  USB_RQPKTCOUNT314_bit at USB0_RQPKTCOUNT3.B14;
    const register unsigned short int USB_RQPKTCOUNT315 = 15;
    sbit  USB_RQPKTCOUNT315_bit at USB0_RQPKTCOUNT3.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT4     absolute 0x40050310;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT0 = 0;
    sbit  USB_RQPKTCOUNT4_COUNT0_bit at USB0_RQPKTCOUNT4.B0;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT1 = 1;
    sbit  USB_RQPKTCOUNT4_COUNT1_bit at USB0_RQPKTCOUNT4.B1;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT2 = 2;
    sbit  USB_RQPKTCOUNT4_COUNT2_bit at USB0_RQPKTCOUNT4.B2;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT3 = 3;
    sbit  USB_RQPKTCOUNT4_COUNT3_bit at USB0_RQPKTCOUNT4.B3;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT4 = 4;
    sbit  USB_RQPKTCOUNT4_COUNT4_bit at USB0_RQPKTCOUNT4.B4;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT5 = 5;
    sbit  USB_RQPKTCOUNT4_COUNT5_bit at USB0_RQPKTCOUNT4.B5;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT6 = 6;
    sbit  USB_RQPKTCOUNT4_COUNT6_bit at USB0_RQPKTCOUNT4.B6;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT7 = 7;
    sbit  USB_RQPKTCOUNT4_COUNT7_bit at USB0_RQPKTCOUNT4.B7;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT8 = 8;
    sbit  USB_RQPKTCOUNT4_COUNT8_bit at USB0_RQPKTCOUNT4.B8;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT9 = 9;
    sbit  USB_RQPKTCOUNT4_COUNT9_bit at USB0_RQPKTCOUNT4.B9;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT10 = 10;
    sbit  USB_RQPKTCOUNT4_COUNT10_bit at USB0_RQPKTCOUNT4.B10;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT11 = 11;
    sbit  USB_RQPKTCOUNT4_COUNT11_bit at USB0_RQPKTCOUNT4.B11;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT12 = 12;
    sbit  USB_RQPKTCOUNT4_COUNT12_bit at USB0_RQPKTCOUNT4.B12;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT13 = 13;
    sbit  USB_RQPKTCOUNT4_COUNT13_bit at USB0_RQPKTCOUNT4.B13;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT14 = 14;
    sbit  USB_RQPKTCOUNT4_COUNT14_bit at USB0_RQPKTCOUNT4.B14;
    const register unsigned short int USB_RQPKTCOUNT4_COUNT15 = 15;
    sbit  USB_RQPKTCOUNT4_COUNT15_bit at USB0_RQPKTCOUNT4.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT5     absolute 0x40050314;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT0 = 0;
    sbit  USB_RQPKTCOUNT5_COUNT0_bit at USB0_RQPKTCOUNT5.B0;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT1 = 1;
    sbit  USB_RQPKTCOUNT5_COUNT1_bit at USB0_RQPKTCOUNT5.B1;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT2 = 2;
    sbit  USB_RQPKTCOUNT5_COUNT2_bit at USB0_RQPKTCOUNT5.B2;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT3 = 3;
    sbit  USB_RQPKTCOUNT5_COUNT3_bit at USB0_RQPKTCOUNT5.B3;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT4 = 4;
    sbit  USB_RQPKTCOUNT5_COUNT4_bit at USB0_RQPKTCOUNT5.B4;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT5 = 5;
    sbit  USB_RQPKTCOUNT5_COUNT5_bit at USB0_RQPKTCOUNT5.B5;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT6 = 6;
    sbit  USB_RQPKTCOUNT5_COUNT6_bit at USB0_RQPKTCOUNT5.B6;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT7 = 7;
    sbit  USB_RQPKTCOUNT5_COUNT7_bit at USB0_RQPKTCOUNT5.B7;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT8 = 8;
    sbit  USB_RQPKTCOUNT5_COUNT8_bit at USB0_RQPKTCOUNT5.B8;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT9 = 9;
    sbit  USB_RQPKTCOUNT5_COUNT9_bit at USB0_RQPKTCOUNT5.B9;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT10 = 10;
    sbit  USB_RQPKTCOUNT5_COUNT10_bit at USB0_RQPKTCOUNT5.B10;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT11 = 11;
    sbit  USB_RQPKTCOUNT5_COUNT11_bit at USB0_RQPKTCOUNT5.B11;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT12 = 12;
    sbit  USB_RQPKTCOUNT5_COUNT12_bit at USB0_RQPKTCOUNT5.B12;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT13 = 13;
    sbit  USB_RQPKTCOUNT5_COUNT13_bit at USB0_RQPKTCOUNT5.B13;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT14 = 14;
    sbit  USB_RQPKTCOUNT5_COUNT14_bit at USB0_RQPKTCOUNT5.B14;
    const register unsigned short int USB_RQPKTCOUNT5_COUNT15 = 15;
    sbit  USB_RQPKTCOUNT5_COUNT15_bit at USB0_RQPKTCOUNT5.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT6     absolute 0x40050318;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT0 = 0;
    sbit  USB_RQPKTCOUNT6_COUNT0_bit at USB0_RQPKTCOUNT6.B0;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT1 = 1;
    sbit  USB_RQPKTCOUNT6_COUNT1_bit at USB0_RQPKTCOUNT6.B1;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT2 = 2;
    sbit  USB_RQPKTCOUNT6_COUNT2_bit at USB0_RQPKTCOUNT6.B2;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT3 = 3;
    sbit  USB_RQPKTCOUNT6_COUNT3_bit at USB0_RQPKTCOUNT6.B3;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT4 = 4;
    sbit  USB_RQPKTCOUNT6_COUNT4_bit at USB0_RQPKTCOUNT6.B4;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT5 = 5;
    sbit  USB_RQPKTCOUNT6_COUNT5_bit at USB0_RQPKTCOUNT6.B5;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT6 = 6;
    sbit  USB_RQPKTCOUNT6_COUNT6_bit at USB0_RQPKTCOUNT6.B6;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT7 = 7;
    sbit  USB_RQPKTCOUNT6_COUNT7_bit at USB0_RQPKTCOUNT6.B7;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT8 = 8;
    sbit  USB_RQPKTCOUNT6_COUNT8_bit at USB0_RQPKTCOUNT6.B8;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT9 = 9;
    sbit  USB_RQPKTCOUNT6_COUNT9_bit at USB0_RQPKTCOUNT6.B9;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT10 = 10;
    sbit  USB_RQPKTCOUNT6_COUNT10_bit at USB0_RQPKTCOUNT6.B10;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT11 = 11;
    sbit  USB_RQPKTCOUNT6_COUNT11_bit at USB0_RQPKTCOUNT6.B11;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT12 = 12;
    sbit  USB_RQPKTCOUNT6_COUNT12_bit at USB0_RQPKTCOUNT6.B12;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT13 = 13;
    sbit  USB_RQPKTCOUNT6_COUNT13_bit at USB0_RQPKTCOUNT6.B13;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT14 = 14;
    sbit  USB_RQPKTCOUNT6_COUNT14_bit at USB0_RQPKTCOUNT6.B14;
    const register unsigned short int USB_RQPKTCOUNT6_COUNT15 = 15;
    sbit  USB_RQPKTCOUNT6_COUNT15_bit at USB0_RQPKTCOUNT6.B15;

sfr unsigned int   volatile USB0_RQPKTCOUNT7     absolute 0x4005031C;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT0 = 0;
    sbit  USB_RQPKTCOUNT7_COUNT0_bit at USB0_RQPKTCOUNT7.B0;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT1 = 1;
    sbit  USB_RQPKTCOUNT7_COUNT1_bit at USB0_RQPKTCOUNT7.B1;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT2 = 2;
    sbit  USB_RQPKTCOUNT7_COUNT2_bit at USB0_RQPKTCOUNT7.B2;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT3 = 3;
    sbit  USB_RQPKTCOUNT7_COUNT3_bit at USB0_RQPKTCOUNT7.B3;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT4 = 4;
    sbit  USB_RQPKTCOUNT7_COUNT4_bit at USB0_RQPKTCOUNT7.B4;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT5 = 5;
    sbit  USB_RQPKTCOUNT7_COUNT5_bit at USB0_RQPKTCOUNT7.B5;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT6 = 6;
    sbit  USB_RQPKTCOUNT7_COUNT6_bit at USB0_RQPKTCOUNT7.B6;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT7 = 7;
    sbit  USB_RQPKTCOUNT7_COUNT7_bit at USB0_RQPKTCOUNT7.B7;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT8 = 8;
    sbit  USB_RQPKTCOUNT7_COUNT8_bit at USB0_RQPKTCOUNT7.B8;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT9 = 9;
    sbit  USB_RQPKTCOUNT7_COUNT9_bit at USB0_RQPKTCOUNT7.B9;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT10 = 10;
    sbit  USB_RQPKTCOUNT7_COUNT10_bit at USB0_RQPKTCOUNT7.B10;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT11 = 11;
    sbit  USB_RQPKTCOUNT7_COUNT11_bit at USB0_RQPKTCOUNT7.B11;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT12 = 12;
    sbit  USB_RQPKTCOUNT7_COUNT12_bit at USB0_RQPKTCOUNT7.B12;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT13 = 13;
    sbit  USB_RQPKTCOUNT7_COUNT13_bit at USB0_RQPKTCOUNT7.B13;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT14 = 14;
    sbit  USB_RQPKTCOUNT7_COUNT14_bit at USB0_RQPKTCOUNT7.B14;
    const register unsigned short int USB_RQPKTCOUNT7_COUNT15 = 15;
    sbit  USB_RQPKTCOUNT7_COUNT15_bit at USB0_RQPKTCOUNT7.B15;

sfr unsigned int   volatile USB0_RXDPKTBUFDIS    absolute 0x40050340;
    const register unsigned short int USB_RXDPKTBUFDIS_EP1 = 1;
    sbit  USB_RXDPKTBUFDIS_EP1_bit at USB0_RXDPKTBUFDIS.B1;
    const register unsigned short int USB_RXDPKTBUFDIS_EP2 = 2;
    sbit  USB_RXDPKTBUFDIS_EP2_bit at USB0_RXDPKTBUFDIS.B2;
    const register unsigned short int USB_RXDPKTBUFDIS_EP3 = 3;
    sbit  USB_RXDPKTBUFDIS_EP3_bit at USB0_RXDPKTBUFDIS.B3;
    const register unsigned short int USB_RXDPKTBUFDIS_EP4 = 4;
    sbit  USB_RXDPKTBUFDIS_EP4_bit at USB0_RXDPKTBUFDIS.B4;
    const register unsigned short int USB_RXDPKTBUFDIS_EP5 = 5;
    sbit  USB_RXDPKTBUFDIS_EP5_bit at USB0_RXDPKTBUFDIS.B5;
    const register unsigned short int USB_RXDPKTBUFDIS_EP6 = 6;
    sbit  USB_RXDPKTBUFDIS_EP6_bit at USB0_RXDPKTBUFDIS.B6;
    const register unsigned short int USB_RXDPKTBUFDIS_EP7 = 7;
    sbit  USB_RXDPKTBUFDIS_EP7_bit at USB0_RXDPKTBUFDIS.B7;

sfr unsigned int   volatile USB0_TXDPKTBUFDIS    absolute 0x40050342;
    const register unsigned short int USB_TXDPKTBUFDIS_EP1 = 1;
    sbit  USB_TXDPKTBUFDIS_EP1_bit at USB0_TXDPKTBUFDIS.B1;
    const register unsigned short int USB_TXDPKTBUFDIS_EP2 = 2;
    sbit  USB_TXDPKTBUFDIS_EP2_bit at USB0_TXDPKTBUFDIS.B2;
    const register unsigned short int USB_TXDPKTBUFDIS_EP3 = 3;
    sbit  USB_TXDPKTBUFDIS_EP3_bit at USB0_TXDPKTBUFDIS.B3;
    const register unsigned short int USB_TXDPKTBUFDIS_EP4 = 4;
    sbit  USB_TXDPKTBUFDIS_EP4_bit at USB0_TXDPKTBUFDIS.B4;
    const register unsigned short int USB_TXDPKTBUFDIS_EP5 = 5;
    sbit  USB_TXDPKTBUFDIS_EP5_bit at USB0_TXDPKTBUFDIS.B5;
    const register unsigned short int USB_TXDPKTBUFDIS_EP6 = 6;
    sbit  USB_TXDPKTBUFDIS_EP6_bit at USB0_TXDPKTBUFDIS.B6;
    const register unsigned short int USB_TXDPKTBUFDIS_EP7 = 7;
    sbit  USB_TXDPKTBUFDIS_EP7_bit at USB0_TXDPKTBUFDIS.B7;

sfr unsigned int   volatile USB0_CTO             absolute 0x40050344;
    const register unsigned short int USB_CTO_CCTV0 = 0;
    sbit  USB_CTO_CCTV0_bit at USB0_CTO.B0;
    const register unsigned short int USB_CTO_CCTV1 = 1;
    sbit  USB_CTO_CCTV1_bit at USB0_CTO.B1;
    const register unsigned short int USB_CTO_CCTV2 = 2;
    sbit  USB_CTO_CCTV2_bit at USB0_CTO.B2;
    const register unsigned short int USB_CTO_CCTV3 = 3;
    sbit  USB_CTO_CCTV3_bit at USB0_CTO.B3;
    const register unsigned short int USB_CTO_CCTV4 = 4;
    sbit  USB_CTO_CCTV4_bit at USB0_CTO.B4;
    const register unsigned short int USB_CTO_CCTV5 = 5;
    sbit  USB_CTO_CCTV5_bit at USB0_CTO.B5;
    const register unsigned short int USB_CTO_CCTV6 = 6;
    sbit  USB_CTO_CCTV6_bit at USB0_CTO.B6;
    const register unsigned short int USB_CTO_CCTV7 = 7;
    sbit  USB_CTO_CCTV7_bit at USB0_CTO.B7;
    const register unsigned short int USB_CTO_CCTV8 = 8;
    sbit  USB_CTO_CCTV8_bit at USB0_CTO.B8;
    const register unsigned short int USB_CTO_CCTV9 = 9;
    sbit  USB_CTO_CCTV9_bit at USB0_CTO.B9;
    const register unsigned short int USB_CTO_CCTV10 = 10;
    sbit  USB_CTO_CCTV10_bit at USB0_CTO.B10;
    const register unsigned short int USB_CTO_CCTV11 = 11;
    sbit  USB_CTO_CCTV11_bit at USB0_CTO.B11;
    const register unsigned short int USB_CTO_CCTV12 = 12;
    sbit  USB_CTO_CCTV12_bit at USB0_CTO.B12;
    const register unsigned short int USB_CTO_CCTV13 = 13;
    sbit  USB_CTO_CCTV13_bit at USB0_CTO.B13;
    const register unsigned short int USB_CTO_CCTV14 = 14;
    sbit  USB_CTO_CCTV14_bit at USB0_CTO.B14;
    const register unsigned short int USB_CTO_CCTV15 = 15;
    sbit  USB_CTO_CCTV15_bit at USB0_CTO.B15;

sfr unsigned int   volatile USB0_HHSRTN          absolute 0x40050346;
    const register unsigned short int USB_HHSRTN_HHSRTN0 = 0;
    sbit  USB_HHSRTN_HHSRTN0_bit at USB0_HHSRTN.B0;
    const register unsigned short int USB_HHSRTN_HHSRTN1 = 1;
    sbit  USB_HHSRTN_HHSRTN1_bit at USB0_HHSRTN.B1;
    const register unsigned short int USB_HHSRTN_HHSRTN2 = 2;
    sbit  USB_HHSRTN_HHSRTN2_bit at USB0_HHSRTN.B2;
    const register unsigned short int USB_HHSRTN_HHSRTN3 = 3;
    sbit  USB_HHSRTN_HHSRTN3_bit at USB0_HHSRTN.B3;
    const register unsigned short int USB_HHSRTN_HHSRTN4 = 4;
    sbit  USB_HHSRTN_HHSRTN4_bit at USB0_HHSRTN.B4;
    const register unsigned short int USB_HHSRTN_HHSRTN5 = 5;
    sbit  USB_HHSRTN_HHSRTN5_bit at USB0_HHSRTN.B5;
    const register unsigned short int USB_HHSRTN_HHSRTN6 = 6;
    sbit  USB_HHSRTN_HHSRTN6_bit at USB0_HHSRTN.B6;
    const register unsigned short int USB_HHSRTN_HHSRTN7 = 7;
    sbit  USB_HHSRTN_HHSRTN7_bit at USB0_HHSRTN.B7;
    const register unsigned short int USB_HHSRTN_HHSRTN8 = 8;
    sbit  USB_HHSRTN_HHSRTN8_bit at USB0_HHSRTN.B8;
    const register unsigned short int USB_HHSRTN_HHSRTN9 = 9;
    sbit  USB_HHSRTN_HHSRTN9_bit at USB0_HHSRTN.B9;
    const register unsigned short int USB_HHSRTN_HHSRTN10 = 10;
    sbit  USB_HHSRTN_HHSRTN10_bit at USB0_HHSRTN.B10;
    const register unsigned short int USB_HHSRTN_HHSRTN11 = 11;
    sbit  USB_HHSRTN_HHSRTN11_bit at USB0_HHSRTN.B11;
    const register unsigned short int USB_HHSRTN_HHSRTN12 = 12;
    sbit  USB_HHSRTN_HHSRTN12_bit at USB0_HHSRTN.B12;
    const register unsigned short int USB_HHSRTN_HHSRTN13 = 13;
    sbit  USB_HHSRTN_HHSRTN13_bit at USB0_HHSRTN.B13;
    const register unsigned short int USB_HHSRTN_HHSRTN14 = 14;
    sbit  USB_HHSRTN_HHSRTN14_bit at USB0_HHSRTN.B14;
    const register unsigned short int USB_HHSRTN_HHSRTN15 = 15;
    sbit  USB_HHSRTN_HHSRTN15_bit at USB0_HHSRTN.B15;

sfr unsigned int   volatile USB0_HSBT            absolute 0x40050348;
    const register unsigned short int USB_HSBT_HSBT0 = 0;
    sbit  USB_HSBT_HSBT0_bit at USB0_HSBT.B0;
    const register unsigned short int USB_HSBT_HSBT1 = 1;
    sbit  USB_HSBT_HSBT1_bit at USB0_HSBT.B1;
    const register unsigned short int USB_HSBT_HSBT2 = 2;
    sbit  USB_HSBT_HSBT2_bit at USB0_HSBT.B2;
    const register unsigned short int USB_HSBT_HSBT3 = 3;
    sbit  USB_HSBT_HSBT3_bit at USB0_HSBT.B3;

sfr unsigned int   volatile USB0_LPMATTR         absolute 0x40050360;
    const register unsigned short int USB_LPMATTR_LS0 = 0;
    sbit  USB_LPMATTR_LS0_bit at USB0_LPMATTR.B0;
    const register unsigned short int USB_LPMATTR_LS1 = 1;
    sbit  USB_LPMATTR_LS1_bit at USB0_LPMATTR.B1;
    const register unsigned short int USB_LPMATTR_LS2 = 2;
    sbit  USB_LPMATTR_LS2_bit at USB0_LPMATTR.B2;
    const register unsigned short int USB_LPMATTR_LS3 = 3;
    sbit  USB_LPMATTR_LS3_bit at USB0_LPMATTR.B3;
    const register unsigned short int USB_LPMATTR_HIRD4 = 4;
    sbit  USB_LPMATTR_HIRD4_bit at USB0_LPMATTR.B4;
    const register unsigned short int USB_LPMATTR_HIRD5 = 5;
    sbit  USB_LPMATTR_HIRD5_bit at USB0_LPMATTR.B5;
    const register unsigned short int USB_LPMATTR_HIRD6 = 6;
    sbit  USB_LPMATTR_HIRD6_bit at USB0_LPMATTR.B6;
    const register unsigned short int USB_LPMATTR_HIRD7 = 7;
    sbit  USB_LPMATTR_HIRD7_bit at USB0_LPMATTR.B7;
    const register unsigned short int USB_LPMATTR_RMTWAK = 8;
    sbit  USB_LPMATTR_RMTWAK_bit at USB0_LPMATTR.B8;
    const register unsigned short int USB_LPMATTR_ENDPT12 = 12;
    sbit  USB_LPMATTR_ENDPT12_bit at USB0_LPMATTR.B12;
    const register unsigned short int USB_LPMATTR_ENDPT13 = 13;
    sbit  USB_LPMATTR_ENDPT13_bit at USB0_LPMATTR.B13;
    const register unsigned short int USB_LPMATTR_ENDPT14 = 14;
    sbit  USB_LPMATTR_ENDPT14_bit at USB0_LPMATTR.B14;
    const register unsigned short int USB_LPMATTR_ENDPT15 = 15;
    sbit  USB_LPMATTR_ENDPT15_bit at USB0_LPMATTR.B15;

sfr unsigned short   volatile USB0_LPMCNTRL        absolute 0x40050362;
    const register unsigned short int USB_LPMCNTRL_TXLPM = 0;
    sbit  USB_LPMCNTRL_TXLPM_bit at USB0_LPMCNTRL.B0;
    const register unsigned short int USB_LPMCNTRL_RES = 1;
    sbit  USB_LPMCNTRL_RES_bit at USB0_LPMCNTRL.B1;
    const register unsigned short int USB_LPMCNTRL_EN2 = 2;
    sbit  USB_LPMCNTRL_EN2_bit at USB0_LPMCNTRL.B2;
    const register unsigned short int USB_LPMCNTRL_EN3 = 3;
    sbit  USB_LPMCNTRL_EN3_bit at USB0_LPMCNTRL.B3;
    const register unsigned short int USB_LPMCNTRL_NAK = 4;
    sbit  USB_LPMCNTRL_NAK_bit at USB0_LPMCNTRL.B4;

sfr unsigned short   volatile USB0_LPMIM           absolute 0x40050363;
    const register unsigned short int USB_LPMIM_STALL = 0;
    sbit  USB_LPMIM_STALL_bit at USB0_LPMIM.B0;
    const register unsigned short int USB_LPMIM_NY = 1;
    sbit  USB_LPMIM_NY_bit at USB0_LPMIM.B1;
    const register unsigned short int USB_LPMIM_ACK = 2;
    sbit  USB_LPMIM_ACK_bit at USB0_LPMIM.B2;
    const register unsigned short int USB_LPMIM_NC = 3;
    sbit  USB_LPMIM_NC_bit at USB0_LPMIM.B3;
    const register unsigned short int USB_LPMIM_RES = 4;
    sbit  USB_LPMIM_RES_bit at USB0_LPMIM.B4;
    const register unsigned short int USB_LPMIM_ERR = 5;
    sbit  USB_LPMIM_ERR_bit at USB0_LPMIM.B5;

sfr unsigned short   volatile USB0_LPMRIS          absolute 0x40050364;
    const register unsigned short int USB_LPMRIS_LPMST = 0;
    sbit  USB_LPMRIS_LPMST_bit at USB0_LPMRIS.B0;
    const register unsigned short int USB_LPMRIS_NY = 1;
    sbit  USB_LPMRIS_NY_bit at USB0_LPMRIS.B1;
    const register unsigned short int USB_LPMRIS_ACK = 2;
    sbit  USB_LPMRIS_ACK_bit at USB0_LPMRIS.B2;
    const register unsigned short int USB_LPMRIS_NC = 3;
    sbit  USB_LPMRIS_NC_bit at USB0_LPMRIS.B3;
    const register unsigned short int USB_LPMRIS_RES = 4;
    sbit  USB_LPMRIS_RES_bit at USB0_LPMRIS.B4;
    const register unsigned short int USB_LPMRIS_ERR = 5;
    sbit  USB_LPMRIS_ERR_bit at USB0_LPMRIS.B5;

sfr unsigned short   volatile USB0_LPMFADDR        absolute 0x40050365;
    const register unsigned short int USB_LPMFADDR_ADDR0 = 0;
    sbit  USB_LPMFADDR_ADDR0_bit at USB0_LPMFADDR.B0;
    const register unsigned short int USB_LPMFADDR_ADDR1 = 1;
    sbit  USB_LPMFADDR_ADDR1_bit at USB0_LPMFADDR.B1;
    const register unsigned short int USB_LPMFADDR_ADDR2 = 2;
    sbit  USB_LPMFADDR_ADDR2_bit at USB0_LPMFADDR.B2;
    const register unsigned short int USB_LPMFADDR_ADDR3 = 3;
    sbit  USB_LPMFADDR_ADDR3_bit at USB0_LPMFADDR.B3;
    const register unsigned short int USB_LPMFADDR_ADDR4 = 4;
    sbit  USB_LPMFADDR_ADDR4_bit at USB0_LPMFADDR.B4;
    const register unsigned short int USB_LPMFADDR_ADDR5 = 5;
    sbit  USB_LPMFADDR_ADDR5_bit at USB0_LPMFADDR.B5;
    const register unsigned short int USB_LPMFADDR_ADDR6 = 6;
    sbit  USB_LPMFADDR_ADDR6_bit at USB0_LPMFADDR.B6;

sfr unsigned long   volatile USB0_EPC             absolute 0x40050400;
    const register unsigned short int USB_EPC_EPEN0 = 0;
    sbit  USB_EPC_EPEN0_bit at USB0_EPC.B0;
    const register unsigned short int USB_EPC_EPEN1 = 1;
    sbit  USB_EPC_EPEN1_bit at USB0_EPC.B1;
    const register unsigned short int USB_EPC_EPENDE = 2;
    sbit  USB_EPC_EPENDE_bit at USB0_EPC.B2;
    const register unsigned short int USB_EPC_PFLTEN = 4;
    sbit  USB_EPC_PFLTEN_bit at USB0_EPC.B4;
    const register unsigned short int USB_EPC_PFLTSEN_HIGH = 5;
    sbit  USB_EPC_PFLTSEN_HIGH_bit at USB0_EPC.B5;
    const register unsigned short int USB_EPC_PFLTAEN = 6;
    sbit  USB_EPC_PFLTAEN_bit at USB0_EPC.B6;
    const register unsigned short int USB_EPC_PFLTACT8 = 8;
    sbit  USB_EPC_PFLTACT8_bit at USB0_EPC.B8;
    const register unsigned short int USB_EPC_PFLTACT9 = 9;
    sbit  USB_EPC_PFLTACT9_bit at USB0_EPC.B9;

sfr unsigned long   volatile USB0_EPCRIS          absolute 0x40050404;
    const register unsigned short int USB_EPCRIS_PF = 0;
    sbit  USB_EPCRIS_PF_bit at USB0_EPCRIS.B0;

sfr unsigned long   volatile USB0_EPCIM           absolute 0x40050408;
    const register unsigned short int USB_EPCIM_PF = 0;
    sbit  USB_EPCIM_PF_bit at USB0_EPCIM.B0;

sfr unsigned long   volatile USB0_EPCISC          absolute 0x4005040C;
    const register unsigned short int USB_EPCISC_PF = 0;
    sbit  USB_EPCISC_PF_bit at USB0_EPCISC.B0;

sfr unsigned long   volatile USB0_DRRIS           absolute 0x40050410;
    const register unsigned short int USB_DRRIS_RESUME = 0;
    sbit  USB_DRRIS_RESUME_bit at USB0_DRRIS.B0;

sfr unsigned long   volatile USB0_DRIM            absolute 0x40050414;
    const register unsigned short int USB_DRIM_RESUME = 0;
    sbit  USB_DRIM_RESUME_bit at USB0_DRIM.B0;

sfr unsigned long   volatile USB0_DRISC           absolute 0x40050418;
    const register unsigned short int USB_DRISC_RESUME = 0;
    sbit  USB_DRISC_RESUME_bit at USB0_DRISC.B0;

sfr unsigned long   volatile USB0_GPCS            absolute 0x4005041C;
    const register unsigned short int USB_GPCS_DEVMOD0 = 0;
    sbit  USB_GPCS_DEVMOD0_bit at USB0_GPCS.B0;
    const register unsigned short int USB_GPCS_DEVMOD1 = 1;
    sbit  USB_GPCS_DEVMOD1_bit at USB0_GPCS.B1;
    const register unsigned short int USB_GPCS_DEVMOD2 = 2;
    sbit  USB_GPCS_DEVMOD2_bit at USB0_GPCS.B2;

sfr unsigned long   volatile USB0_VDC             absolute 0x40050430;
    const register unsigned short int USB_VDC_VBDEN = 0;
    sbit  USB_VDC_VBDEN_bit at USB0_VDC.B0;

sfr unsigned long   volatile USB0_VDCRIS          absolute 0x40050434;
    const register unsigned short int USB_VDCRIS_VD = 0;
    sbit  USB_VDCRIS_VD_bit at USB0_VDCRIS.B0;

sfr unsigned long   volatile USB0_VDCIM           absolute 0x40050438;
    const register unsigned short int USB_VDCIM_VD = 0;
    sbit  USB_VDCIM_VD_bit at USB0_VDCIM.B0;

sfr unsigned long   volatile USB0_VDCISC          absolute 0x4005043C;
    const register unsigned short int USB_VDCISC_VD = 0;
    sbit  USB_VDCISC_VD_bit at USB0_VDCISC.B0;

sfr unsigned long   volatile USB0_PP              absolute 0x40050FC0;
    const register unsigned short int USB_PP_TYPE0 = 0;
    sbit  USB_PP_TYPE0_bit at USB0_PP.B0;
    const register unsigned short int USB_PP_TYPE1 = 1;
    sbit  USB_PP_TYPE1_bit at USB0_PP.B1;
    const register unsigned short int USB_PP_TYPE2 = 2;
    sbit  USB_PP_TYPE2_bit at USB0_PP.B2;
    const register unsigned short int USB_PP_TYPE3 = 3;
    sbit  USB_PP_TYPE3_bit at USB0_PP.B3;
    const register unsigned short int USB_PP_PHY = 4;
    sbit  USB_PP_PHY_bit at USB0_PP.B4;
    const register unsigned short int USB_PP_ULPI = 5;
    sbit  USB_PP_ULPI_bit at USB0_PP.B5;
    const register unsigned short int USB_PP_USB6 = 6;
    sbit  USB_PP_USB6_bit at USB0_PP.B6;
    const register unsigned short int USB_PP_USB7 = 7;
    sbit  USB_PP_USB7_bit at USB0_PP.B7;
    const register unsigned short int USB_PP_ECNT8 = 8;
    sbit  USB_PP_ECNT8_bit at USB0_PP.B8;
    const register unsigned short int USB_PP_ECNT9 = 9;
    sbit  USB_PP_ECNT9_bit at USB0_PP.B9;
    const register unsigned short int USB_PP_ECNT10 = 10;
    sbit  USB_PP_ECNT10_bit at USB0_PP.B10;
    const register unsigned short int USB_PP_ECNT11 = 11;
    sbit  USB_PP_ECNT11_bit at USB0_PP.B11;
    const register unsigned short int USB_PP_ECNT12 = 12;
    sbit  USB_PP_ECNT12_bit at USB0_PP.B12;
    const register unsigned short int USB_PP_ECNT13 = 13;
    sbit  USB_PP_ECNT13_bit at USB0_PP.B13;
    const register unsigned short int USB_PP_ECNT14 = 14;
    sbit  USB_PP_ECNT14_bit at USB0_PP.B14;
    const register unsigned short int USB_PP_ECNT15 = 15;
    sbit  USB_PP_ECNT15_bit at USB0_PP.B15;

sfr unsigned long   volatile USB0_PC              absolute 0x40050FC4;
    const register unsigned short int USB_PC_ULPIEN = 16;
    sbit  USB_PC_ULPIEN_bit at USB0_PC.B16;

sfr unsigned long   volatile USB0_CC              absolute 0x40050FC8;
    const register unsigned short int USB_CC_CLKDIV0 = 0;
    sbit  USB_CC_CLKDIV0_bit at USB0_CC.B0;
    const register unsigned short int USB_CC_CLKDIV1 = 1;
    sbit  USB_CC_CLKDIV1_bit at USB0_CC.B1;
    const register unsigned short int USB_CC_CLKDIV2 = 2;
    sbit  USB_CC_CLKDIV2_bit at USB0_CC.B2;
    const register unsigned short int USB_CC_CLKDIV3 = 3;
    sbit  USB_CC_CLKDIV3_bit at USB0_CC.B3;
    const register unsigned short int USB_CC_CSD = 8;
    sbit  USB_CC_CSD_bit at USB0_CC.B8;
    const register unsigned short int USB_CC_CLKEN = 9;
    sbit  USB_CC_CLKEN_bit at USB0_CC.B9;

sfr unsigned long   volatile GPIO_PORTA_AHB       absolute 0x40058000;
sfr unsigned long   volatile GPIO_PORTA_AHB_DATA_BITS absolute 0x40058000;
sfr unsigned long   volatile GPIO_PORTA_AHB_DATA  absolute 0x400583FC;
    const register unsigned short int GPIO_PORTA_AHB_DATA0 = 0;
    sbit  GPIO_PORTA_AHB_DATA0_bit at GPIO_PORTA_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTA_AHB_DATA1 = 1;
    sbit  GPIO_PORTA_AHB_DATA1_bit at GPIO_PORTA_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTA_AHB_DATA2 = 2;
    sbit  GPIO_PORTA_AHB_DATA2_bit at GPIO_PORTA_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTA_AHB_DATA3 = 3;
    sbit  GPIO_PORTA_AHB_DATA3_bit at GPIO_PORTA_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTA_AHB_DATA4 = 4;
    sbit  GPIO_PORTA_AHB_DATA4_bit at GPIO_PORTA_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTA_AHB_DATA5 = 5;
    sbit  GPIO_PORTA_AHB_DATA5_bit at GPIO_PORTA_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTA_AHB_DATA6 = 6;
    sbit  GPIO_PORTA_AHB_DATA6_bit at GPIO_PORTA_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTA_AHB_DATA7 = 7;
    sbit  GPIO_PORTA_AHB_DATA7_bit at GPIO_PORTA_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_DIR   absolute 0x40058400;
    const register unsigned short int GPIO_PORTA_AHB_DIR0 = 0;
    sbit  GPIO_PORTA_AHB_DIR0_bit at GPIO_PORTA_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTA_AHB_DIR1 = 1;
    sbit  GPIO_PORTA_AHB_DIR1_bit at GPIO_PORTA_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTA_AHB_DIR2 = 2;
    sbit  GPIO_PORTA_AHB_DIR2_bit at GPIO_PORTA_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTA_AHB_DIR3 = 3;
    sbit  GPIO_PORTA_AHB_DIR3_bit at GPIO_PORTA_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTA_AHB_DIR4 = 4;
    sbit  GPIO_PORTA_AHB_DIR4_bit at GPIO_PORTA_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTA_AHB_DIR5 = 5;
    sbit  GPIO_PORTA_AHB_DIR5_bit at GPIO_PORTA_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTA_AHB_DIR6 = 6;
    sbit  GPIO_PORTA_AHB_DIR6_bit at GPIO_PORTA_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTA_AHB_DIR7 = 7;
    sbit  GPIO_PORTA_AHB_DIR7_bit at GPIO_PORTA_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_IS    absolute 0x40058404;
sfr unsigned long   volatile GPIO_PORTA_AHB_IBE   absolute 0x40058408;
sfr unsigned long   volatile GPIO_PORTA_AHB_IEV   absolute 0x4005840C;
sfr unsigned long   volatile GPIO_PORTA_AHB_IM    absolute 0x40058410;
    const register unsigned short int GPIO_IM_GPIO0 = 0;
    sbit  GPIO_IM_GPIO0_bit at GPIO_PORTA_AHB_IM.B0;
    const register unsigned short int GPIO_IM_GPIO1 = 1;
    sbit  GPIO_IM_GPIO1_bit at GPIO_PORTA_AHB_IM.B1;
    const register unsigned short int GPIO_IM_GPIO2 = 2;
    sbit  GPIO_IM_GPIO2_bit at GPIO_PORTA_AHB_IM.B2;
    const register unsigned short int GPIO_IM_GPIO3 = 3;
    sbit  GPIO_IM_GPIO3_bit at GPIO_PORTA_AHB_IM.B3;
    const register unsigned short int GPIO_IM_GPIO4 = 4;
    sbit  GPIO_IM_GPIO4_bit at GPIO_PORTA_AHB_IM.B4;
    const register unsigned short int GPIO_IM_GPIO5 = 5;
    sbit  GPIO_IM_GPIO5_bit at GPIO_PORTA_AHB_IM.B5;
    const register unsigned short int GPIO_IM_GPIO6 = 6;
    sbit  GPIO_IM_GPIO6_bit at GPIO_PORTA_AHB_IM.B6;
    const register unsigned short int GPIO_IM_GPIO7 = 7;
    sbit  GPIO_IM_GPIO7_bit at GPIO_PORTA_AHB_IM.B7;
    const register unsigned short int GPIO_IM_DMAIME = 8;
    sbit  GPIO_IM_DMAIME_bit at GPIO_PORTA_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTA_AHB_RIS   absolute 0x40058414;
    const register unsigned short int GPIO_RIS_GPIO0 = 0;
    sbit  GPIO_RIS_GPIO0_bit at GPIO_PORTA_AHB_RIS.B0;
    const register unsigned short int GPIO_RIS_GPIO1 = 1;
    sbit  GPIO_RIS_GPIO1_bit at GPIO_PORTA_AHB_RIS.B1;
    const register unsigned short int GPIO_RIS_GPIO2 = 2;
    sbit  GPIO_RIS_GPIO2_bit at GPIO_PORTA_AHB_RIS.B2;
    const register unsigned short int GPIO_RIS_GPIO3 = 3;
    sbit  GPIO_RIS_GPIO3_bit at GPIO_PORTA_AHB_RIS.B3;
    const register unsigned short int GPIO_RIS_GPIO4 = 4;
    sbit  GPIO_RIS_GPIO4_bit at GPIO_PORTA_AHB_RIS.B4;
    const register unsigned short int GPIO_RIS_GPIO5 = 5;
    sbit  GPIO_RIS_GPIO5_bit at GPIO_PORTA_AHB_RIS.B5;
    const register unsigned short int GPIO_RIS_GPIO6 = 6;
    sbit  GPIO_RIS_GPIO6_bit at GPIO_PORTA_AHB_RIS.B6;
    const register unsigned short int GPIO_RIS_GPIO7 = 7;
    sbit  GPIO_RIS_GPIO7_bit at GPIO_PORTA_AHB_RIS.B7;
    const register unsigned short int GPIO_RIS_DMARIS = 8;
    sbit  GPIO_RIS_DMARIS_bit at GPIO_PORTA_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTA_AHB_MIS   absolute 0x40058418;
    const register unsigned short int GPIO_MIS_GPIO0 = 0;
    sbit  GPIO_MIS_GPIO0_bit at GPIO_PORTA_AHB_MIS.B0;
    const register unsigned short int GPIO_MIS_GPIO1 = 1;
    sbit  GPIO_MIS_GPIO1_bit at GPIO_PORTA_AHB_MIS.B1;
    const register unsigned short int GPIO_MIS_GPIO2 = 2;
    sbit  GPIO_MIS_GPIO2_bit at GPIO_PORTA_AHB_MIS.B2;
    const register unsigned short int GPIO_MIS_GPIO3 = 3;
    sbit  GPIO_MIS_GPIO3_bit at GPIO_PORTA_AHB_MIS.B3;
    const register unsigned short int GPIO_MIS_GPIO4 = 4;
    sbit  GPIO_MIS_GPIO4_bit at GPIO_PORTA_AHB_MIS.B4;
    const register unsigned short int GPIO_MIS_GPIO5 = 5;
    sbit  GPIO_MIS_GPIO5_bit at GPIO_PORTA_AHB_MIS.B5;
    const register unsigned short int GPIO_MIS_GPIO6 = 6;
    sbit  GPIO_MIS_GPIO6_bit at GPIO_PORTA_AHB_MIS.B6;
    const register unsigned short int GPIO_MIS_GPIO7 = 7;
    sbit  GPIO_MIS_GPIO7_bit at GPIO_PORTA_AHB_MIS.B7;
    const register unsigned short int GPIO_MIS_DMAMIS = 8;
    sbit  GPIO_MIS_DMAMIS_bit at GPIO_PORTA_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTA_AHB_ICR   absolute 0x4005841C;
    const register unsigned short int GPIO_ICR_GPIO0 = 0;
    sbit  GPIO_ICR_GPIO0_bit at GPIO_PORTA_AHB_ICR.B0;
    const register unsigned short int GPIO_ICR_GPIO1 = 1;
    sbit  GPIO_ICR_GPIO1_bit at GPIO_PORTA_AHB_ICR.B1;
    const register unsigned short int GPIO_ICR_GPIO2 = 2;
    sbit  GPIO_ICR_GPIO2_bit at GPIO_PORTA_AHB_ICR.B2;
    const register unsigned short int GPIO_ICR_GPIO3 = 3;
    sbit  GPIO_ICR_GPIO3_bit at GPIO_PORTA_AHB_ICR.B3;
    const register unsigned short int GPIO_ICR_GPIO4 = 4;
    sbit  GPIO_ICR_GPIO4_bit at GPIO_PORTA_AHB_ICR.B4;
    const register unsigned short int GPIO_ICR_GPIO5 = 5;
    sbit  GPIO_ICR_GPIO5_bit at GPIO_PORTA_AHB_ICR.B5;
    const register unsigned short int GPIO_ICR_GPIO6 = 6;
    sbit  GPIO_ICR_GPIO6_bit at GPIO_PORTA_AHB_ICR.B6;
    const register unsigned short int GPIO_ICR_GPIO7 = 7;
    sbit  GPIO_ICR_GPIO7_bit at GPIO_PORTA_AHB_ICR.B7;
    const register unsigned short int GPIO_ICR_DMAIC = 8;
    sbit  GPIO_ICR_DMAIC_bit at GPIO_PORTA_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTA_AHB_AFSEL absolute 0x40058420;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTA_AHB_AFSEL0_bit at GPIO_PORTA_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTA_AHB_AFSEL1_bit at GPIO_PORTA_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTA_AHB_AFSEL2_bit at GPIO_PORTA_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTA_AHB_AFSEL3_bit at GPIO_PORTA_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTA_AHB_AFSEL4_bit at GPIO_PORTA_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTA_AHB_AFSEL5_bit at GPIO_PORTA_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTA_AHB_AFSEL6_bit at GPIO_PORTA_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTA_AHB_AFSEL7_bit at GPIO_PORTA_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR2R  absolute 0x40058500;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR4R  absolute 0x40058504;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR8R  absolute 0x40058508;
sfr unsigned long   volatile GPIO_PORTA_AHB_ODR   absolute 0x4005850C;
sfr unsigned long   volatile GPIO_PORTA_AHB_PUR   absolute 0x40058510;
sfr unsigned long   volatile GPIO_PORTA_AHB_PDR   absolute 0x40058514;
sfr unsigned long   volatile GPIO_PORTA_AHB_SLR   absolute 0x40058518;
sfr unsigned long   volatile GPIO_PORTA_AHB_DEN   absolute 0x4005851C;
    const register unsigned short int GPIO_PORTA_AHB_DEN0 = 0;
    sbit  GPIO_PORTA_AHB_DEN0_bit at GPIO_PORTA_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTA_AHB_DEN1 = 1;
    sbit  GPIO_PORTA_AHB_DEN1_bit at GPIO_PORTA_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTA_AHB_DEN2 = 2;
    sbit  GPIO_PORTA_AHB_DEN2_bit at GPIO_PORTA_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTA_AHB_DEN3 = 3;
    sbit  GPIO_PORTA_AHB_DEN3_bit at GPIO_PORTA_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTA_AHB_DEN4 = 4;
    sbit  GPIO_PORTA_AHB_DEN4_bit at GPIO_PORTA_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTA_AHB_DEN5 = 5;
    sbit  GPIO_PORTA_AHB_DEN5_bit at GPIO_PORTA_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTA_AHB_DEN6 = 6;
    sbit  GPIO_PORTA_AHB_DEN6_bit at GPIO_PORTA_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTA_AHB_DEN7 = 7;
    sbit  GPIO_PORTA_AHB_DEN7_bit at GPIO_PORTA_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_LOCK  absolute 0x40058520;
    const register unsigned short int GPIO_LOCK0 = 0;
    sbit  GPIO_LOCK0_bit at GPIO_PORTA_AHB_LOCK.B0;
    const register unsigned short int GPIO_LOCK1 = 1;
    sbit  GPIO_LOCK1_bit at GPIO_PORTA_AHB_LOCK.B1;
    const register unsigned short int GPIO_LOCK2 = 2;
    sbit  GPIO_LOCK2_bit at GPIO_PORTA_AHB_LOCK.B2;
    const register unsigned short int GPIO_LOCK3 = 3;
    sbit  GPIO_LOCK3_bit at GPIO_PORTA_AHB_LOCK.B3;
    const register unsigned short int GPIO_LOCK4 = 4;
    sbit  GPIO_LOCK4_bit at GPIO_PORTA_AHB_LOCK.B4;
    const register unsigned short int GPIO_LOCK5 = 5;
    sbit  GPIO_LOCK5_bit at GPIO_PORTA_AHB_LOCK.B5;
    const register unsigned short int GPIO_LOCK6 = 6;
    sbit  GPIO_LOCK6_bit at GPIO_PORTA_AHB_LOCK.B6;
    const register unsigned short int GPIO_LOCK7 = 7;
    sbit  GPIO_LOCK7_bit at GPIO_PORTA_AHB_LOCK.B7;
    const register unsigned short int GPIO_LOCK8 = 8;
    sbit  GPIO_LOCK8_bit at GPIO_PORTA_AHB_LOCK.B8;
    const register unsigned short int GPIO_LOCK9 = 9;
    sbit  GPIO_LOCK9_bit at GPIO_PORTA_AHB_LOCK.B9;
    const register unsigned short int GPIO_LOCK10 = 10;
    sbit  GPIO_LOCK10_bit at GPIO_PORTA_AHB_LOCK.B10;
    const register unsigned short int GPIO_LOCK11 = 11;
    sbit  GPIO_LOCK11_bit at GPIO_PORTA_AHB_LOCK.B11;
    const register unsigned short int GPIO_LOCK12 = 12;
    sbit  GPIO_LOCK12_bit at GPIO_PORTA_AHB_LOCK.B12;
    const register unsigned short int GPIO_LOCK13 = 13;
    sbit  GPIO_LOCK13_bit at GPIO_PORTA_AHB_LOCK.B13;
    const register unsigned short int GPIO_LOCK14 = 14;
    sbit  GPIO_LOCK14_bit at GPIO_PORTA_AHB_LOCK.B14;
    const register unsigned short int GPIO_LOCK15 = 15;
    sbit  GPIO_LOCK15_bit at GPIO_PORTA_AHB_LOCK.B15;
    const register unsigned short int GPIO_LOCK16 = 16;
    sbit  GPIO_LOCK16_bit at GPIO_PORTA_AHB_LOCK.B16;
    const register unsigned short int GPIO_LOCK17 = 17;
    sbit  GPIO_LOCK17_bit at GPIO_PORTA_AHB_LOCK.B17;
    const register unsigned short int GPIO_LOCK18 = 18;
    sbit  GPIO_LOCK18_bit at GPIO_PORTA_AHB_LOCK.B18;
    const register unsigned short int GPIO_LOCK19 = 19;
    sbit  GPIO_LOCK19_bit at GPIO_PORTA_AHB_LOCK.B19;
    const register unsigned short int GPIO_LOCK20 = 20;
    sbit  GPIO_LOCK20_bit at GPIO_PORTA_AHB_LOCK.B20;
    const register unsigned short int GPIO_LOCK21 = 21;
    sbit  GPIO_LOCK21_bit at GPIO_PORTA_AHB_LOCK.B21;
    const register unsigned short int GPIO_LOCK22 = 22;
    sbit  GPIO_LOCK22_bit at GPIO_PORTA_AHB_LOCK.B22;
    const register unsigned short int GPIO_LOCK23 = 23;
    sbit  GPIO_LOCK23_bit at GPIO_PORTA_AHB_LOCK.B23;
    const register unsigned short int GPIO_LOCK24 = 24;
    sbit  GPIO_LOCK24_bit at GPIO_PORTA_AHB_LOCK.B24;
    const register unsigned short int GPIO_LOCK25 = 25;
    sbit  GPIO_LOCK25_bit at GPIO_PORTA_AHB_LOCK.B25;
    const register unsigned short int GPIO_LOCK26 = 26;
    sbit  GPIO_LOCK26_bit at GPIO_PORTA_AHB_LOCK.B26;
    const register unsigned short int GPIO_LOCK27 = 27;
    sbit  GPIO_LOCK27_bit at GPIO_PORTA_AHB_LOCK.B27;
    const register unsigned short int GPIO_LOCK28 = 28;
    sbit  GPIO_LOCK28_bit at GPIO_PORTA_AHB_LOCK.B28;
    const register unsigned short int GPIO_LOCK29 = 29;
    sbit  GPIO_LOCK29_bit at GPIO_PORTA_AHB_LOCK.B29;
    const register unsigned short int GPIO_LOCK30 = 30;
    sbit  GPIO_LOCK30_bit at GPIO_PORTA_AHB_LOCK.B30;
    const register unsigned short int GPIO_LOCK31 = 31;
    sbit  GPIO_LOCK31_bit at GPIO_PORTA_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTA_AHB_CR    absolute 0x40058524;
sfr unsigned long   volatile GPIO_PORTA_AHB_AMSEL absolute 0x40058528;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTA_AHB_AMSEL0_bit at GPIO_PORTA_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTA_AHB_AMSEL1_bit at GPIO_PORTA_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTA_AHB_AMSEL2_bit at GPIO_PORTA_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTA_AHB_AMSEL3_bit at GPIO_PORTA_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTA_AHB_AMSEL4_bit at GPIO_PORTA_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTA_AHB_AMSEL5_bit at GPIO_PORTA_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTA_AHB_AMSEL6_bit at GPIO_PORTA_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTA_AHB_AMSEL7_bit at GPIO_PORTA_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_PCTL  absolute 0x4005852C;
sfr unsigned long   volatile GPIO_PORTA_AHB_ADCCTL absolute 0x40058530;
sfr unsigned long   volatile GPIO_PORTA_AHB_DMACTL absolute 0x40058534;
sfr unsigned long   volatile GPIO_PORTA_AHB_SI    absolute 0x40058538;
    const register unsigned short int GPIO_SI_SUM = 0;
    sbit  GPIO_SI_SUM_bit at GPIO_PORTA_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTA_AHB_DR12R absolute 0x4005853C;
    const register unsigned short int GPIO_DR12R_DRV120 = 0;
    sbit  GPIO_DR12R_DRV120_bit at GPIO_PORTA_AHB_DR12R.B0;
    const register unsigned short int GPIO_DR12R_DRV121 = 1;
    sbit  GPIO_DR12R_DRV121_bit at GPIO_PORTA_AHB_DR12R.B1;
    const register unsigned short int GPIO_DR12R_DRV122 = 2;
    sbit  GPIO_DR12R_DRV122_bit at GPIO_PORTA_AHB_DR12R.B2;
    const register unsigned short int GPIO_DR12R_DRV123 = 3;
    sbit  GPIO_DR12R_DRV123_bit at GPIO_PORTA_AHB_DR12R.B3;
    const register unsigned short int GPIO_DR12R_DRV124 = 4;
    sbit  GPIO_DR12R_DRV124_bit at GPIO_PORTA_AHB_DR12R.B4;
    const register unsigned short int GPIO_DR12R_DRV125 = 5;
    sbit  GPIO_DR12R_DRV125_bit at GPIO_PORTA_AHB_DR12R.B5;
    const register unsigned short int GPIO_DR12R_DRV126 = 6;
    sbit  GPIO_DR12R_DRV126_bit at GPIO_PORTA_AHB_DR12R.B6;
    const register unsigned short int GPIO_DR12R_DRV127 = 7;
    sbit  GPIO_DR12R_DRV127_bit at GPIO_PORTA_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTA_AHB_WAKEPEN absolute 0x40058540;
    const register unsigned short int GPIO_WAKEPEN_WAKEP4 = 4;
    sbit  GPIO_WAKEPEN_WAKEP4_bit at GPIO_PORTA_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTA_AHB_WAKELVL absolute 0x40058544;
    const register unsigned short int GPIO_WAKELVL_WAKELVL4 = 4;
    sbit  GPIO_WAKELVL_WAKELVL4_bit at GPIO_PORTA_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTA_AHB_WAKESTAT absolute 0x40058548;
    const register unsigned short int GPIO_WAKESTAT_STAT4 = 4;
    sbit  GPIO_WAKESTAT_STAT4_bit at GPIO_PORTA_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTA_AHB_PP    absolute 0x40058FC0;
    const register unsigned short int GPIO_PP_EDE = 0;
    sbit  GPIO_PP_EDE_bit at GPIO_PORTA_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTA_AHB_PC    absolute 0x40058FC4;
    const register unsigned short int GPIO_PC_EDM00 = 0;
    sbit  GPIO_PC_EDM00_bit at GPIO_PORTA_AHB_PC.B0;
    const register unsigned short int GPIO_PC_EDM01 = 1;
    sbit  GPIO_PC_EDM01_bit at GPIO_PORTA_AHB_PC.B1;
    const register unsigned short int GPIO_PC_EDM12 = 2;
    sbit  GPIO_PC_EDM12_bit at GPIO_PORTA_AHB_PC.B2;
    const register unsigned short int GPIO_PC_EDM13 = 3;
    sbit  GPIO_PC_EDM13_bit at GPIO_PORTA_AHB_PC.B3;
    const register unsigned short int GPIO_PC_EDM24 = 4;
    sbit  GPIO_PC_EDM24_bit at GPIO_PORTA_AHB_PC.B4;
    const register unsigned short int GPIO_PC_EDM25 = 5;
    sbit  GPIO_PC_EDM25_bit at GPIO_PORTA_AHB_PC.B5;
    const register unsigned short int GPIO_PC_EDM36 = 6;
    sbit  GPIO_PC_EDM36_bit at GPIO_PORTA_AHB_PC.B6;
    const register unsigned short int GPIO_PC_EDM37 = 7;
    sbit  GPIO_PC_EDM37_bit at GPIO_PORTA_AHB_PC.B7;
    const register unsigned short int GPIO_PC_EDM48 = 8;
    sbit  GPIO_PC_EDM48_bit at GPIO_PORTA_AHB_PC.B8;
    const register unsigned short int GPIO_PC_EDM49 = 9;
    sbit  GPIO_PC_EDM49_bit at GPIO_PORTA_AHB_PC.B9;
    const register unsigned short int GPIO_PC_EDM510 = 10;
    sbit  GPIO_PC_EDM510_bit at GPIO_PORTA_AHB_PC.B10;
    const register unsigned short int GPIO_PC_EDM511 = 11;
    sbit  GPIO_PC_EDM511_bit at GPIO_PORTA_AHB_PC.B11;
    const register unsigned short int GPIO_PC_EDM612 = 12;
    sbit  GPIO_PC_EDM612_bit at GPIO_PORTA_AHB_PC.B12;
    const register unsigned short int GPIO_PC_EDM613 = 13;
    sbit  GPIO_PC_EDM613_bit at GPIO_PORTA_AHB_PC.B13;
    const register unsigned short int GPIO_PC_EDM714 = 14;
    sbit  GPIO_PC_EDM714_bit at GPIO_PORTA_AHB_PC.B14;
    const register unsigned short int GPIO_PC_EDM715 = 15;
    sbit  GPIO_PC_EDM715_bit at GPIO_PORTA_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTB_AHB       absolute 0x40059000;
sfr unsigned long   volatile GPIO_PORTB_AHB_DATA_BITS absolute 0x40059000;
sfr unsigned long   volatile GPIO_PORTB_AHB_DATA  absolute 0x400593FC;
    const register unsigned short int GPIO_PORTB_AHB_DATA0 = 0;
    sbit  GPIO_PORTB_AHB_DATA0_bit at GPIO_PORTB_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTB_AHB_DATA1 = 1;
    sbit  GPIO_PORTB_AHB_DATA1_bit at GPIO_PORTB_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTB_AHB_DATA2 = 2;
    sbit  GPIO_PORTB_AHB_DATA2_bit at GPIO_PORTB_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTB_AHB_DATA3 = 3;
    sbit  GPIO_PORTB_AHB_DATA3_bit at GPIO_PORTB_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTB_AHB_DATA4 = 4;
    sbit  GPIO_PORTB_AHB_DATA4_bit at GPIO_PORTB_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTB_AHB_DATA5 = 5;
    sbit  GPIO_PORTB_AHB_DATA5_bit at GPIO_PORTB_AHB_DATA.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_DIR   absolute 0x40059400;
    const register unsigned short int GPIO_PORTB_AHB_DIR0 = 0;
    sbit  GPIO_PORTB_AHB_DIR0_bit at GPIO_PORTB_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTB_AHB_DIR1 = 1;
    sbit  GPIO_PORTB_AHB_DIR1_bit at GPIO_PORTB_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTB_AHB_DIR2 = 2;
    sbit  GPIO_PORTB_AHB_DIR2_bit at GPIO_PORTB_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTB_AHB_DIR3 = 3;
    sbit  GPIO_PORTB_AHB_DIR3_bit at GPIO_PORTB_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTB_AHB_DIR4 = 4;
    sbit  GPIO_PORTB_AHB_DIR4_bit at GPIO_PORTB_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTB_AHB_DIR5 = 5;
    sbit  GPIO_PORTB_AHB_DIR5_bit at GPIO_PORTB_AHB_DIR.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_IS    absolute 0x40059404;
sfr unsigned long   volatile GPIO_PORTB_AHB_IBE   absolute 0x40059408;
sfr unsigned long   volatile GPIO_PORTB_AHB_IEV   absolute 0x4005940C;
sfr unsigned long   volatile GPIO_PORTB_AHB_IM    absolute 0x40059410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTB_AHB_RIS   absolute 0x40059414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTB_AHB_MIS   absolute 0x40059418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTB_AHB_ICR   absolute 0x4005941C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTB_AHB_AFSEL absolute 0x40059420;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTB_AHB_AFSEL0_bit at GPIO_PORTB_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTB_AHB_AFSEL1_bit at GPIO_PORTB_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTB_AHB_AFSEL2_bit at GPIO_PORTB_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTB_AHB_AFSEL3_bit at GPIO_PORTB_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTB_AHB_AFSEL4_bit at GPIO_PORTB_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTB_AHB_AFSEL5_bit at GPIO_PORTB_AHB_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR2R  absolute 0x40059500;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR4R  absolute 0x40059504;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR8R  absolute 0x40059508;
sfr unsigned long   volatile GPIO_PORTB_AHB_ODR   absolute 0x4005950C;
sfr unsigned long   volatile GPIO_PORTB_AHB_PUR   absolute 0x40059510;
sfr unsigned long   volatile GPIO_PORTB_AHB_PDR   absolute 0x40059514;
sfr unsigned long   volatile GPIO_PORTB_AHB_SLR   absolute 0x40059518;
sfr unsigned long   volatile GPIO_PORTB_AHB_DEN   absolute 0x4005951C;
    const register unsigned short int GPIO_PORTB_AHB_DEN0 = 0;
    sbit  GPIO_PORTB_AHB_DEN0_bit at GPIO_PORTB_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTB_AHB_DEN1 = 1;
    sbit  GPIO_PORTB_AHB_DEN1_bit at GPIO_PORTB_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTB_AHB_DEN2 = 2;
    sbit  GPIO_PORTB_AHB_DEN2_bit at GPIO_PORTB_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTB_AHB_DEN3 = 3;
    sbit  GPIO_PORTB_AHB_DEN3_bit at GPIO_PORTB_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTB_AHB_DEN4 = 4;
    sbit  GPIO_PORTB_AHB_DEN4_bit at GPIO_PORTB_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTB_AHB_DEN5 = 5;
    sbit  GPIO_PORTB_AHB_DEN5_bit at GPIO_PORTB_AHB_DEN.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_LOCK  absolute 0x40059520;
    sbit  GPIO_LOCK0_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTB_AHB_CR    absolute 0x40059524;
sfr unsigned long   volatile GPIO_PORTB_AHB_AMSEL absolute 0x40059528;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTB_AHB_AMSEL0_bit at GPIO_PORTB_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTB_AHB_AMSEL1_bit at GPIO_PORTB_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTB_AHB_AMSEL2_bit at GPIO_PORTB_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTB_AHB_AMSEL3_bit at GPIO_PORTB_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTB_AHB_AMSEL4_bit at GPIO_PORTB_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTB_AHB_AMSEL5_bit at GPIO_PORTB_AHB_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_PCTL  absolute 0x4005952C;
sfr unsigned long   volatile GPIO_PORTB_AHB_ADCCTL absolute 0x40059530;
sfr unsigned long   volatile GPIO_PORTB_AHB_DMACTL absolute 0x40059534;
sfr unsigned long   volatile GPIO_PORTB_AHB_SI    absolute 0x40059538;
    sbit  GPIO_SI_SUM_GPIO_PORTB_AHB_SI_bit at GPIO_PORTB_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTB_AHB_DR12R absolute 0x4005953C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTB_AHB_DR12R_bit at GPIO_PORTB_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTB_AHB_WAKEPEN absolute 0x40059540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTB_AHB_WAKEPEN_bit at GPIO_PORTB_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTB_AHB_WAKELVL absolute 0x40059544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTB_AHB_WAKELVL_bit at GPIO_PORTB_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTB_AHB_WAKESTAT absolute 0x40059548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTB_AHB_WAKESTAT_bit at GPIO_PORTB_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTB_AHB_PP    absolute 0x40059FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTB_AHB_PP_bit at GPIO_PORTB_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTB_AHB_PC    absolute 0x40059FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTB_AHB_PC_bit at GPIO_PORTB_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTC_AHB       absolute 0x4005A000;
sfr unsigned long   volatile GPIO_PORTC_AHB_DATA_BITS absolute 0x4005A000;
sfr unsigned long   volatile GPIO_PORTC_AHB_DATA  absolute 0x4005A3FC;
    const register unsigned short int GPIO_PORTC_AHB_DATA0 = 0;
    sbit  GPIO_PORTC_AHB_DATA0_bit at GPIO_PORTC_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTC_AHB_DATA1 = 1;
    sbit  GPIO_PORTC_AHB_DATA1_bit at GPIO_PORTC_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTC_AHB_DATA2 = 2;
    sbit  GPIO_PORTC_AHB_DATA2_bit at GPIO_PORTC_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTC_AHB_DATA3 = 3;
    sbit  GPIO_PORTC_AHB_DATA3_bit at GPIO_PORTC_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTC_AHB_DATA4 = 4;
    sbit  GPIO_PORTC_AHB_DATA4_bit at GPIO_PORTC_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTC_AHB_DATA5 = 5;
    sbit  GPIO_PORTC_AHB_DATA5_bit at GPIO_PORTC_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTC_AHB_DATA6 = 6;
    sbit  GPIO_PORTC_AHB_DATA6_bit at GPIO_PORTC_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTC_AHB_DATA7 = 7;
    sbit  GPIO_PORTC_AHB_DATA7_bit at GPIO_PORTC_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_DIR   absolute 0x4005A400;
    const register unsigned short int GPIO_PORTC_AHB_DIR0 = 0;
    sbit  GPIO_PORTC_AHB_DIR0_bit at GPIO_PORTC_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTC_AHB_DIR1 = 1;
    sbit  GPIO_PORTC_AHB_DIR1_bit at GPIO_PORTC_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTC_AHB_DIR2 = 2;
    sbit  GPIO_PORTC_AHB_DIR2_bit at GPIO_PORTC_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTC_AHB_DIR3 = 3;
    sbit  GPIO_PORTC_AHB_DIR3_bit at GPIO_PORTC_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTC_AHB_DIR4 = 4;
    sbit  GPIO_PORTC_AHB_DIR4_bit at GPIO_PORTC_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTC_AHB_DIR5 = 5;
    sbit  GPIO_PORTC_AHB_DIR5_bit at GPIO_PORTC_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTC_AHB_DIR6 = 6;
    sbit  GPIO_PORTC_AHB_DIR6_bit at GPIO_PORTC_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTC_AHB_DIR7 = 7;
    sbit  GPIO_PORTC_AHB_DIR7_bit at GPIO_PORTC_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_IS    absolute 0x4005A404;
sfr unsigned long   volatile GPIO_PORTC_AHB_IBE   absolute 0x4005A408;
sfr unsigned long   volatile GPIO_PORTC_AHB_IEV   absolute 0x4005A40C;
sfr unsigned long   volatile GPIO_PORTC_AHB_IM    absolute 0x4005A410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTC_AHB_RIS   absolute 0x4005A414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTC_AHB_MIS   absolute 0x4005A418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTC_AHB_ICR   absolute 0x4005A41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTC_AHB_AFSEL absolute 0x4005A420;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTC_AHB_AFSEL0_bit at GPIO_PORTC_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTC_AHB_AFSEL1_bit at GPIO_PORTC_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTC_AHB_AFSEL2_bit at GPIO_PORTC_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTC_AHB_AFSEL3_bit at GPIO_PORTC_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTC_AHB_AFSEL4_bit at GPIO_PORTC_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTC_AHB_AFSEL5_bit at GPIO_PORTC_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTC_AHB_AFSEL6_bit at GPIO_PORTC_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTC_AHB_AFSEL7_bit at GPIO_PORTC_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR2R  absolute 0x4005A500;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR4R  absolute 0x4005A504;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR8R  absolute 0x4005A508;
sfr unsigned long   volatile GPIO_PORTC_AHB_ODR   absolute 0x4005A50C;
sfr unsigned long   volatile GPIO_PORTC_AHB_PUR   absolute 0x4005A510;
sfr unsigned long   volatile GPIO_PORTC_AHB_PDR   absolute 0x4005A514;
sfr unsigned long   volatile GPIO_PORTC_AHB_SLR   absolute 0x4005A518;
sfr unsigned long   volatile GPIO_PORTC_AHB_DEN   absolute 0x4005A51C;
    const register unsigned short int GPIO_PORTC_AHB_DEN0 = 0;
    sbit  GPIO_PORTC_AHB_DEN0_bit at GPIO_PORTC_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTC_AHB_DEN1 = 1;
    sbit  GPIO_PORTC_AHB_DEN1_bit at GPIO_PORTC_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTC_AHB_DEN2 = 2;
    sbit  GPIO_PORTC_AHB_DEN2_bit at GPIO_PORTC_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTC_AHB_DEN3 = 3;
    sbit  GPIO_PORTC_AHB_DEN3_bit at GPIO_PORTC_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTC_AHB_DEN4 = 4;
    sbit  GPIO_PORTC_AHB_DEN4_bit at GPIO_PORTC_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTC_AHB_DEN5 = 5;
    sbit  GPIO_PORTC_AHB_DEN5_bit at GPIO_PORTC_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTC_AHB_DEN6 = 6;
    sbit  GPIO_PORTC_AHB_DEN6_bit at GPIO_PORTC_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTC_AHB_DEN7 = 7;
    sbit  GPIO_PORTC_AHB_DEN7_bit at GPIO_PORTC_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_LOCK  absolute 0x4005A520;
    sbit  GPIO_LOCK0_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTC_AHB_CR    absolute 0x4005A524;
sfr unsigned long   volatile GPIO_PORTC_AHB_AMSEL absolute 0x4005A528;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTC_AHB_AMSEL0_bit at GPIO_PORTC_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTC_AHB_AMSEL1_bit at GPIO_PORTC_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTC_AHB_AMSEL2_bit at GPIO_PORTC_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTC_AHB_AMSEL3_bit at GPIO_PORTC_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTC_AHB_AMSEL4_bit at GPIO_PORTC_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTC_AHB_AMSEL5_bit at GPIO_PORTC_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTC_AHB_AMSEL6_bit at GPIO_PORTC_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTC_AHB_AMSEL7_bit at GPIO_PORTC_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_PCTL  absolute 0x4005A52C;
sfr unsigned long   volatile GPIO_PORTC_AHB_ADCCTL absolute 0x4005A530;
sfr unsigned long   volatile GPIO_PORTC_AHB_DMACTL absolute 0x4005A534;
sfr unsigned long   volatile GPIO_PORTC_AHB_SI    absolute 0x4005A538;
    sbit  GPIO_SI_SUM_GPIO_PORTC_AHB_SI_bit at GPIO_PORTC_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTC_AHB_DR12R absolute 0x4005A53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTC_AHB_DR12R_bit at GPIO_PORTC_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTC_AHB_WAKEPEN absolute 0x4005A540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTC_AHB_WAKEPEN_bit at GPIO_PORTC_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTC_AHB_WAKELVL absolute 0x4005A544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTC_AHB_WAKELVL_bit at GPIO_PORTC_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTC_AHB_WAKESTAT absolute 0x4005A548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTC_AHB_WAKESTAT_bit at GPIO_PORTC_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTC_AHB_PP    absolute 0x4005AFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTC_AHB_PP_bit at GPIO_PORTC_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTC_AHB_PC    absolute 0x4005AFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTC_AHB_PC_bit at GPIO_PORTC_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTD_AHB       absolute 0x4005B000;
sfr unsigned long   volatile GPIO_PORTD_AHB_DATA_BITS absolute 0x4005B000;
sfr unsigned long   volatile GPIO_PORTD_AHB_DATA  absolute 0x4005B3FC;
    const register unsigned short int GPIO_PORTD_AHB_DATA0 = 0;
    sbit  GPIO_PORTD_AHB_DATA0_bit at GPIO_PORTD_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTD_AHB_DATA1 = 1;
    sbit  GPIO_PORTD_AHB_DATA1_bit at GPIO_PORTD_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTD_AHB_DATA2 = 2;
    sbit  GPIO_PORTD_AHB_DATA2_bit at GPIO_PORTD_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTD_AHB_DATA3 = 3;
    sbit  GPIO_PORTD_AHB_DATA3_bit at GPIO_PORTD_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTD_AHB_DATA4 = 4;
    sbit  GPIO_PORTD_AHB_DATA4_bit at GPIO_PORTD_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTD_AHB_DATA5 = 5;
    sbit  GPIO_PORTD_AHB_DATA5_bit at GPIO_PORTD_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTD_AHB_DATA6 = 6;
    sbit  GPIO_PORTD_AHB_DATA6_bit at GPIO_PORTD_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTD_AHB_DATA7 = 7;
    sbit  GPIO_PORTD_AHB_DATA7_bit at GPIO_PORTD_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_DIR   absolute 0x4005B400;
    const register unsigned short int GPIO_PORTD_AHB_DIR0 = 0;
    sbit  GPIO_PORTD_AHB_DIR0_bit at GPIO_PORTD_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTD_AHB_DIR1 = 1;
    sbit  GPIO_PORTD_AHB_DIR1_bit at GPIO_PORTD_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTD_AHB_DIR2 = 2;
    sbit  GPIO_PORTD_AHB_DIR2_bit at GPIO_PORTD_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTD_AHB_DIR3 = 3;
    sbit  GPIO_PORTD_AHB_DIR3_bit at GPIO_PORTD_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTD_AHB_DIR4 = 4;
    sbit  GPIO_PORTD_AHB_DIR4_bit at GPIO_PORTD_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTD_AHB_DIR5 = 5;
    sbit  GPIO_PORTD_AHB_DIR5_bit at GPIO_PORTD_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTD_AHB_DIR6 = 6;
    sbit  GPIO_PORTD_AHB_DIR6_bit at GPIO_PORTD_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTD_AHB_DIR7 = 7;
    sbit  GPIO_PORTD_AHB_DIR7_bit at GPIO_PORTD_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_IS    absolute 0x4005B404;
sfr unsigned long   volatile GPIO_PORTD_AHB_IBE   absolute 0x4005B408;
sfr unsigned long   volatile GPIO_PORTD_AHB_IEV   absolute 0x4005B40C;
sfr unsigned long   volatile GPIO_PORTD_AHB_IM    absolute 0x4005B410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTD_AHB_RIS   absolute 0x4005B414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTD_AHB_MIS   absolute 0x4005B418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTD_AHB_ICR   absolute 0x4005B41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTD_AHB_AFSEL absolute 0x4005B420;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTD_AHB_AFSEL0_bit at GPIO_PORTD_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTD_AHB_AFSEL1_bit at GPIO_PORTD_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTD_AHB_AFSEL2_bit at GPIO_PORTD_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTD_AHB_AFSEL3_bit at GPIO_PORTD_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTD_AHB_AFSEL4_bit at GPIO_PORTD_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTD_AHB_AFSEL5_bit at GPIO_PORTD_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTD_AHB_AFSEL6_bit at GPIO_PORTD_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTD_AHB_AFSEL7_bit at GPIO_PORTD_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR2R  absolute 0x4005B500;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR4R  absolute 0x4005B504;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR8R  absolute 0x4005B508;
sfr unsigned long   volatile GPIO_PORTD_AHB_ODR   absolute 0x4005B50C;
sfr unsigned long   volatile GPIO_PORTD_AHB_PUR   absolute 0x4005B510;
sfr unsigned long   volatile GPIO_PORTD_AHB_PDR   absolute 0x4005B514;
sfr unsigned long   volatile GPIO_PORTD_AHB_SLR   absolute 0x4005B518;
sfr unsigned long   volatile GPIO_PORTD_AHB_DEN   absolute 0x4005B51C;
    const register unsigned short int GPIO_PORTD_AHB_DEN0 = 0;
    sbit  GPIO_PORTD_AHB_DEN0_bit at GPIO_PORTD_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTD_AHB_DEN1 = 1;
    sbit  GPIO_PORTD_AHB_DEN1_bit at GPIO_PORTD_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTD_AHB_DEN2 = 2;
    sbit  GPIO_PORTD_AHB_DEN2_bit at GPIO_PORTD_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTD_AHB_DEN3 = 3;
    sbit  GPIO_PORTD_AHB_DEN3_bit at GPIO_PORTD_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTD_AHB_DEN4 = 4;
    sbit  GPIO_PORTD_AHB_DEN4_bit at GPIO_PORTD_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTD_AHB_DEN5 = 5;
    sbit  GPIO_PORTD_AHB_DEN5_bit at GPIO_PORTD_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTD_AHB_DEN6 = 6;
    sbit  GPIO_PORTD_AHB_DEN6_bit at GPIO_PORTD_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTD_AHB_DEN7 = 7;
    sbit  GPIO_PORTD_AHB_DEN7_bit at GPIO_PORTD_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_LOCK  absolute 0x4005B520;
    sbit  GPIO_LOCK0_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTD_AHB_CR    absolute 0x4005B524;
sfr unsigned long   volatile GPIO_PORTD_AHB_AMSEL absolute 0x4005B528;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTD_AHB_AMSEL0_bit at GPIO_PORTD_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTD_AHB_AMSEL1_bit at GPIO_PORTD_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTD_AHB_AMSEL2_bit at GPIO_PORTD_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTD_AHB_AMSEL3_bit at GPIO_PORTD_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTD_AHB_AMSEL4_bit at GPIO_PORTD_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTD_AHB_AMSEL5_bit at GPIO_PORTD_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTD_AHB_AMSEL6_bit at GPIO_PORTD_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTD_AHB_AMSEL7_bit at GPIO_PORTD_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_PCTL  absolute 0x4005B52C;
sfr unsigned long   volatile GPIO_PORTD_AHB_ADCCTL absolute 0x4005B530;
sfr unsigned long   volatile GPIO_PORTD_AHB_DMACTL absolute 0x4005B534;
sfr unsigned long   volatile GPIO_PORTD_AHB_SI    absolute 0x4005B538;
    sbit  GPIO_SI_SUM_GPIO_PORTD_AHB_SI_bit at GPIO_PORTD_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTD_AHB_DR12R absolute 0x4005B53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTD_AHB_DR12R_bit at GPIO_PORTD_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTD_AHB_WAKEPEN absolute 0x4005B540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTD_AHB_WAKEPEN_bit at GPIO_PORTD_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTD_AHB_WAKELVL absolute 0x4005B544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTD_AHB_WAKELVL_bit at GPIO_PORTD_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTD_AHB_WAKESTAT absolute 0x4005B548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTD_AHB_WAKESTAT_bit at GPIO_PORTD_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTD_AHB_PP    absolute 0x4005BFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTD_AHB_PP_bit at GPIO_PORTD_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTD_AHB_PC    absolute 0x4005BFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTD_AHB_PC_bit at GPIO_PORTD_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTE_AHB       absolute 0x4005C000;
sfr unsigned long   volatile GPIO_PORTE_AHB_DATA_BITS absolute 0x4005C000;
sfr unsigned long   volatile GPIO_PORTE_AHB_DATA  absolute 0x4005C3FC;
    const register unsigned short int GPIO_PORTE_AHB_DATA0 = 0;
    sbit  GPIO_PORTE_AHB_DATA0_bit at GPIO_PORTE_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTE_AHB_DATA1 = 1;
    sbit  GPIO_PORTE_AHB_DATA1_bit at GPIO_PORTE_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTE_AHB_DATA2 = 2;
    sbit  GPIO_PORTE_AHB_DATA2_bit at GPIO_PORTE_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTE_AHB_DATA3 = 3;
    sbit  GPIO_PORTE_AHB_DATA3_bit at GPIO_PORTE_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTE_AHB_DATA4 = 4;
    sbit  GPIO_PORTE_AHB_DATA4_bit at GPIO_PORTE_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTE_AHB_DATA5 = 5;
    sbit  GPIO_PORTE_AHB_DATA5_bit at GPIO_PORTE_AHB_DATA.B5;
sfr unsigned long   volatile GPIO_PORTE_AHB_DIR   absolute 0x4005C400;
    const register unsigned short int GPIO_PORTE_AHB_DIR0 = 0;
    sbit  GPIO_PORTE_AHB_DIR0_bit at GPIO_PORTE_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTE_AHB_DIR1 = 1;
    sbit  GPIO_PORTE_AHB_DIR1_bit at GPIO_PORTE_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTE_AHB_DIR2 = 2;
    sbit  GPIO_PORTE_AHB_DIR2_bit at GPIO_PORTE_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTE_AHB_DIR3 = 3;
    sbit  GPIO_PORTE_AHB_DIR3_bit at GPIO_PORTE_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTE_AHB_DIR4 = 4;
    sbit  GPIO_PORTE_AHB_DIR4_bit at GPIO_PORTE_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTE_AHB_DIR5 = 5;
    sbit  GPIO_PORTE_AHB_DIR5_bit at GPIO_PORTE_AHB_DIR.B5;
sfr unsigned long   volatile GPIO_PORTE_AHB_IS    absolute 0x4005C404;
sfr unsigned long   volatile GPIO_PORTE_AHB_IBE   absolute 0x4005C408;
sfr unsigned long   volatile GPIO_PORTE_AHB_IEV   absolute 0x4005C40C;
sfr unsigned long   volatile GPIO_PORTE_AHB_IM    absolute 0x4005C410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTE_AHB_RIS   absolute 0x4005C414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTE_AHB_MIS   absolute 0x4005C418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTE_AHB_ICR   absolute 0x4005C41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTE_AHB_AFSEL absolute 0x4005C420;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTE_AHB_AFSEL0_bit at GPIO_PORTE_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTE_AHB_AFSEL1_bit at GPIO_PORTE_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTE_AHB_AFSEL2_bit at GPIO_PORTE_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTE_AHB_AFSEL3_bit at GPIO_PORTE_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTE_AHB_AFSEL4_bit at GPIO_PORTE_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTE_AHB_AFSEL5_bit at GPIO_PORTE_AHB_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR2R  absolute 0x4005C500;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR4R  absolute 0x4005C504;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR8R  absolute 0x4005C508;
sfr unsigned long   volatile GPIO_PORTE_AHB_ODR   absolute 0x4005C50C;
sfr unsigned long   volatile GPIO_PORTE_AHB_PUR   absolute 0x4005C510;
sfr unsigned long   volatile GPIO_PORTE_AHB_PDR   absolute 0x4005C514;
sfr unsigned long   volatile GPIO_PORTE_AHB_SLR   absolute 0x4005C518;
sfr unsigned long   volatile GPIO_PORTE_AHB_DEN   absolute 0x4005C51C;
    const register unsigned short int GPIO_PORTE_AHB_DEN0 = 0;
    sbit  GPIO_PORTE_AHB_DEN0_bit at GPIO_PORTE_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTE_AHB_DEN1 = 1;
    sbit  GPIO_PORTE_AHB_DEN1_bit at GPIO_PORTE_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTE_AHB_DEN2 = 2;
    sbit  GPIO_PORTE_AHB_DEN2_bit at GPIO_PORTE_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTE_AHB_DEN3 = 3;
    sbit  GPIO_PORTE_AHB_DEN3_bit at GPIO_PORTE_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTE_AHB_DEN4 = 4;
    sbit  GPIO_PORTE_AHB_DEN4_bit at GPIO_PORTE_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTE_AHB_DEN5 = 5;
    sbit  GPIO_PORTE_AHB_DEN5_bit at GPIO_PORTE_AHB_DEN.B5;
sfr unsigned long   volatile GPIO_PORTE_AHB_LOCK  absolute 0x4005C520;
    sbit  GPIO_LOCK0_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTE_AHB_CR    absolute 0x4005C524;
sfr unsigned long   volatile GPIO_PORTE_AHB_AMSEL absolute 0x4005C528;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTE_AHB_AMSEL0_bit at GPIO_PORTE_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTE_AHB_AMSEL1_bit at GPIO_PORTE_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTE_AHB_AMSEL2_bit at GPIO_PORTE_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTE_AHB_AMSEL3_bit at GPIO_PORTE_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTE_AHB_AMSEL4_bit at GPIO_PORTE_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTE_AHB_AMSEL5_bit at GPIO_PORTE_AHB_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTE_AHB_PCTL  absolute 0x4005C52C;
sfr unsigned long   volatile GPIO_PORTE_AHB_ADCCTL absolute 0x4005C530;
sfr unsigned long   volatile GPIO_PORTE_AHB_DMACTL absolute 0x4005C534;
sfr unsigned long   volatile GPIO_PORTE_AHB_SI    absolute 0x4005C538;
    sbit  GPIO_SI_SUM_GPIO_PORTE_AHB_SI_bit at GPIO_PORTE_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTE_AHB_DR12R absolute 0x4005C53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTE_AHB_DR12R_bit at GPIO_PORTE_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTE_AHB_WAKEPEN absolute 0x4005C540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTE_AHB_WAKEPEN_bit at GPIO_PORTE_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTE_AHB_WAKELVL absolute 0x4005C544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTE_AHB_WAKELVL_bit at GPIO_PORTE_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTE_AHB_WAKESTAT absolute 0x4005C548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTE_AHB_WAKESTAT_bit at GPIO_PORTE_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTE_AHB_PP    absolute 0x4005CFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTE_AHB_PP_bit at GPIO_PORTE_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTE_AHB_PC    absolute 0x4005CFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTE_AHB_PC_bit at GPIO_PORTE_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTF_AHB       absolute 0x4005D000;
sfr unsigned long   volatile GPIO_PORTF_AHB_DATA_BITS absolute 0x4005D000;
sfr unsigned long   volatile GPIO_PORTF_AHB_DATA  absolute 0x4005D3FC;
    const register unsigned short int GPIO_PORTF_AHB_DATA0 = 0;
    sbit  GPIO_PORTF_AHB_DATA0_bit at GPIO_PORTF_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTF_AHB_DATA1 = 1;
    sbit  GPIO_PORTF_AHB_DATA1_bit at GPIO_PORTF_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTF_AHB_DATA2 = 2;
    sbit  GPIO_PORTF_AHB_DATA2_bit at GPIO_PORTF_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTF_AHB_DATA3 = 3;
    sbit  GPIO_PORTF_AHB_DATA3_bit at GPIO_PORTF_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTF_AHB_DATA4 = 4;
    sbit  GPIO_PORTF_AHB_DATA4_bit at GPIO_PORTF_AHB_DATA.B4;
sfr unsigned long   volatile GPIO_PORTF_AHB_DIR   absolute 0x4005D400;
    const register unsigned short int GPIO_PORTF_AHB_DIR0 = 0;
    sbit  GPIO_PORTF_AHB_DIR0_bit at GPIO_PORTF_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTF_AHB_DIR1 = 1;
    sbit  GPIO_PORTF_AHB_DIR1_bit at GPIO_PORTF_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTF_AHB_DIR2 = 2;
    sbit  GPIO_PORTF_AHB_DIR2_bit at GPIO_PORTF_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTF_AHB_DIR3 = 3;
    sbit  GPIO_PORTF_AHB_DIR3_bit at GPIO_PORTF_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTF_AHB_DIR4 = 4;
    sbit  GPIO_PORTF_AHB_DIR4_bit at GPIO_PORTF_AHB_DIR.B4;
sfr unsigned long   volatile GPIO_PORTF_AHB_IS    absolute 0x4005D404;
sfr unsigned long   volatile GPIO_PORTF_AHB_IBE   absolute 0x4005D408;
sfr unsigned long   volatile GPIO_PORTF_AHB_IEV   absolute 0x4005D40C;
sfr unsigned long   volatile GPIO_PORTF_AHB_IM    absolute 0x4005D410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTF_AHB_RIS   absolute 0x4005D414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTF_AHB_MIS   absolute 0x4005D418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTF_AHB_ICR   absolute 0x4005D41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTF_AHB_AFSEL absolute 0x4005D420;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTF_AHB_AFSEL0_bit at GPIO_PORTF_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTF_AHB_AFSEL1_bit at GPIO_PORTF_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTF_AHB_AFSEL2_bit at GPIO_PORTF_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTF_AHB_AFSEL3_bit at GPIO_PORTF_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTF_AHB_AFSEL4_bit at GPIO_PORTF_AHB_AFSEL.B4;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR2R  absolute 0x4005D500;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR4R  absolute 0x4005D504;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR8R  absolute 0x4005D508;
sfr unsigned long   volatile GPIO_PORTF_AHB_ODR   absolute 0x4005D50C;
sfr unsigned long   volatile GPIO_PORTF_AHB_PUR   absolute 0x4005D510;
sfr unsigned long   volatile GPIO_PORTF_AHB_PDR   absolute 0x4005D514;
sfr unsigned long   volatile GPIO_PORTF_AHB_SLR   absolute 0x4005D518;
sfr unsigned long   volatile GPIO_PORTF_AHB_DEN   absolute 0x4005D51C;
    const register unsigned short int GPIO_PORTF_AHB_DEN0 = 0;
    sbit  GPIO_PORTF_AHB_DEN0_bit at GPIO_PORTF_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTF_AHB_DEN1 = 1;
    sbit  GPIO_PORTF_AHB_DEN1_bit at GPIO_PORTF_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTF_AHB_DEN2 = 2;
    sbit  GPIO_PORTF_AHB_DEN2_bit at GPIO_PORTF_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTF_AHB_DEN3 = 3;
    sbit  GPIO_PORTF_AHB_DEN3_bit at GPIO_PORTF_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTF_AHB_DEN4 = 4;
    sbit  GPIO_PORTF_AHB_DEN4_bit at GPIO_PORTF_AHB_DEN.B4;
sfr unsigned long   volatile GPIO_PORTF_AHB_LOCK  absolute 0x4005D520;
    sbit  GPIO_LOCK0_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTF_AHB_CR    absolute 0x4005D524;
sfr unsigned long   volatile GPIO_PORTF_AHB_AMSEL absolute 0x4005D528;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTF_AHB_AMSEL0_bit at GPIO_PORTF_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTF_AHB_AMSEL1_bit at GPIO_PORTF_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTF_AHB_AMSEL2_bit at GPIO_PORTF_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTF_AHB_AMSEL3_bit at GPIO_PORTF_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTF_AHB_AMSEL4_bit at GPIO_PORTF_AHB_AMSEL.B4;
sfr unsigned long   volatile GPIO_PORTF_AHB_PCTL  absolute 0x4005D52C;
sfr unsigned long   volatile GPIO_PORTF_AHB_ADCCTL absolute 0x4005D530;
sfr unsigned long   volatile GPIO_PORTF_AHB_DMACTL absolute 0x4005D534;
sfr unsigned long   volatile GPIO_PORTF_AHB_SI    absolute 0x4005D538;
    sbit  GPIO_SI_SUM_GPIO_PORTF_AHB_SI_bit at GPIO_PORTF_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTF_AHB_DR12R absolute 0x4005D53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTF_AHB_DR12R_bit at GPIO_PORTF_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTF_AHB_WAKEPEN absolute 0x4005D540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTF_AHB_WAKEPEN_bit at GPIO_PORTF_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTF_AHB_WAKELVL absolute 0x4005D544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTF_AHB_WAKELVL_bit at GPIO_PORTF_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTF_AHB_WAKESTAT absolute 0x4005D548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTF_AHB_WAKESTAT_bit at GPIO_PORTF_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTF_AHB_PP    absolute 0x4005DFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTF_AHB_PP_bit at GPIO_PORTF_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTF_AHB_PC    absolute 0x4005DFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTF_AHB_PC_bit at GPIO_PORTF_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTG_AHB       absolute 0x4005E000;
sfr unsigned long   volatile GPIO_PORTG_AHB_DATA_BITS absolute 0x4005E000;
sfr unsigned long   volatile GPIO_PORTG_AHB_DATA  absolute 0x4005E3FC;
    const register unsigned short int GPIO_PORTG_AHB_DATA0 = 0;
    sbit  GPIO_PORTG_AHB_DATA0_bit at GPIO_PORTG_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTG_AHB_DATA1 = 1;
    sbit  GPIO_PORTG_AHB_DATA1_bit at GPIO_PORTG_AHB_DATA.B1;
sfr unsigned long   volatile GPIO_PORTG_AHB_DIR   absolute 0x4005E400;
    const register unsigned short int GPIO_PORTG_AHB_DIR0 = 0;
    sbit  GPIO_PORTG_AHB_DIR0_bit at GPIO_PORTG_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTG_AHB_DIR1 = 1;
    sbit  GPIO_PORTG_AHB_DIR1_bit at GPIO_PORTG_AHB_DIR.B1;
sfr unsigned long   volatile GPIO_PORTG_AHB_IS    absolute 0x4005E404;
sfr unsigned long   volatile GPIO_PORTG_AHB_IBE   absolute 0x4005E408;
sfr unsigned long   volatile GPIO_PORTG_AHB_IEV   absolute 0x4005E40C;
sfr unsigned long   volatile GPIO_PORTG_AHB_IM    absolute 0x4005E410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTG_AHB_RIS   absolute 0x4005E414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTG_AHB_MIS   absolute 0x4005E418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTG_AHB_ICR   absolute 0x4005E41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTG_AHB_AFSEL absolute 0x4005E420;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTG_AHB_AFSEL0_bit at GPIO_PORTG_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTG_AHB_AFSEL1_bit at GPIO_PORTG_AHB_AFSEL.B1;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR2R  absolute 0x4005E500;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR4R  absolute 0x4005E504;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR8R  absolute 0x4005E508;
sfr unsigned long   volatile GPIO_PORTG_AHB_ODR   absolute 0x4005E50C;
sfr unsigned long   volatile GPIO_PORTG_AHB_PUR   absolute 0x4005E510;
sfr unsigned long   volatile GPIO_PORTG_AHB_PDR   absolute 0x4005E514;
sfr unsigned long   volatile GPIO_PORTG_AHB_SLR   absolute 0x4005E518;
sfr unsigned long   volatile GPIO_PORTG_AHB_DEN   absolute 0x4005E51C;
    const register unsigned short int GPIO_PORTG_AHB_DEN0 = 0;
    sbit  GPIO_PORTG_AHB_DEN0_bit at GPIO_PORTG_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTG_AHB_DEN1 = 1;
    sbit  GPIO_PORTG_AHB_DEN1_bit at GPIO_PORTG_AHB_DEN.B1;
sfr unsigned long   volatile GPIO_PORTG_AHB_LOCK  absolute 0x4005E520;
    sbit  GPIO_LOCK0_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTG_AHB_CR    absolute 0x4005E524;
sfr unsigned long   volatile GPIO_PORTG_AHB_AMSEL absolute 0x4005E528;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTG_AHB_AMSEL0_bit at GPIO_PORTG_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTG_AHB_AMSEL1_bit at GPIO_PORTG_AHB_AMSEL.B1;
sfr unsigned long   volatile GPIO_PORTG_AHB_PCTL  absolute 0x4005E52C;
sfr unsigned long   volatile GPIO_PORTG_AHB_ADCCTL absolute 0x4005E530;
sfr unsigned long   volatile GPIO_PORTG_AHB_DMACTL absolute 0x4005E534;
sfr unsigned long   volatile GPIO_PORTG_AHB_SI    absolute 0x4005E538;
    sbit  GPIO_SI_SUM_GPIO_PORTG_AHB_SI_bit at GPIO_PORTG_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTG_AHB_DR12R absolute 0x4005E53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTG_AHB_DR12R_bit at GPIO_PORTG_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTG_AHB_WAKEPEN absolute 0x4005E540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTG_AHB_WAKEPEN_bit at GPIO_PORTG_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTG_AHB_WAKELVL absolute 0x4005E544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTG_AHB_WAKELVL_bit at GPIO_PORTG_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTG_AHB_WAKESTAT absolute 0x4005E548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTG_AHB_WAKESTAT_bit at GPIO_PORTG_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTG_AHB_PP    absolute 0x4005EFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTG_AHB_PP_bit at GPIO_PORTG_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTG_AHB_PC    absolute 0x4005EFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTG_AHB_PC_bit at GPIO_PORTG_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTH_AHB       absolute 0x4005F000;
sfr unsigned long   volatile GPIO_PORTH_AHB_DATA_BITS absolute 0x4005F000;
sfr unsigned long   volatile GPIO_PORTH_AHB_DATA  absolute 0x4005F3FC;
    const register unsigned short int GPIO_PORTH_AHB_DATA0 = 0;
    sbit  GPIO_PORTH_AHB_DATA0_bit at GPIO_PORTH_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTH_AHB_DATA1 = 1;
    sbit  GPIO_PORTH_AHB_DATA1_bit at GPIO_PORTH_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTH_AHB_DATA2 = 2;
    sbit  GPIO_PORTH_AHB_DATA2_bit at GPIO_PORTH_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTH_AHB_DATA3 = 3;
    sbit  GPIO_PORTH_AHB_DATA3_bit at GPIO_PORTH_AHB_DATA.B3;
sfr unsigned long   volatile GPIO_PORTH_AHB_DIR   absolute 0x4005F400;
    const register unsigned short int GPIO_PORTH_AHB_DIR0 = 0;
    sbit  GPIO_PORTH_AHB_DIR0_bit at GPIO_PORTH_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTH_AHB_DIR1 = 1;
    sbit  GPIO_PORTH_AHB_DIR1_bit at GPIO_PORTH_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTH_AHB_DIR2 = 2;
    sbit  GPIO_PORTH_AHB_DIR2_bit at GPIO_PORTH_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTH_AHB_DIR3 = 3;
    sbit  GPIO_PORTH_AHB_DIR3_bit at GPIO_PORTH_AHB_DIR.B3;
sfr unsigned long   volatile GPIO_PORTH_AHB_IS    absolute 0x4005F404;
sfr unsigned long   volatile GPIO_PORTH_AHB_IBE   absolute 0x4005F408;
sfr unsigned long   volatile GPIO_PORTH_AHB_IEV   absolute 0x4005F40C;
sfr unsigned long   volatile GPIO_PORTH_AHB_IM    absolute 0x4005F410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTH_AHB_RIS   absolute 0x4005F414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTH_AHB_MIS   absolute 0x4005F418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTH_AHB_ICR   absolute 0x4005F41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTH_AHB_AFSEL absolute 0x4005F420;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTH_AHB_AFSEL0_bit at GPIO_PORTH_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTH_AHB_AFSEL1_bit at GPIO_PORTH_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTH_AHB_AFSEL2_bit at GPIO_PORTH_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTH_AHB_AFSEL3_bit at GPIO_PORTH_AHB_AFSEL.B3;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR2R  absolute 0x4005F500;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR4R  absolute 0x4005F504;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR8R  absolute 0x4005F508;
sfr unsigned long   volatile GPIO_PORTH_AHB_ODR   absolute 0x4005F50C;
sfr unsigned long   volatile GPIO_PORTH_AHB_PUR   absolute 0x4005F510;
sfr unsigned long   volatile GPIO_PORTH_AHB_PDR   absolute 0x4005F514;
sfr unsigned long   volatile GPIO_PORTH_AHB_SLR   absolute 0x4005F518;
sfr unsigned long   volatile GPIO_PORTH_AHB_DEN   absolute 0x4005F51C;
    const register unsigned short int GPIO_PORTH_AHB_DEN0 = 0;
    sbit  GPIO_PORTH_AHB_DEN0_bit at GPIO_PORTH_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTH_AHB_DEN1 = 1;
    sbit  GPIO_PORTH_AHB_DEN1_bit at GPIO_PORTH_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTH_AHB_DEN2 = 2;
    sbit  GPIO_PORTH_AHB_DEN2_bit at GPIO_PORTH_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTH_AHB_DEN3 = 3;
    sbit  GPIO_PORTH_AHB_DEN3_bit at GPIO_PORTH_AHB_DEN.B3;
sfr unsigned long   volatile GPIO_PORTH_AHB_LOCK  absolute 0x4005F520;
    sbit  GPIO_LOCK0_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTH_AHB_CR    absolute 0x4005F524;
sfr unsigned long   volatile GPIO_PORTH_AHB_AMSEL absolute 0x4005F528;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTH_AHB_AMSEL0_bit at GPIO_PORTH_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTH_AHB_AMSEL1_bit at GPIO_PORTH_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTH_AHB_AMSEL2_bit at GPIO_PORTH_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTH_AHB_AMSEL3_bit at GPIO_PORTH_AHB_AMSEL.B3;
sfr unsigned long   volatile GPIO_PORTH_AHB_PCTL  absolute 0x4005F52C;
sfr unsigned long   volatile GPIO_PORTH_AHB_ADCCTL absolute 0x4005F530;
sfr unsigned long   volatile GPIO_PORTH_AHB_DMACTL absolute 0x4005F534;
sfr unsigned long   volatile GPIO_PORTH_AHB_SI    absolute 0x4005F538;
    sbit  GPIO_SI_SUM_GPIO_PORTH_AHB_SI_bit at GPIO_PORTH_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTH_AHB_DR12R absolute 0x4005F53C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTH_AHB_DR12R_bit at GPIO_PORTH_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTH_AHB_WAKEPEN absolute 0x4005F540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTH_AHB_WAKEPEN_bit at GPIO_PORTH_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTH_AHB_WAKELVL absolute 0x4005F544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTH_AHB_WAKELVL_bit at GPIO_PORTH_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTH_AHB_WAKESTAT absolute 0x4005F548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTH_AHB_WAKESTAT_bit at GPIO_PORTH_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTH_AHB_PP    absolute 0x4005FFC0;
    sbit  GPIO_PP_EDE_GPIO_PORTH_AHB_PP_bit at GPIO_PORTH_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTH_AHB_PC    absolute 0x4005FFC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTH_AHB_PC_bit at GPIO_PORTH_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTJ_AHB       absolute 0x40060000;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DATA_BITS absolute 0x40060000;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DATA  absolute 0x400603FC;
    const register unsigned short int GPIO_PORTJ_AHB_DATA0 = 0;
    sbit  GPIO_PORTJ_AHB_DATA0_bit at GPIO_PORTJ_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DATA1 = 1;
    sbit  GPIO_PORTJ_AHB_DATA1_bit at GPIO_PORTJ_AHB_DATA.B1;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DIR   absolute 0x40060400;
    const register unsigned short int GPIO_PORTJ_AHB_DIR0 = 0;
    sbit  GPIO_PORTJ_AHB_DIR0_bit at GPIO_PORTJ_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DIR1 = 1;
    sbit  GPIO_PORTJ_AHB_DIR1_bit at GPIO_PORTJ_AHB_DIR.B1;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IS    absolute 0x40060404;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IBE   absolute 0x40060408;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IEV   absolute 0x4006040C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IM    absolute 0x40060410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B8;

sfr unsigned long   volatile GPIO_PORTJ_AHB_RIS   absolute 0x40060414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B8;

sfr unsigned long   volatile GPIO_PORTJ_AHB_MIS   absolute 0x40060418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B8;

sfr unsigned long   volatile GPIO_PORTJ_AHB_ICR   absolute 0x4006041C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B8;

sfr unsigned long   volatile GPIO_PORTJ_AHB_AFSEL absolute 0x40060420;
    const register unsigned short int GPIO_PORTJ_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTJ_AHB_AFSEL0_bit at GPIO_PORTJ_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTJ_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTJ_AHB_AFSEL1_bit at GPIO_PORTJ_AHB_AFSEL.B1;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR2R  absolute 0x40060500;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR4R  absolute 0x40060504;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR8R  absolute 0x40060508;
sfr unsigned long   volatile GPIO_PORTJ_AHB_ODR   absolute 0x4006050C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PUR   absolute 0x40060510;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PDR   absolute 0x40060514;
sfr unsigned long   volatile GPIO_PORTJ_AHB_SLR   absolute 0x40060518;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DEN   absolute 0x4006051C;
    const register unsigned short int GPIO_PORTJ_AHB_DEN0 = 0;
    sbit  GPIO_PORTJ_AHB_DEN0_bit at GPIO_PORTJ_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DEN1 = 1;
    sbit  GPIO_PORTJ_AHB_DEN1_bit at GPIO_PORTJ_AHB_DEN.B1;
sfr unsigned long   volatile GPIO_PORTJ_AHB_LOCK  absolute 0x40060520;
    sbit  GPIO_LOCK0_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTJ_AHB_CR    absolute 0x40060524;
sfr unsigned long   volatile GPIO_PORTJ_AHB_AMSEL absolute 0x40060528;
    const register unsigned short int GPIO_PORTJ_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTJ_AHB_AMSEL0_bit at GPIO_PORTJ_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTJ_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTJ_AHB_AMSEL1_bit at GPIO_PORTJ_AHB_AMSEL.B1;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PCTL  absolute 0x4006052C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_ADCCTL absolute 0x40060530;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DMACTL absolute 0x40060534;
sfr unsigned long   volatile GPIO_PORTJ_AHB_SI    absolute 0x40060538;
    sbit  GPIO_SI_SUM_GPIO_PORTJ_AHB_SI_bit at GPIO_PORTJ_AHB_SI.B0;

sfr unsigned long   volatile GPIO_PORTJ_AHB_DR12R absolute 0x4006053C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTJ_AHB_DR12R_bit at GPIO_PORTJ_AHB_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTJ_AHB_WAKEPEN absolute 0x40060540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTJ_AHB_WAKEPEN_bit at GPIO_PORTJ_AHB_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTJ_AHB_WAKELVL absolute 0x40060544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTJ_AHB_WAKELVL_bit at GPIO_PORTJ_AHB_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTJ_AHB_WAKESTAT absolute 0x40060548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTJ_AHB_WAKESTAT_bit at GPIO_PORTJ_AHB_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTJ_AHB_PP    absolute 0x40060FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTJ_AHB_PP_bit at GPIO_PORTJ_AHB_PP.B0;

sfr unsigned long   volatile GPIO_PORTJ_AHB_PC    absolute 0x40060FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTJ_AHB_PC_bit at GPIO_PORTJ_AHB_PC.B15;

sfr unsigned long   volatile GPIO_PORTK           absolute 0x40061000;
sfr unsigned long   volatile GPIO_PORTK_DATA_BITS absolute 0x40061000;
sfr unsigned long   volatile GPIO_PORTK_DATA      absolute 0x400613FC;
    const register unsigned short int GPIO_PORTK_DATA0 = 0;
    sbit  GPIO_PORTK_DATA0_bit at GPIO_PORTK_DATA.B0;
    const register unsigned short int GPIO_PORTK_DATA1 = 1;
    sbit  GPIO_PORTK_DATA1_bit at GPIO_PORTK_DATA.B1;
    const register unsigned short int GPIO_PORTK_DATA2 = 2;
    sbit  GPIO_PORTK_DATA2_bit at GPIO_PORTK_DATA.B2;
    const register unsigned short int GPIO_PORTK_DATA3 = 3;
    sbit  GPIO_PORTK_DATA3_bit at GPIO_PORTK_DATA.B3;
    const register unsigned short int GPIO_PORTK_DATA4 = 4;
    sbit  GPIO_PORTK_DATA4_bit at GPIO_PORTK_DATA.B4;
    const register unsigned short int GPIO_PORTK_DATA5 = 5;
    sbit  GPIO_PORTK_DATA5_bit at GPIO_PORTK_DATA.B5;
    const register unsigned short int GPIO_PORTK_DATA6 = 6;
    sbit  GPIO_PORTK_DATA6_bit at GPIO_PORTK_DATA.B6;
    const register unsigned short int GPIO_PORTK_DATA7 = 7;
    sbit  GPIO_PORTK_DATA7_bit at GPIO_PORTK_DATA.B7;
sfr unsigned long   volatile GPIO_PORTK_DIR       absolute 0x40061400;
    const register unsigned short int GPIO_PORTK_DIR0 = 0;
    sbit  GPIO_PORTK_DIR0_bit at GPIO_PORTK_DIR.B0;
    const register unsigned short int GPIO_PORTK_DIR1 = 1;
    sbit  GPIO_PORTK_DIR1_bit at GPIO_PORTK_DIR.B1;
    const register unsigned short int GPIO_PORTK_DIR2 = 2;
    sbit  GPIO_PORTK_DIR2_bit at GPIO_PORTK_DIR.B2;
    const register unsigned short int GPIO_PORTK_DIR3 = 3;
    sbit  GPIO_PORTK_DIR3_bit at GPIO_PORTK_DIR.B3;
    const register unsigned short int GPIO_PORTK_DIR4 = 4;
    sbit  GPIO_PORTK_DIR4_bit at GPIO_PORTK_DIR.B4;
    const register unsigned short int GPIO_PORTK_DIR5 = 5;
    sbit  GPIO_PORTK_DIR5_bit at GPIO_PORTK_DIR.B5;
    const register unsigned short int GPIO_PORTK_DIR6 = 6;
    sbit  GPIO_PORTK_DIR6_bit at GPIO_PORTK_DIR.B6;
    const register unsigned short int GPIO_PORTK_DIR7 = 7;
    sbit  GPIO_PORTK_DIR7_bit at GPIO_PORTK_DIR.B7;
sfr unsigned long   volatile GPIO_PORTK_IS        absolute 0x40061404;
sfr unsigned long   volatile GPIO_PORTK_IBE       absolute 0x40061408;
sfr unsigned long   volatile GPIO_PORTK_IEV       absolute 0x4006140C;
sfr unsigned long   volatile GPIO_PORTK_IM        absolute 0x40061410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTK_IM_bit at GPIO_PORTK_IM.B8;

sfr unsigned long   volatile GPIO_PORTK_RIS       absolute 0x40061414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTK_RIS_bit at GPIO_PORTK_RIS.B8;

sfr unsigned long   volatile GPIO_PORTK_MIS       absolute 0x40061418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTK_MIS_bit at GPIO_PORTK_MIS.B8;

sfr unsigned long   volatile GPIO_PORTK_ICR       absolute 0x4006141C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTK_ICR_bit at GPIO_PORTK_ICR.B8;

sfr unsigned long   volatile GPIO_PORTK_AFSEL     absolute 0x40061420;
    const register unsigned short int GPIO_PORTK_AFSEL0 = 0;
    sbit  GPIO_PORTK_AFSEL0_bit at GPIO_PORTK_AFSEL.B0;
    const register unsigned short int GPIO_PORTK_AFSEL1 = 1;
    sbit  GPIO_PORTK_AFSEL1_bit at GPIO_PORTK_AFSEL.B1;
    const register unsigned short int GPIO_PORTK_AFSEL2 = 2;
    sbit  GPIO_PORTK_AFSEL2_bit at GPIO_PORTK_AFSEL.B2;
    const register unsigned short int GPIO_PORTK_AFSEL3 = 3;
    sbit  GPIO_PORTK_AFSEL3_bit at GPIO_PORTK_AFSEL.B3;
    const register unsigned short int GPIO_PORTK_AFSEL4 = 4;
    sbit  GPIO_PORTK_AFSEL4_bit at GPIO_PORTK_AFSEL.B4;
    const register unsigned short int GPIO_PORTK_AFSEL5 = 5;
    sbit  GPIO_PORTK_AFSEL5_bit at GPIO_PORTK_AFSEL.B5;
    const register unsigned short int GPIO_PORTK_AFSEL6 = 6;
    sbit  GPIO_PORTK_AFSEL6_bit at GPIO_PORTK_AFSEL.B6;
    const register unsigned short int GPIO_PORTK_AFSEL7 = 7;
    sbit  GPIO_PORTK_AFSEL7_bit at GPIO_PORTK_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTK_DR2R      absolute 0x40061500;
sfr unsigned long   volatile GPIO_PORTK_DR4R      absolute 0x40061504;
sfr unsigned long   volatile GPIO_PORTK_DR8R      absolute 0x40061508;
sfr unsigned long   volatile GPIO_PORTK_ODR       absolute 0x4006150C;
sfr unsigned long   volatile GPIO_PORTK_PUR       absolute 0x40061510;
sfr unsigned long   volatile GPIO_PORTK_PDR       absolute 0x40061514;
sfr unsigned long   volatile GPIO_PORTK_SLR       absolute 0x40061518;
sfr unsigned long   volatile GPIO_PORTK_DEN       absolute 0x4006151C;
    const register unsigned short int GPIO_PORTK_DEN0 = 0;
    sbit  GPIO_PORTK_DEN0_bit at GPIO_PORTK_DEN.B0;
    const register unsigned short int GPIO_PORTK_DEN1 = 1;
    sbit  GPIO_PORTK_DEN1_bit at GPIO_PORTK_DEN.B1;
    const register unsigned short int GPIO_PORTK_DEN2 = 2;
    sbit  GPIO_PORTK_DEN2_bit at GPIO_PORTK_DEN.B2;
    const register unsigned short int GPIO_PORTK_DEN3 = 3;
    sbit  GPIO_PORTK_DEN3_bit at GPIO_PORTK_DEN.B3;
    const register unsigned short int GPIO_PORTK_DEN4 = 4;
    sbit  GPIO_PORTK_DEN4_bit at GPIO_PORTK_DEN.B4;
    const register unsigned short int GPIO_PORTK_DEN5 = 5;
    sbit  GPIO_PORTK_DEN5_bit at GPIO_PORTK_DEN.B5;
    const register unsigned short int GPIO_PORTK_DEN6 = 6;
    sbit  GPIO_PORTK_DEN6_bit at GPIO_PORTK_DEN.B6;
    const register unsigned short int GPIO_PORTK_DEN7 = 7;
    sbit  GPIO_PORTK_DEN7_bit at GPIO_PORTK_DEN.B7;
sfr unsigned long   volatile GPIO_PORTK_LOCK      absolute 0x40061520;
    sbit  GPIO_LOCK0_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTK_LOCK_bit at GPIO_PORTK_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTK_CR        absolute 0x40061524;
sfr unsigned long   volatile GPIO_PORTK_AMSEL     absolute 0x40061528;
    const register unsigned short int GPIO_PORTK_AMSEL0 = 0;
    sbit  GPIO_PORTK_AMSEL0_bit at GPIO_PORTK_AMSEL.B0;
    const register unsigned short int GPIO_PORTK_AMSEL1 = 1;
    sbit  GPIO_PORTK_AMSEL1_bit at GPIO_PORTK_AMSEL.B1;
    const register unsigned short int GPIO_PORTK_AMSEL2 = 2;
    sbit  GPIO_PORTK_AMSEL2_bit at GPIO_PORTK_AMSEL.B2;
    const register unsigned short int GPIO_PORTK_AMSEL3 = 3;
    sbit  GPIO_PORTK_AMSEL3_bit at GPIO_PORTK_AMSEL.B3;
    const register unsigned short int GPIO_PORTK_AMSEL4 = 4;
    sbit  GPIO_PORTK_AMSEL4_bit at GPIO_PORTK_AMSEL.B4;
    const register unsigned short int GPIO_PORTK_AMSEL5 = 5;
    sbit  GPIO_PORTK_AMSEL5_bit at GPIO_PORTK_AMSEL.B5;
    const register unsigned short int GPIO_PORTK_AMSEL6 = 6;
    sbit  GPIO_PORTK_AMSEL6_bit at GPIO_PORTK_AMSEL.B6;
    const register unsigned short int GPIO_PORTK_AMSEL7 = 7;
    sbit  GPIO_PORTK_AMSEL7_bit at GPIO_PORTK_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTK_PCTL      absolute 0x4006152C;
sfr unsigned long   volatile GPIO_PORTK_ADCCTL    absolute 0x40061530;
sfr unsigned long   volatile GPIO_PORTK_DMACTL    absolute 0x40061534;
sfr unsigned long   volatile GPIO_PORTK_SI        absolute 0x40061538;
    sbit  GPIO_SI_SUM_GPIO_PORTK_SI_bit at GPIO_PORTK_SI.B0;

sfr unsigned long   volatile GPIO_PORTK_DR12R     absolute 0x4006153C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTK_DR12R_bit at GPIO_PORTK_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTK_WAKEPEN   absolute 0x40061540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTK_WAKEPEN_bit at GPIO_PORTK_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTK_WAKELVL   absolute 0x40061544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTK_WAKELVL_bit at GPIO_PORTK_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTK_WAKESTAT  absolute 0x40061548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTK_WAKESTAT_bit at GPIO_PORTK_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTK_PP        absolute 0x40061FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTK_PP_bit at GPIO_PORTK_PP.B0;

sfr unsigned long   volatile GPIO_PORTK_PC        absolute 0x40061FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTK_PC_bit at GPIO_PORTK_PC.B15;

sfr unsigned long   volatile GPIO_PORTL           absolute 0x40062000;
sfr unsigned long   volatile GPIO_PORTL_DATA_BITS absolute 0x40062000;
sfr unsigned long   volatile GPIO_PORTL_DATA      absolute 0x400623FC;
    const register unsigned short int GPIO_PORTL_DATA0 = 0;
    sbit  GPIO_PORTL_DATA0_bit at GPIO_PORTL_DATA.B0;
    const register unsigned short int GPIO_PORTL_DATA1 = 1;
    sbit  GPIO_PORTL_DATA1_bit at GPIO_PORTL_DATA.B1;
    const register unsigned short int GPIO_PORTL_DATA2 = 2;
    sbit  GPIO_PORTL_DATA2_bit at GPIO_PORTL_DATA.B2;
    const register unsigned short int GPIO_PORTL_DATA3 = 3;
    sbit  GPIO_PORTL_DATA3_bit at GPIO_PORTL_DATA.B3;
    const register unsigned short int GPIO_PORTL_DATA4 = 4;
    sbit  GPIO_PORTL_DATA4_bit at GPIO_PORTL_DATA.B4;
    const register unsigned short int GPIO_PORTL_DATA5 = 5;
    sbit  GPIO_PORTL_DATA5_bit at GPIO_PORTL_DATA.B5;
    const register unsigned short int GPIO_PORTL_DATA6 = 6;
    sbit  GPIO_PORTL_DATA6_bit at GPIO_PORTL_DATA.B6;
    const register unsigned short int GPIO_PORTL_DATA7 = 7;
    sbit  GPIO_PORTL_DATA7_bit at GPIO_PORTL_DATA.B7;
sfr unsigned long   volatile GPIO_PORTL_DIR       absolute 0x40062400;
    const register unsigned short int GPIO_PORTL_DIR0 = 0;
    sbit  GPIO_PORTL_DIR0_bit at GPIO_PORTL_DIR.B0;
    const register unsigned short int GPIO_PORTL_DIR1 = 1;
    sbit  GPIO_PORTL_DIR1_bit at GPIO_PORTL_DIR.B1;
    const register unsigned short int GPIO_PORTL_DIR2 = 2;
    sbit  GPIO_PORTL_DIR2_bit at GPIO_PORTL_DIR.B2;
    const register unsigned short int GPIO_PORTL_DIR3 = 3;
    sbit  GPIO_PORTL_DIR3_bit at GPIO_PORTL_DIR.B3;
    const register unsigned short int GPIO_PORTL_DIR4 = 4;
    sbit  GPIO_PORTL_DIR4_bit at GPIO_PORTL_DIR.B4;
    const register unsigned short int GPIO_PORTL_DIR5 = 5;
    sbit  GPIO_PORTL_DIR5_bit at GPIO_PORTL_DIR.B5;
    const register unsigned short int GPIO_PORTL_DIR6 = 6;
    sbit  GPIO_PORTL_DIR6_bit at GPIO_PORTL_DIR.B6;
    const register unsigned short int GPIO_PORTL_DIR7 = 7;
    sbit  GPIO_PORTL_DIR7_bit at GPIO_PORTL_DIR.B7;
sfr unsigned long   volatile GPIO_PORTL_IS        absolute 0x40062404;
sfr unsigned long   volatile GPIO_PORTL_IBE       absolute 0x40062408;
sfr unsigned long   volatile GPIO_PORTL_IEV       absolute 0x4006240C;
sfr unsigned long   volatile GPIO_PORTL_IM        absolute 0x40062410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTL_IM_bit at GPIO_PORTL_IM.B8;

sfr unsigned long   volatile GPIO_PORTL_RIS       absolute 0x40062414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTL_RIS_bit at GPIO_PORTL_RIS.B8;

sfr unsigned long   volatile GPIO_PORTL_MIS       absolute 0x40062418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTL_MIS_bit at GPIO_PORTL_MIS.B8;

sfr unsigned long   volatile GPIO_PORTL_ICR       absolute 0x4006241C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTL_ICR_bit at GPIO_PORTL_ICR.B8;

sfr unsigned long   volatile GPIO_PORTL_AFSEL     absolute 0x40062420;
    const register unsigned short int GPIO_PORTL_AFSEL0 = 0;
    sbit  GPIO_PORTL_AFSEL0_bit at GPIO_PORTL_AFSEL.B0;
    const register unsigned short int GPIO_PORTL_AFSEL1 = 1;
    sbit  GPIO_PORTL_AFSEL1_bit at GPIO_PORTL_AFSEL.B1;
    const register unsigned short int GPIO_PORTL_AFSEL2 = 2;
    sbit  GPIO_PORTL_AFSEL2_bit at GPIO_PORTL_AFSEL.B2;
    const register unsigned short int GPIO_PORTL_AFSEL3 = 3;
    sbit  GPIO_PORTL_AFSEL3_bit at GPIO_PORTL_AFSEL.B3;
    const register unsigned short int GPIO_PORTL_AFSEL4 = 4;
    sbit  GPIO_PORTL_AFSEL4_bit at GPIO_PORTL_AFSEL.B4;
    const register unsigned short int GPIO_PORTL_AFSEL5 = 5;
    sbit  GPIO_PORTL_AFSEL5_bit at GPIO_PORTL_AFSEL.B5;
    const register unsigned short int GPIO_PORTL_AFSEL6 = 6;
    sbit  GPIO_PORTL_AFSEL6_bit at GPIO_PORTL_AFSEL.B6;
    const register unsigned short int GPIO_PORTL_AFSEL7 = 7;
    sbit  GPIO_PORTL_AFSEL7_bit at GPIO_PORTL_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTL_DR2R      absolute 0x40062500;
sfr unsigned long   volatile GPIO_PORTL_DR4R      absolute 0x40062504;
sfr unsigned long   volatile GPIO_PORTL_DR8R      absolute 0x40062508;
sfr unsigned long   volatile GPIO_PORTL_ODR       absolute 0x4006250C;
sfr unsigned long   volatile GPIO_PORTL_PUR       absolute 0x40062510;
sfr unsigned long   volatile GPIO_PORTL_PDR       absolute 0x40062514;
sfr unsigned long   volatile GPIO_PORTL_SLR       absolute 0x40062518;
sfr unsigned long   volatile GPIO_PORTL_DEN       absolute 0x4006251C;
    const register unsigned short int GPIO_PORTL_DEN0 = 0;
    sbit  GPIO_PORTL_DEN0_bit at GPIO_PORTL_DEN.B0;
    const register unsigned short int GPIO_PORTL_DEN1 = 1;
    sbit  GPIO_PORTL_DEN1_bit at GPIO_PORTL_DEN.B1;
    const register unsigned short int GPIO_PORTL_DEN2 = 2;
    sbit  GPIO_PORTL_DEN2_bit at GPIO_PORTL_DEN.B2;
    const register unsigned short int GPIO_PORTL_DEN3 = 3;
    sbit  GPIO_PORTL_DEN3_bit at GPIO_PORTL_DEN.B3;
    const register unsigned short int GPIO_PORTL_DEN4 = 4;
    sbit  GPIO_PORTL_DEN4_bit at GPIO_PORTL_DEN.B4;
    const register unsigned short int GPIO_PORTL_DEN5 = 5;
    sbit  GPIO_PORTL_DEN5_bit at GPIO_PORTL_DEN.B5;
    const register unsigned short int GPIO_PORTL_DEN6 = 6;
    sbit  GPIO_PORTL_DEN6_bit at GPIO_PORTL_DEN.B6;
    const register unsigned short int GPIO_PORTL_DEN7 = 7;
    sbit  GPIO_PORTL_DEN7_bit at GPIO_PORTL_DEN.B7;
sfr unsigned long   volatile GPIO_PORTL_LOCK      absolute 0x40062520;
    sbit  GPIO_LOCK0_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTL_LOCK_bit at GPIO_PORTL_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTL_CR        absolute 0x40062524;
sfr unsigned long   volatile GPIO_PORTL_AMSEL     absolute 0x40062528;
    const register unsigned short int GPIO_PORTL_AMSEL0 = 0;
    sbit  GPIO_PORTL_AMSEL0_bit at GPIO_PORTL_AMSEL.B0;
    const register unsigned short int GPIO_PORTL_AMSEL1 = 1;
    sbit  GPIO_PORTL_AMSEL1_bit at GPIO_PORTL_AMSEL.B1;
    const register unsigned short int GPIO_PORTL_AMSEL2 = 2;
    sbit  GPIO_PORTL_AMSEL2_bit at GPIO_PORTL_AMSEL.B2;
    const register unsigned short int GPIO_PORTL_AMSEL3 = 3;
    sbit  GPIO_PORTL_AMSEL3_bit at GPIO_PORTL_AMSEL.B3;
    const register unsigned short int GPIO_PORTL_AMSEL4 = 4;
    sbit  GPIO_PORTL_AMSEL4_bit at GPIO_PORTL_AMSEL.B4;
    const register unsigned short int GPIO_PORTL_AMSEL5 = 5;
    sbit  GPIO_PORTL_AMSEL5_bit at GPIO_PORTL_AMSEL.B5;
    const register unsigned short int GPIO_PORTL_AMSEL6 = 6;
    sbit  GPIO_PORTL_AMSEL6_bit at GPIO_PORTL_AMSEL.B6;
    const register unsigned short int GPIO_PORTL_AMSEL7 = 7;
    sbit  GPIO_PORTL_AMSEL7_bit at GPIO_PORTL_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTL_PCTL      absolute 0x4006252C;
sfr unsigned long   volatile GPIO_PORTL_ADCCTL    absolute 0x40062530;
sfr unsigned long   volatile GPIO_PORTL_DMACTL    absolute 0x40062534;
sfr unsigned long   volatile GPIO_PORTL_SI        absolute 0x40062538;
    sbit  GPIO_SI_SUM_GPIO_PORTL_SI_bit at GPIO_PORTL_SI.B0;

sfr unsigned long   volatile GPIO_PORTL_DR12R     absolute 0x4006253C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTL_DR12R_bit at GPIO_PORTL_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTL_WAKEPEN   absolute 0x40062540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTL_WAKEPEN_bit at GPIO_PORTL_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTL_WAKELVL   absolute 0x40062544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTL_WAKELVL_bit at GPIO_PORTL_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTL_WAKESTAT  absolute 0x40062548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTL_WAKESTAT_bit at GPIO_PORTL_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTL_PP        absolute 0x40062FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTL_PP_bit at GPIO_PORTL_PP.B0;

sfr unsigned long   volatile GPIO_PORTL_PC        absolute 0x40062FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTL_PC_bit at GPIO_PORTL_PC.B15;

sfr unsigned long   volatile GPIO_PORTM           absolute 0x40063000;
sfr unsigned long   volatile GPIO_PORTM_DATA_BITS absolute 0x40063000;
sfr unsigned long   volatile GPIO_PORTM_DATA      absolute 0x400633FC;
    const register unsigned short int GPIO_PORTM_DATA0 = 0;
    sbit  GPIO_PORTM_DATA0_bit at GPIO_PORTM_DATA.B0;
    const register unsigned short int GPIO_PORTM_DATA1 = 1;
    sbit  GPIO_PORTM_DATA1_bit at GPIO_PORTM_DATA.B1;
    const register unsigned short int GPIO_PORTM_DATA2 = 2;
    sbit  GPIO_PORTM_DATA2_bit at GPIO_PORTM_DATA.B2;
    const register unsigned short int GPIO_PORTM_DATA3 = 3;
    sbit  GPIO_PORTM_DATA3_bit at GPIO_PORTM_DATA.B3;
    const register unsigned short int GPIO_PORTM_DATA4 = 4;
    sbit  GPIO_PORTM_DATA4_bit at GPIO_PORTM_DATA.B4;
    const register unsigned short int GPIO_PORTM_DATA5 = 5;
    sbit  GPIO_PORTM_DATA5_bit at GPIO_PORTM_DATA.B5;
    const register unsigned short int GPIO_PORTM_DATA6 = 6;
    sbit  GPIO_PORTM_DATA6_bit at GPIO_PORTM_DATA.B6;
    const register unsigned short int GPIO_PORTM_DATA7 = 7;
    sbit  GPIO_PORTM_DATA7_bit at GPIO_PORTM_DATA.B7;
sfr unsigned long   volatile GPIO_PORTM_DIR       absolute 0x40063400;
    const register unsigned short int GPIO_PORTM_DIR0 = 0;
    sbit  GPIO_PORTM_DIR0_bit at GPIO_PORTM_DIR.B0;
    const register unsigned short int GPIO_PORTM_DIR1 = 1;
    sbit  GPIO_PORTM_DIR1_bit at GPIO_PORTM_DIR.B1;
    const register unsigned short int GPIO_PORTM_DIR2 = 2;
    sbit  GPIO_PORTM_DIR2_bit at GPIO_PORTM_DIR.B2;
    const register unsigned short int GPIO_PORTM_DIR3 = 3;
    sbit  GPIO_PORTM_DIR3_bit at GPIO_PORTM_DIR.B3;
    const register unsigned short int GPIO_PORTM_DIR4 = 4;
    sbit  GPIO_PORTM_DIR4_bit at GPIO_PORTM_DIR.B4;
    const register unsigned short int GPIO_PORTM_DIR5 = 5;
    sbit  GPIO_PORTM_DIR5_bit at GPIO_PORTM_DIR.B5;
    const register unsigned short int GPIO_PORTM_DIR6 = 6;
    sbit  GPIO_PORTM_DIR6_bit at GPIO_PORTM_DIR.B6;
    const register unsigned short int GPIO_PORTM_DIR7 = 7;
    sbit  GPIO_PORTM_DIR7_bit at GPIO_PORTM_DIR.B7;
sfr unsigned long   volatile GPIO_PORTM_IS        absolute 0x40063404;
sfr unsigned long   volatile GPIO_PORTM_IBE       absolute 0x40063408;
sfr unsigned long   volatile GPIO_PORTM_IEV       absolute 0x4006340C;
sfr unsigned long   volatile GPIO_PORTM_IM        absolute 0x40063410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTM_IM_bit at GPIO_PORTM_IM.B8;

sfr unsigned long   volatile GPIO_PORTM_RIS       absolute 0x40063414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTM_RIS_bit at GPIO_PORTM_RIS.B8;

sfr unsigned long   volatile GPIO_PORTM_MIS       absolute 0x40063418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTM_MIS_bit at GPIO_PORTM_MIS.B8;

sfr unsigned long   volatile GPIO_PORTM_ICR       absolute 0x4006341C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTM_ICR_bit at GPIO_PORTM_ICR.B8;

sfr unsigned long   volatile GPIO_PORTM_AFSEL     absolute 0x40063420;
    const register unsigned short int GPIO_PORTM_AFSEL0 = 0;
    sbit  GPIO_PORTM_AFSEL0_bit at GPIO_PORTM_AFSEL.B0;
    const register unsigned short int GPIO_PORTM_AFSEL1 = 1;
    sbit  GPIO_PORTM_AFSEL1_bit at GPIO_PORTM_AFSEL.B1;
    const register unsigned short int GPIO_PORTM_AFSEL2 = 2;
    sbit  GPIO_PORTM_AFSEL2_bit at GPIO_PORTM_AFSEL.B2;
    const register unsigned short int GPIO_PORTM_AFSEL3 = 3;
    sbit  GPIO_PORTM_AFSEL3_bit at GPIO_PORTM_AFSEL.B3;
    const register unsigned short int GPIO_PORTM_AFSEL4 = 4;
    sbit  GPIO_PORTM_AFSEL4_bit at GPIO_PORTM_AFSEL.B4;
    const register unsigned short int GPIO_PORTM_AFSEL5 = 5;
    sbit  GPIO_PORTM_AFSEL5_bit at GPIO_PORTM_AFSEL.B5;
    const register unsigned short int GPIO_PORTM_AFSEL6 = 6;
    sbit  GPIO_PORTM_AFSEL6_bit at GPIO_PORTM_AFSEL.B6;
    const register unsigned short int GPIO_PORTM_AFSEL7 = 7;
    sbit  GPIO_PORTM_AFSEL7_bit at GPIO_PORTM_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTM_DR2R      absolute 0x40063500;
sfr unsigned long   volatile GPIO_PORTM_DR4R      absolute 0x40063504;
sfr unsigned long   volatile GPIO_PORTM_DR8R      absolute 0x40063508;
sfr unsigned long   volatile GPIO_PORTM_ODR       absolute 0x4006350C;
sfr unsigned long   volatile GPIO_PORTM_PUR       absolute 0x40063510;
sfr unsigned long   volatile GPIO_PORTM_PDR       absolute 0x40063514;
sfr unsigned long   volatile GPIO_PORTM_SLR       absolute 0x40063518;
sfr unsigned long   volatile GPIO_PORTM_DEN       absolute 0x4006351C;
    const register unsigned short int GPIO_PORTM_DEN0 = 0;
    sbit  GPIO_PORTM_DEN0_bit at GPIO_PORTM_DEN.B0;
    const register unsigned short int GPIO_PORTM_DEN1 = 1;
    sbit  GPIO_PORTM_DEN1_bit at GPIO_PORTM_DEN.B1;
    const register unsigned short int GPIO_PORTM_DEN2 = 2;
    sbit  GPIO_PORTM_DEN2_bit at GPIO_PORTM_DEN.B2;
    const register unsigned short int GPIO_PORTM_DEN3 = 3;
    sbit  GPIO_PORTM_DEN3_bit at GPIO_PORTM_DEN.B3;
    const register unsigned short int GPIO_PORTM_DEN4 = 4;
    sbit  GPIO_PORTM_DEN4_bit at GPIO_PORTM_DEN.B4;
    const register unsigned short int GPIO_PORTM_DEN5 = 5;
    sbit  GPIO_PORTM_DEN5_bit at GPIO_PORTM_DEN.B5;
    const register unsigned short int GPIO_PORTM_DEN6 = 6;
    sbit  GPIO_PORTM_DEN6_bit at GPIO_PORTM_DEN.B6;
    const register unsigned short int GPIO_PORTM_DEN7 = 7;
    sbit  GPIO_PORTM_DEN7_bit at GPIO_PORTM_DEN.B7;
sfr unsigned long   volatile GPIO_PORTM_LOCK      absolute 0x40063520;
    sbit  GPIO_LOCK0_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTM_LOCK_bit at GPIO_PORTM_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTM_CR        absolute 0x40063524;
sfr unsigned long   volatile GPIO_PORTM_AMSEL     absolute 0x40063528;
    const register unsigned short int GPIO_PORTM_AMSEL0 = 0;
    sbit  GPIO_PORTM_AMSEL0_bit at GPIO_PORTM_AMSEL.B0;
    const register unsigned short int GPIO_PORTM_AMSEL1 = 1;
    sbit  GPIO_PORTM_AMSEL1_bit at GPIO_PORTM_AMSEL.B1;
    const register unsigned short int GPIO_PORTM_AMSEL2 = 2;
    sbit  GPIO_PORTM_AMSEL2_bit at GPIO_PORTM_AMSEL.B2;
    const register unsigned short int GPIO_PORTM_AMSEL3 = 3;
    sbit  GPIO_PORTM_AMSEL3_bit at GPIO_PORTM_AMSEL.B3;
    const register unsigned short int GPIO_PORTM_AMSEL4 = 4;
    sbit  GPIO_PORTM_AMSEL4_bit at GPIO_PORTM_AMSEL.B4;
    const register unsigned short int GPIO_PORTM_AMSEL5 = 5;
    sbit  GPIO_PORTM_AMSEL5_bit at GPIO_PORTM_AMSEL.B5;
    const register unsigned short int GPIO_PORTM_AMSEL6 = 6;
    sbit  GPIO_PORTM_AMSEL6_bit at GPIO_PORTM_AMSEL.B6;
    const register unsigned short int GPIO_PORTM_AMSEL7 = 7;
    sbit  GPIO_PORTM_AMSEL7_bit at GPIO_PORTM_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTM_PCTL      absolute 0x4006352C;
sfr unsigned long   volatile GPIO_PORTM_ADCCTL    absolute 0x40063530;
sfr unsigned long   volatile GPIO_PORTM_DMACTL    absolute 0x40063534;
sfr unsigned long   volatile GPIO_PORTM_SI        absolute 0x40063538;
    sbit  GPIO_SI_SUM_GPIO_PORTM_SI_bit at GPIO_PORTM_SI.B0;

sfr unsigned long   volatile GPIO_PORTM_DR12R     absolute 0x4006353C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTM_DR12R_bit at GPIO_PORTM_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTM_WAKEPEN   absolute 0x40063540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTM_WAKEPEN_bit at GPIO_PORTM_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTM_WAKELVL   absolute 0x40063544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTM_WAKELVL_bit at GPIO_PORTM_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTM_WAKESTAT  absolute 0x40063548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTM_WAKESTAT_bit at GPIO_PORTM_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTM_PP        absolute 0x40063FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTM_PP_bit at GPIO_PORTM_PP.B0;

sfr unsigned long   volatile GPIO_PORTM_PC        absolute 0x40063FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTM_PC_bit at GPIO_PORTM_PC.B15;

sfr unsigned long   volatile GPIO_PORTN           absolute 0x40064000;
sfr unsigned long   volatile GPIO_PORTN_DATA_BITS absolute 0x40064000;
sfr unsigned long   volatile GPIO_PORTN_DATA      absolute 0x400643FC;
    const register unsigned short int GPIO_PORTN_DATA0 = 0;
    sbit  GPIO_PORTN_DATA0_bit at GPIO_PORTN_DATA.B0;
    const register unsigned short int GPIO_PORTN_DATA1 = 1;
    sbit  GPIO_PORTN_DATA1_bit at GPIO_PORTN_DATA.B1;
    const register unsigned short int GPIO_PORTN_DATA2 = 2;
    sbit  GPIO_PORTN_DATA2_bit at GPIO_PORTN_DATA.B2;
    const register unsigned short int GPIO_PORTN_DATA3 = 3;
    sbit  GPIO_PORTN_DATA3_bit at GPIO_PORTN_DATA.B3;
    const register unsigned short int GPIO_PORTN_DATA4 = 4;
    sbit  GPIO_PORTN_DATA4_bit at GPIO_PORTN_DATA.B4;
    const register unsigned short int GPIO_PORTN_DATA5 = 5;
    sbit  GPIO_PORTN_DATA5_bit at GPIO_PORTN_DATA.B5;
sfr unsigned long   volatile GPIO_PORTN_DIR       absolute 0x40064400;
    const register unsigned short int GPIO_PORTN_DIR0 = 0;
    sbit  GPIO_PORTN_DIR0_bit at GPIO_PORTN_DIR.B0;
    const register unsigned short int GPIO_PORTN_DIR1 = 1;
    sbit  GPIO_PORTN_DIR1_bit at GPIO_PORTN_DIR.B1;
    const register unsigned short int GPIO_PORTN_DIR2 = 2;
    sbit  GPIO_PORTN_DIR2_bit at GPIO_PORTN_DIR.B2;
    const register unsigned short int GPIO_PORTN_DIR3 = 3;
    sbit  GPIO_PORTN_DIR3_bit at GPIO_PORTN_DIR.B3;
    const register unsigned short int GPIO_PORTN_DIR4 = 4;
    sbit  GPIO_PORTN_DIR4_bit at GPIO_PORTN_DIR.B4;
    const register unsigned short int GPIO_PORTN_DIR5 = 5;
    sbit  GPIO_PORTN_DIR5_bit at GPIO_PORTN_DIR.B5;
sfr unsigned long   volatile GPIO_PORTN_IS        absolute 0x40064404;
sfr unsigned long   volatile GPIO_PORTN_IBE       absolute 0x40064408;
sfr unsigned long   volatile GPIO_PORTN_IEV       absolute 0x4006440C;
sfr unsigned long   volatile GPIO_PORTN_IM        absolute 0x40064410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTN_IM_bit at GPIO_PORTN_IM.B8;

sfr unsigned long   volatile GPIO_PORTN_RIS       absolute 0x40064414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTN_RIS_bit at GPIO_PORTN_RIS.B8;

sfr unsigned long   volatile GPIO_PORTN_MIS       absolute 0x40064418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTN_MIS_bit at GPIO_PORTN_MIS.B8;

sfr unsigned long   volatile GPIO_PORTN_ICR       absolute 0x4006441C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTN_ICR_bit at GPIO_PORTN_ICR.B8;

sfr unsigned long   volatile GPIO_PORTN_AFSEL     absolute 0x40064420;
    const register unsigned short int GPIO_PORTN_AFSEL0 = 0;
    sbit  GPIO_PORTN_AFSEL0_bit at GPIO_PORTN_AFSEL.B0;
    const register unsigned short int GPIO_PORTN_AFSEL1 = 1;
    sbit  GPIO_PORTN_AFSEL1_bit at GPIO_PORTN_AFSEL.B1;
    const register unsigned short int GPIO_PORTN_AFSEL2 = 2;
    sbit  GPIO_PORTN_AFSEL2_bit at GPIO_PORTN_AFSEL.B2;
    const register unsigned short int GPIO_PORTN_AFSEL3 = 3;
    sbit  GPIO_PORTN_AFSEL3_bit at GPIO_PORTN_AFSEL.B3;
    const register unsigned short int GPIO_PORTN_AFSEL4 = 4;
    sbit  GPIO_PORTN_AFSEL4_bit at GPIO_PORTN_AFSEL.B4;
    const register unsigned short int GPIO_PORTN_AFSEL5 = 5;
    sbit  GPIO_PORTN_AFSEL5_bit at GPIO_PORTN_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTN_DR2R      absolute 0x40064500;
sfr unsigned long   volatile GPIO_PORTN_DR4R      absolute 0x40064504;
sfr unsigned long   volatile GPIO_PORTN_DR8R      absolute 0x40064508;
sfr unsigned long   volatile GPIO_PORTN_ODR       absolute 0x4006450C;
sfr unsigned long   volatile GPIO_PORTN_PUR       absolute 0x40064510;
sfr unsigned long   volatile GPIO_PORTN_PDR       absolute 0x40064514;
sfr unsigned long   volatile GPIO_PORTN_SLR       absolute 0x40064518;
sfr unsigned long   volatile GPIO_PORTN_DEN       absolute 0x4006451C;
    const register unsigned short int GPIO_PORTN_DEN0 = 0;
    sbit  GPIO_PORTN_DEN0_bit at GPIO_PORTN_DEN.B0;
    const register unsigned short int GPIO_PORTN_DEN1 = 1;
    sbit  GPIO_PORTN_DEN1_bit at GPIO_PORTN_DEN.B1;
    const register unsigned short int GPIO_PORTN_DEN2 = 2;
    sbit  GPIO_PORTN_DEN2_bit at GPIO_PORTN_DEN.B2;
    const register unsigned short int GPIO_PORTN_DEN3 = 3;
    sbit  GPIO_PORTN_DEN3_bit at GPIO_PORTN_DEN.B3;
    const register unsigned short int GPIO_PORTN_DEN4 = 4;
    sbit  GPIO_PORTN_DEN4_bit at GPIO_PORTN_DEN.B4;
    const register unsigned short int GPIO_PORTN_DEN5 = 5;
    sbit  GPIO_PORTN_DEN5_bit at GPIO_PORTN_DEN.B5;
sfr unsigned long   volatile GPIO_PORTN_LOCK      absolute 0x40064520;
    sbit  GPIO_LOCK0_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTN_LOCK_bit at GPIO_PORTN_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTN_CR        absolute 0x40064524;
sfr unsigned long   volatile GPIO_PORTN_AMSEL     absolute 0x40064528;
    const register unsigned short int GPIO_PORTN_AMSEL0 = 0;
    sbit  GPIO_PORTN_AMSEL0_bit at GPIO_PORTN_AMSEL.B0;
    const register unsigned short int GPIO_PORTN_AMSEL1 = 1;
    sbit  GPIO_PORTN_AMSEL1_bit at GPIO_PORTN_AMSEL.B1;
    const register unsigned short int GPIO_PORTN_AMSEL2 = 2;
    sbit  GPIO_PORTN_AMSEL2_bit at GPIO_PORTN_AMSEL.B2;
    const register unsigned short int GPIO_PORTN_AMSEL3 = 3;
    sbit  GPIO_PORTN_AMSEL3_bit at GPIO_PORTN_AMSEL.B3;
    const register unsigned short int GPIO_PORTN_AMSEL4 = 4;
    sbit  GPIO_PORTN_AMSEL4_bit at GPIO_PORTN_AMSEL.B4;
    const register unsigned short int GPIO_PORTN_AMSEL5 = 5;
    sbit  GPIO_PORTN_AMSEL5_bit at GPIO_PORTN_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTN_PCTL      absolute 0x4006452C;
sfr unsigned long   volatile GPIO_PORTN_ADCCTL    absolute 0x40064530;
sfr unsigned long   volatile GPIO_PORTN_DMACTL    absolute 0x40064534;
sfr unsigned long   volatile GPIO_PORTN_SI        absolute 0x40064538;
    sbit  GPIO_SI_SUM_GPIO_PORTN_SI_bit at GPIO_PORTN_SI.B0;

sfr unsigned long   volatile GPIO_PORTN_DR12R     absolute 0x4006453C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTN_DR12R_bit at GPIO_PORTN_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTN_WAKEPEN   absolute 0x40064540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTN_WAKEPEN_bit at GPIO_PORTN_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTN_WAKELVL   absolute 0x40064544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTN_WAKELVL_bit at GPIO_PORTN_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTN_WAKESTAT  absolute 0x40064548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTN_WAKESTAT_bit at GPIO_PORTN_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTN_PP        absolute 0x40064FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTN_PP_bit at GPIO_PORTN_PP.B0;

sfr unsigned long   volatile GPIO_PORTN_PC        absolute 0x40064FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTN_PC_bit at GPIO_PORTN_PC.B15;

sfr unsigned long   volatile GPIO_PORTP           absolute 0x40065000;
sfr unsigned long   volatile GPIO_PORTP_DATA_BITS absolute 0x40065000;
sfr unsigned long   volatile GPIO_PORTP_DATA      absolute 0x400653FC;
    const register unsigned short int GPIO_PORTP_DATA0 = 0;
    sbit  GPIO_PORTP_DATA0_bit at GPIO_PORTP_DATA.B0;
    const register unsigned short int GPIO_PORTP_DATA1 = 1;
    sbit  GPIO_PORTP_DATA1_bit at GPIO_PORTP_DATA.B1;
    const register unsigned short int GPIO_PORTP_DATA2 = 2;
    sbit  GPIO_PORTP_DATA2_bit at GPIO_PORTP_DATA.B2;
    const register unsigned short int GPIO_PORTP_DATA3 = 3;
    sbit  GPIO_PORTP_DATA3_bit at GPIO_PORTP_DATA.B3;
    const register unsigned short int GPIO_PORTP_DATA4 = 4;
    sbit  GPIO_PORTP_DATA4_bit at GPIO_PORTP_DATA.B4;
    const register unsigned short int GPIO_PORTP_DATA5 = 5;
    sbit  GPIO_PORTP_DATA5_bit at GPIO_PORTP_DATA.B5;
sfr unsigned long   volatile GPIO_PORTP_DIR       absolute 0x40065400;
    const register unsigned short int GPIO_PORTP_DIR0 = 0;
    sbit  GPIO_PORTP_DIR0_bit at GPIO_PORTP_DIR.B0;
    const register unsigned short int GPIO_PORTP_DIR1 = 1;
    sbit  GPIO_PORTP_DIR1_bit at GPIO_PORTP_DIR.B1;
    const register unsigned short int GPIO_PORTP_DIR2 = 2;
    sbit  GPIO_PORTP_DIR2_bit at GPIO_PORTP_DIR.B2;
    const register unsigned short int GPIO_PORTP_DIR3 = 3;
    sbit  GPIO_PORTP_DIR3_bit at GPIO_PORTP_DIR.B3;
    const register unsigned short int GPIO_PORTP_DIR4 = 4;
    sbit  GPIO_PORTP_DIR4_bit at GPIO_PORTP_DIR.B4;
    const register unsigned short int GPIO_PORTP_DIR5 = 5;
    sbit  GPIO_PORTP_DIR5_bit at GPIO_PORTP_DIR.B5;
sfr unsigned long   volatile GPIO_PORTP_IS        absolute 0x40065404;
sfr unsigned long   volatile GPIO_PORTP_IBE       absolute 0x40065408;
sfr unsigned long   volatile GPIO_PORTP_IEV       absolute 0x4006540C;
sfr unsigned long   volatile GPIO_PORTP_IM        absolute 0x40065410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTP_IM_bit at GPIO_PORTP_IM.B8;

sfr unsigned long   volatile GPIO_PORTP_RIS       absolute 0x40065414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTP_RIS_bit at GPIO_PORTP_RIS.B8;

sfr unsigned long   volatile GPIO_PORTP_MIS       absolute 0x40065418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTP_MIS_bit at GPIO_PORTP_MIS.B8;

sfr unsigned long   volatile GPIO_PORTP_ICR       absolute 0x4006541C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTP_ICR_bit at GPIO_PORTP_ICR.B8;

sfr unsigned long   volatile GPIO_PORTP_AFSEL     absolute 0x40065420;
    const register unsigned short int GPIO_PORTP_AFSEL0 = 0;
    sbit  GPIO_PORTP_AFSEL0_bit at GPIO_PORTP_AFSEL.B0;
    const register unsigned short int GPIO_PORTP_AFSEL1 = 1;
    sbit  GPIO_PORTP_AFSEL1_bit at GPIO_PORTP_AFSEL.B1;
    const register unsigned short int GPIO_PORTP_AFSEL2 = 2;
    sbit  GPIO_PORTP_AFSEL2_bit at GPIO_PORTP_AFSEL.B2;
    const register unsigned short int GPIO_PORTP_AFSEL3 = 3;
    sbit  GPIO_PORTP_AFSEL3_bit at GPIO_PORTP_AFSEL.B3;
    const register unsigned short int GPIO_PORTP_AFSEL4 = 4;
    sbit  GPIO_PORTP_AFSEL4_bit at GPIO_PORTP_AFSEL.B4;
    const register unsigned short int GPIO_PORTP_AFSEL5 = 5;
    sbit  GPIO_PORTP_AFSEL5_bit at GPIO_PORTP_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTP_DR2R      absolute 0x40065500;
sfr unsigned long   volatile GPIO_PORTP_DR4R      absolute 0x40065504;
sfr unsigned long   volatile GPIO_PORTP_DR8R      absolute 0x40065508;
sfr unsigned long   volatile GPIO_PORTP_ODR       absolute 0x4006550C;
sfr unsigned long   volatile GPIO_PORTP_PUR       absolute 0x40065510;
sfr unsigned long   volatile GPIO_PORTP_PDR       absolute 0x40065514;
sfr unsigned long   volatile GPIO_PORTP_SLR       absolute 0x40065518;
sfr unsigned long   volatile GPIO_PORTP_DEN       absolute 0x4006551C;
    const register unsigned short int GPIO_PORTP_DEN0 = 0;
    sbit  GPIO_PORTP_DEN0_bit at GPIO_PORTP_DEN.B0;
    const register unsigned short int GPIO_PORTP_DEN1 = 1;
    sbit  GPIO_PORTP_DEN1_bit at GPIO_PORTP_DEN.B1;
    const register unsigned short int GPIO_PORTP_DEN2 = 2;
    sbit  GPIO_PORTP_DEN2_bit at GPIO_PORTP_DEN.B2;
    const register unsigned short int GPIO_PORTP_DEN3 = 3;
    sbit  GPIO_PORTP_DEN3_bit at GPIO_PORTP_DEN.B3;
    const register unsigned short int GPIO_PORTP_DEN4 = 4;
    sbit  GPIO_PORTP_DEN4_bit at GPIO_PORTP_DEN.B4;
    const register unsigned short int GPIO_PORTP_DEN5 = 5;
    sbit  GPIO_PORTP_DEN5_bit at GPIO_PORTP_DEN.B5;
sfr unsigned long   volatile GPIO_PORTP_LOCK      absolute 0x40065520;
    sbit  GPIO_LOCK0_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTP_LOCK_bit at GPIO_PORTP_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTP_CR        absolute 0x40065524;
sfr unsigned long   volatile GPIO_PORTP_AMSEL     absolute 0x40065528;
    const register unsigned short int GPIO_PORTP_AMSEL0 = 0;
    sbit  GPIO_PORTP_AMSEL0_bit at GPIO_PORTP_AMSEL.B0;
    const register unsigned short int GPIO_PORTP_AMSEL1 = 1;
    sbit  GPIO_PORTP_AMSEL1_bit at GPIO_PORTP_AMSEL.B1;
    const register unsigned short int GPIO_PORTP_AMSEL2 = 2;
    sbit  GPIO_PORTP_AMSEL2_bit at GPIO_PORTP_AMSEL.B2;
    const register unsigned short int GPIO_PORTP_AMSEL3 = 3;
    sbit  GPIO_PORTP_AMSEL3_bit at GPIO_PORTP_AMSEL.B3;
    const register unsigned short int GPIO_PORTP_AMSEL4 = 4;
    sbit  GPIO_PORTP_AMSEL4_bit at GPIO_PORTP_AMSEL.B4;
    const register unsigned short int GPIO_PORTP_AMSEL5 = 5;
    sbit  GPIO_PORTP_AMSEL5_bit at GPIO_PORTP_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTP_PCTL      absolute 0x4006552C;
sfr unsigned long   volatile GPIO_PORTP_ADCCTL    absolute 0x40065530;
sfr unsigned long   volatile GPIO_PORTP_DMACTL    absolute 0x40065534;
sfr unsigned long   volatile GPIO_PORTP_SI        absolute 0x40065538;
    sbit  GPIO_SI_SUM_GPIO_PORTP_SI_bit at GPIO_PORTP_SI.B0;

sfr unsigned long   volatile GPIO_PORTP_DR12R     absolute 0x4006553C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTP_DR12R_bit at GPIO_PORTP_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTP_WAKEPEN   absolute 0x40065540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTP_WAKEPEN_bit at GPIO_PORTP_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTP_WAKELVL   absolute 0x40065544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTP_WAKELVL_bit at GPIO_PORTP_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTP_WAKESTAT  absolute 0x40065548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTP_WAKESTAT_bit at GPIO_PORTP_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTP_PP        absolute 0x40065FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTP_PP_bit at GPIO_PORTP_PP.B0;

sfr unsigned long   volatile GPIO_PORTP_PC        absolute 0x40065FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTP_PC_bit at GPIO_PORTP_PC.B15;

sfr unsigned long   volatile GPIO_PORTQ           absolute 0x40066000;
sfr unsigned long   volatile GPIO_PORTQ_DATA_BITS absolute 0x40066000;
sfr unsigned long   volatile GPIO_PORTQ_DATA      absolute 0x400663FC;
    const register unsigned short int GPIO_PORTQ_DATA0 = 0;
    sbit  GPIO_PORTQ_DATA0_bit at GPIO_PORTQ_DATA.B0;
    const register unsigned short int GPIO_PORTQ_DATA1 = 1;
    sbit  GPIO_PORTQ_DATA1_bit at GPIO_PORTQ_DATA.B1;
    const register unsigned short int GPIO_PORTQ_DATA2 = 2;
    sbit  GPIO_PORTQ_DATA2_bit at GPIO_PORTQ_DATA.B2;
    const register unsigned short int GPIO_PORTQ_DATA3 = 3;
    sbit  GPIO_PORTQ_DATA3_bit at GPIO_PORTQ_DATA.B3;
    const register unsigned short int GPIO_PORTQ_DATA4 = 4;
    sbit  GPIO_PORTQ_DATA4_bit at GPIO_PORTQ_DATA.B4;
sfr unsigned long   volatile GPIO_PORTQ_DIR       absolute 0x40066400;
    const register unsigned short int GPIO_PORTQ_DIR0 = 0;
    sbit  GPIO_PORTQ_DIR0_bit at GPIO_PORTQ_DIR.B0;
    const register unsigned short int GPIO_PORTQ_DIR1 = 1;
    sbit  GPIO_PORTQ_DIR1_bit at GPIO_PORTQ_DIR.B1;
    const register unsigned short int GPIO_PORTQ_DIR2 = 2;
    sbit  GPIO_PORTQ_DIR2_bit at GPIO_PORTQ_DIR.B2;
    const register unsigned short int GPIO_PORTQ_DIR3 = 3;
    sbit  GPIO_PORTQ_DIR3_bit at GPIO_PORTQ_DIR.B3;
    const register unsigned short int GPIO_PORTQ_DIR4 = 4;
    sbit  GPIO_PORTQ_DIR4_bit at GPIO_PORTQ_DIR.B4;
sfr unsigned long   volatile GPIO_PORTQ_IS        absolute 0x40066404;
sfr unsigned long   volatile GPIO_PORTQ_IBE       absolute 0x40066408;
sfr unsigned long   volatile GPIO_PORTQ_IEV       absolute 0x4006640C;
sfr unsigned long   volatile GPIO_PORTQ_IM        absolute 0x40066410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B7;
    sbit  GPIO_IM_DMAIME_GPIO_PORTQ_IM_bit at GPIO_PORTQ_IM.B8;

sfr unsigned long   volatile GPIO_PORTQ_RIS       absolute 0x40066414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B7;
    sbit  GPIO_RIS_DMARIS_GPIO_PORTQ_RIS_bit at GPIO_PORTQ_RIS.B8;

sfr unsigned long   volatile GPIO_PORTQ_MIS       absolute 0x40066418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B7;
    sbit  GPIO_MIS_DMAMIS_GPIO_PORTQ_MIS_bit at GPIO_PORTQ_MIS.B8;

sfr unsigned long   volatile GPIO_PORTQ_ICR       absolute 0x4006641C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B7;
    sbit  GPIO_ICR_DMAIC_GPIO_PORTQ_ICR_bit at GPIO_PORTQ_ICR.B8;

sfr unsigned long   volatile GPIO_PORTQ_AFSEL     absolute 0x40066420;
    const register unsigned short int GPIO_PORTQ_AFSEL0 = 0;
    sbit  GPIO_PORTQ_AFSEL0_bit at GPIO_PORTQ_AFSEL.B0;
    const register unsigned short int GPIO_PORTQ_AFSEL1 = 1;
    sbit  GPIO_PORTQ_AFSEL1_bit at GPIO_PORTQ_AFSEL.B1;
    const register unsigned short int GPIO_PORTQ_AFSEL2 = 2;
    sbit  GPIO_PORTQ_AFSEL2_bit at GPIO_PORTQ_AFSEL.B2;
    const register unsigned short int GPIO_PORTQ_AFSEL3 = 3;
    sbit  GPIO_PORTQ_AFSEL3_bit at GPIO_PORTQ_AFSEL.B3;
    const register unsigned short int GPIO_PORTQ_AFSEL4 = 4;
    sbit  GPIO_PORTQ_AFSEL4_bit at GPIO_PORTQ_AFSEL.B4;
sfr unsigned long   volatile GPIO_PORTQ_DR2R      absolute 0x40066500;
sfr unsigned long   volatile GPIO_PORTQ_DR4R      absolute 0x40066504;
sfr unsigned long   volatile GPIO_PORTQ_DR8R      absolute 0x40066508;
sfr unsigned long   volatile GPIO_PORTQ_ODR       absolute 0x4006650C;
sfr unsigned long   volatile GPIO_PORTQ_PUR       absolute 0x40066510;
sfr unsigned long   volatile GPIO_PORTQ_PDR       absolute 0x40066514;
sfr unsigned long   volatile GPIO_PORTQ_SLR       absolute 0x40066518;
sfr unsigned long   volatile GPIO_PORTQ_DEN       absolute 0x4006651C;
    const register unsigned short int GPIO_PORTQ_DEN0 = 0;
    sbit  GPIO_PORTQ_DEN0_bit at GPIO_PORTQ_DEN.B0;
    const register unsigned short int GPIO_PORTQ_DEN1 = 1;
    sbit  GPIO_PORTQ_DEN1_bit at GPIO_PORTQ_DEN.B1;
    const register unsigned short int GPIO_PORTQ_DEN2 = 2;
    sbit  GPIO_PORTQ_DEN2_bit at GPIO_PORTQ_DEN.B2;
    const register unsigned short int GPIO_PORTQ_DEN3 = 3;
    sbit  GPIO_PORTQ_DEN3_bit at GPIO_PORTQ_DEN.B3;
    const register unsigned short int GPIO_PORTQ_DEN4 = 4;
    sbit  GPIO_PORTQ_DEN4_bit at GPIO_PORTQ_DEN.B4;
sfr unsigned long   volatile GPIO_PORTQ_LOCK      absolute 0x40066520;
    sbit  GPIO_LOCK0_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTQ_LOCK_bit at GPIO_PORTQ_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTQ_CR        absolute 0x40066524;
sfr unsigned long   volatile GPIO_PORTQ_AMSEL     absolute 0x40066528;
    const register unsigned short int GPIO_PORTQ_AMSEL0 = 0;
    sbit  GPIO_PORTQ_AMSEL0_bit at GPIO_PORTQ_AMSEL.B0;
    const register unsigned short int GPIO_PORTQ_AMSEL1 = 1;
    sbit  GPIO_PORTQ_AMSEL1_bit at GPIO_PORTQ_AMSEL.B1;
    const register unsigned short int GPIO_PORTQ_AMSEL2 = 2;
    sbit  GPIO_PORTQ_AMSEL2_bit at GPIO_PORTQ_AMSEL.B2;
    const register unsigned short int GPIO_PORTQ_AMSEL3 = 3;
    sbit  GPIO_PORTQ_AMSEL3_bit at GPIO_PORTQ_AMSEL.B3;
    const register unsigned short int GPIO_PORTQ_AMSEL4 = 4;
    sbit  GPIO_PORTQ_AMSEL4_bit at GPIO_PORTQ_AMSEL.B4;
sfr unsigned long   volatile GPIO_PORTQ_PCTL      absolute 0x4006652C;
sfr unsigned long   volatile GPIO_PORTQ_ADCCTL    absolute 0x40066530;
sfr unsigned long   volatile GPIO_PORTQ_DMACTL    absolute 0x40066534;
sfr unsigned long   volatile GPIO_PORTQ_SI        absolute 0x40066538;
    sbit  GPIO_SI_SUM_GPIO_PORTQ_SI_bit at GPIO_PORTQ_SI.B0;

sfr unsigned long   volatile GPIO_PORTQ_DR12R     absolute 0x4006653C;
    sbit  GPIO_DR12R_DRV120_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B0;
    sbit  GPIO_DR12R_DRV121_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B1;
    sbit  GPIO_DR12R_DRV122_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B2;
    sbit  GPIO_DR12R_DRV123_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B3;
    sbit  GPIO_DR12R_DRV124_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B4;
    sbit  GPIO_DR12R_DRV125_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B5;
    sbit  GPIO_DR12R_DRV126_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B6;
    sbit  GPIO_DR12R_DRV127_GPIO_PORTQ_DR12R_bit at GPIO_PORTQ_DR12R.B7;

sfr unsigned long   volatile GPIO_PORTQ_WAKEPEN   absolute 0x40066540;
    sbit  GPIO_WAKEPEN_WAKEP4_GPIO_PORTQ_WAKEPEN_bit at GPIO_PORTQ_WAKEPEN.B4;

sfr unsigned long   volatile GPIO_PORTQ_WAKELVL   absolute 0x40066544;
    sbit  GPIO_WAKELVL_WAKELVL4_GPIO_PORTQ_WAKELVL_bit at GPIO_PORTQ_WAKELVL.B4;

sfr unsigned long   volatile GPIO_PORTQ_WAKESTAT  absolute 0x40066548;
    sbit  GPIO_WAKESTAT_STAT4_GPIO_PORTQ_WAKESTAT_bit at GPIO_PORTQ_WAKESTAT.B4;

sfr unsigned long   volatile GPIO_PORTQ_PP        absolute 0x40066FC0;
    sbit  GPIO_PP_EDE_GPIO_PORTQ_PP_bit at GPIO_PORTQ_PP.B0;

sfr unsigned long   volatile GPIO_PORTQ_PC        absolute 0x40066FC4;
    sbit  GPIO_PC_EDM00_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B0;
    sbit  GPIO_PC_EDM01_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B1;
    sbit  GPIO_PC_EDM12_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B2;
    sbit  GPIO_PC_EDM13_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B3;
    sbit  GPIO_PC_EDM24_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B4;
    sbit  GPIO_PC_EDM25_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B5;
    sbit  GPIO_PC_EDM36_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B6;
    sbit  GPIO_PC_EDM37_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B7;
    sbit  GPIO_PC_EDM48_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B8;
    sbit  GPIO_PC_EDM49_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B9;
    sbit  GPIO_PC_EDM510_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B10;
    sbit  GPIO_PC_EDM511_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B11;
    sbit  GPIO_PC_EDM612_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B12;
    sbit  GPIO_PC_EDM613_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B13;
    sbit  GPIO_PC_EDM714_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B14;
    sbit  GPIO_PC_EDM715_GPIO_PORTQ_PC_bit at GPIO_PORTQ_PC.B15;

sfr unsigned long   volatile EEPROM_EESIZE        absolute 0x400AF000;
    const register unsigned short int EEPROM_EESIZE_WORDCNT0 = 0;
    sbit  EEPROM_EESIZE_WORDCNT0_bit at EEPROM_EESIZE.B0;
    const register unsigned short int EEPROM_EESIZE_WORDCNT1 = 1;
    sbit  EEPROM_EESIZE_WORDCNT1_bit at EEPROM_EESIZE.B1;
    const register unsigned short int EEPROM_EESIZE_WORDCNT2 = 2;
    sbit  EEPROM_EESIZE_WORDCNT2_bit at EEPROM_EESIZE.B2;
    const register unsigned short int EEPROM_EESIZE_WORDCNT3 = 3;
    sbit  EEPROM_EESIZE_WORDCNT3_bit at EEPROM_EESIZE.B3;
    const register unsigned short int EEPROM_EESIZE_WORDCNT4 = 4;
    sbit  EEPROM_EESIZE_WORDCNT4_bit at EEPROM_EESIZE.B4;
    const register unsigned short int EEPROM_EESIZE_WORDCNT5 = 5;
    sbit  EEPROM_EESIZE_WORDCNT5_bit at EEPROM_EESIZE.B5;
    const register unsigned short int EEPROM_EESIZE_WORDCNT6 = 6;
    sbit  EEPROM_EESIZE_WORDCNT6_bit at EEPROM_EESIZE.B6;
    const register unsigned short int EEPROM_EESIZE_WORDCNT7 = 7;
    sbit  EEPROM_EESIZE_WORDCNT7_bit at EEPROM_EESIZE.B7;
    const register unsigned short int EEPROM_EESIZE_WORDCNT8 = 8;
    sbit  EEPROM_EESIZE_WORDCNT8_bit at EEPROM_EESIZE.B8;
    const register unsigned short int EEPROM_EESIZE_WORDCNT9 = 9;
    sbit  EEPROM_EESIZE_WORDCNT9_bit at EEPROM_EESIZE.B9;
    const register unsigned short int EEPROM_EESIZE_WORDCNT10 = 10;
    sbit  EEPROM_EESIZE_WORDCNT10_bit at EEPROM_EESIZE.B10;
    const register unsigned short int EEPROM_EESIZE_WORDCNT11 = 11;
    sbit  EEPROM_EESIZE_WORDCNT11_bit at EEPROM_EESIZE.B11;
    const register unsigned short int EEPROM_EESIZE_WORDCNT12 = 12;
    sbit  EEPROM_EESIZE_WORDCNT12_bit at EEPROM_EESIZE.B12;
    const register unsigned short int EEPROM_EESIZE_WORDCNT13 = 13;
    sbit  EEPROM_EESIZE_WORDCNT13_bit at EEPROM_EESIZE.B13;
    const register unsigned short int EEPROM_EESIZE_WORDCNT14 = 14;
    sbit  EEPROM_EESIZE_WORDCNT14_bit at EEPROM_EESIZE.B14;
    const register unsigned short int EEPROM_EESIZE_WORDCNT15 = 15;
    sbit  EEPROM_EESIZE_WORDCNT15_bit at EEPROM_EESIZE.B15;
    const register unsigned short int EEPROM_EESIZE_BLKCNT16 = 16;
    sbit  EEPROM_EESIZE_BLKCNT16_bit at EEPROM_EESIZE.B16;
    const register unsigned short int EEPROM_EESIZE_BLKCNT17 = 17;
    sbit  EEPROM_EESIZE_BLKCNT17_bit at EEPROM_EESIZE.B17;
    const register unsigned short int EEPROM_EESIZE_BLKCNT18 = 18;
    sbit  EEPROM_EESIZE_BLKCNT18_bit at EEPROM_EESIZE.B18;
    const register unsigned short int EEPROM_EESIZE_BLKCNT19 = 19;
    sbit  EEPROM_EESIZE_BLKCNT19_bit at EEPROM_EESIZE.B19;
    const register unsigned short int EEPROM_EESIZE_BLKCNT20 = 20;
    sbit  EEPROM_EESIZE_BLKCNT20_bit at EEPROM_EESIZE.B20;
    const register unsigned short int EEPROM_EESIZE_BLKCNT21 = 21;
    sbit  EEPROM_EESIZE_BLKCNT21_bit at EEPROM_EESIZE.B21;
    const register unsigned short int EEPROM_EESIZE_BLKCNT22 = 22;
    sbit  EEPROM_EESIZE_BLKCNT22_bit at EEPROM_EESIZE.B22;
    const register unsigned short int EEPROM_EESIZE_BLKCNT23 = 23;
    sbit  EEPROM_EESIZE_BLKCNT23_bit at EEPROM_EESIZE.B23;
    const register unsigned short int EEPROM_EESIZE_BLKCNT24 = 24;
    sbit  EEPROM_EESIZE_BLKCNT24_bit at EEPROM_EESIZE.B24;
    const register unsigned short int EEPROM_EESIZE_BLKCNT25 = 25;
    sbit  EEPROM_EESIZE_BLKCNT25_bit at EEPROM_EESIZE.B25;
    const register unsigned short int EEPROM_EESIZE_BLKCNT26 = 26;
    sbit  EEPROM_EESIZE_BLKCNT26_bit at EEPROM_EESIZE.B26;

sfr unsigned long   volatile EEPROM_EEBLOCK       absolute 0x400AF004;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK0 = 0;
    sbit  EEPROM_EEBLOCK_BLOCK0_bit at EEPROM_EEBLOCK.B0;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK1 = 1;
    sbit  EEPROM_EEBLOCK_BLOCK1_bit at EEPROM_EEBLOCK.B1;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK2 = 2;
    sbit  EEPROM_EEBLOCK_BLOCK2_bit at EEPROM_EEBLOCK.B2;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK3 = 3;
    sbit  EEPROM_EEBLOCK_BLOCK3_bit at EEPROM_EEBLOCK.B3;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK4 = 4;
    sbit  EEPROM_EEBLOCK_BLOCK4_bit at EEPROM_EEBLOCK.B4;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK5 = 5;
    sbit  EEPROM_EEBLOCK_BLOCK5_bit at EEPROM_EEBLOCK.B5;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK6 = 6;
    sbit  EEPROM_EEBLOCK_BLOCK6_bit at EEPROM_EEBLOCK.B6;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK7 = 7;
    sbit  EEPROM_EEBLOCK_BLOCK7_bit at EEPROM_EEBLOCK.B7;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK8 = 8;
    sbit  EEPROM_EEBLOCK_BLOCK8_bit at EEPROM_EEBLOCK.B8;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK9 = 9;
    sbit  EEPROM_EEBLOCK_BLOCK9_bit at EEPROM_EEBLOCK.B9;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK10 = 10;
    sbit  EEPROM_EEBLOCK_BLOCK10_bit at EEPROM_EEBLOCK.B10;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK11 = 11;
    sbit  EEPROM_EEBLOCK_BLOCK11_bit at EEPROM_EEBLOCK.B11;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK12 = 12;
    sbit  EEPROM_EEBLOCK_BLOCK12_bit at EEPROM_EEBLOCK.B12;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK13 = 13;
    sbit  EEPROM_EEBLOCK_BLOCK13_bit at EEPROM_EEBLOCK.B13;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK14 = 14;
    sbit  EEPROM_EEBLOCK_BLOCK14_bit at EEPROM_EEBLOCK.B14;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK15 = 15;
    sbit  EEPROM_EEBLOCK_BLOCK15_bit at EEPROM_EEBLOCK.B15;

sfr unsigned long   volatile EEPROM_EEOFFSET      absolute 0x400AF008;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET0 = 0;
    sbit  EEPROM_EEOFFSET_OFFSET0_bit at EEPROM_EEOFFSET.B0;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET1 = 1;
    sbit  EEPROM_EEOFFSET_OFFSET1_bit at EEPROM_EEOFFSET.B1;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET2 = 2;
    sbit  EEPROM_EEOFFSET_OFFSET2_bit at EEPROM_EEOFFSET.B2;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET3 = 3;
    sbit  EEPROM_EEOFFSET_OFFSET3_bit at EEPROM_EEOFFSET.B3;

sfr unsigned long   volatile EEPROM_EERDWR        absolute 0x400AF010;
    const register unsigned short int EEPROM_EERDWR_VALUE0 = 0;
    sbit  EEPROM_EERDWR_VALUE0_bit at EEPROM_EERDWR.B0;
    const register unsigned short int EEPROM_EERDWR_VALUE1 = 1;
    sbit  EEPROM_EERDWR_VALUE1_bit at EEPROM_EERDWR.B1;
    const register unsigned short int EEPROM_EERDWR_VALUE2 = 2;
    sbit  EEPROM_EERDWR_VALUE2_bit at EEPROM_EERDWR.B2;
    const register unsigned short int EEPROM_EERDWR_VALUE3 = 3;
    sbit  EEPROM_EERDWR_VALUE3_bit at EEPROM_EERDWR.B3;
    const register unsigned short int EEPROM_EERDWR_VALUE4 = 4;
    sbit  EEPROM_EERDWR_VALUE4_bit at EEPROM_EERDWR.B4;
    const register unsigned short int EEPROM_EERDWR_VALUE5 = 5;
    sbit  EEPROM_EERDWR_VALUE5_bit at EEPROM_EERDWR.B5;
    const register unsigned short int EEPROM_EERDWR_VALUE6 = 6;
    sbit  EEPROM_EERDWR_VALUE6_bit at EEPROM_EERDWR.B6;
    const register unsigned short int EEPROM_EERDWR_VALUE7 = 7;
    sbit  EEPROM_EERDWR_VALUE7_bit at EEPROM_EERDWR.B7;
    const register unsigned short int EEPROM_EERDWR_VALUE8 = 8;
    sbit  EEPROM_EERDWR_VALUE8_bit at EEPROM_EERDWR.B8;
    const register unsigned short int EEPROM_EERDWR_VALUE9 = 9;
    sbit  EEPROM_EERDWR_VALUE9_bit at EEPROM_EERDWR.B9;
    const register unsigned short int EEPROM_EERDWR_VALUE10 = 10;
    sbit  EEPROM_EERDWR_VALUE10_bit at EEPROM_EERDWR.B10;
    const register unsigned short int EEPROM_EERDWR_VALUE11 = 11;
    sbit  EEPROM_EERDWR_VALUE11_bit at EEPROM_EERDWR.B11;
    const register unsigned short int EEPROM_EERDWR_VALUE12 = 12;
    sbit  EEPROM_EERDWR_VALUE12_bit at EEPROM_EERDWR.B12;
    const register unsigned short int EEPROM_EERDWR_VALUE13 = 13;
    sbit  EEPROM_EERDWR_VALUE13_bit at EEPROM_EERDWR.B13;
    const register unsigned short int EEPROM_EERDWR_VALUE14 = 14;
    sbit  EEPROM_EERDWR_VALUE14_bit at EEPROM_EERDWR.B14;
    const register unsigned short int EEPROM_EERDWR_VALUE15 = 15;
    sbit  EEPROM_EERDWR_VALUE15_bit at EEPROM_EERDWR.B15;
    const register unsigned short int EEPROM_EERDWR_VALUE16 = 16;
    sbit  EEPROM_EERDWR_VALUE16_bit at EEPROM_EERDWR.B16;
    const register unsigned short int EEPROM_EERDWR_VALUE17 = 17;
    sbit  EEPROM_EERDWR_VALUE17_bit at EEPROM_EERDWR.B17;
    const register unsigned short int EEPROM_EERDWR_VALUE18 = 18;
    sbit  EEPROM_EERDWR_VALUE18_bit at EEPROM_EERDWR.B18;
    const register unsigned short int EEPROM_EERDWR_VALUE19 = 19;
    sbit  EEPROM_EERDWR_VALUE19_bit at EEPROM_EERDWR.B19;
    const register unsigned short int EEPROM_EERDWR_VALUE20 = 20;
    sbit  EEPROM_EERDWR_VALUE20_bit at EEPROM_EERDWR.B20;
    const register unsigned short int EEPROM_EERDWR_VALUE21 = 21;
    sbit  EEPROM_EERDWR_VALUE21_bit at EEPROM_EERDWR.B21;
    const register unsigned short int EEPROM_EERDWR_VALUE22 = 22;
    sbit  EEPROM_EERDWR_VALUE22_bit at EEPROM_EERDWR.B22;
    const register unsigned short int EEPROM_EERDWR_VALUE23 = 23;
    sbit  EEPROM_EERDWR_VALUE23_bit at EEPROM_EERDWR.B23;
    const register unsigned short int EEPROM_EERDWR_VALUE24 = 24;
    sbit  EEPROM_EERDWR_VALUE24_bit at EEPROM_EERDWR.B24;
    const register unsigned short int EEPROM_EERDWR_VALUE25 = 25;
    sbit  EEPROM_EERDWR_VALUE25_bit at EEPROM_EERDWR.B25;
    const register unsigned short int EEPROM_EERDWR_VALUE26 = 26;
    sbit  EEPROM_EERDWR_VALUE26_bit at EEPROM_EERDWR.B26;
    const register unsigned short int EEPROM_EERDWR_VALUE27 = 27;
    sbit  EEPROM_EERDWR_VALUE27_bit at EEPROM_EERDWR.B27;
    const register unsigned short int EEPROM_EERDWR_VALUE28 = 28;
    sbit  EEPROM_EERDWR_VALUE28_bit at EEPROM_EERDWR.B28;
    const register unsigned short int EEPROM_EERDWR_VALUE29 = 29;
    sbit  EEPROM_EERDWR_VALUE29_bit at EEPROM_EERDWR.B29;
    const register unsigned short int EEPROM_EERDWR_VALUE30 = 30;
    sbit  EEPROM_EERDWR_VALUE30_bit at EEPROM_EERDWR.B30;
    const register unsigned short int EEPROM_EERDWR_VALUE31 = 31;
    sbit  EEPROM_EERDWR_VALUE31_bit at EEPROM_EERDWR.B31;

sfr unsigned long   volatile EEPROM_EERDWRINC     absolute 0x400AF014;
    const register unsigned short int EEPROM_EERDWRINC_VALUE0 = 0;
    sbit  EEPROM_EERDWRINC_VALUE0_bit at EEPROM_EERDWRINC.B0;
    const register unsigned short int EEPROM_EERDWRINC_VALUE1 = 1;
    sbit  EEPROM_EERDWRINC_VALUE1_bit at EEPROM_EERDWRINC.B1;
    const register unsigned short int EEPROM_EERDWRINC_VALUE2 = 2;
    sbit  EEPROM_EERDWRINC_VALUE2_bit at EEPROM_EERDWRINC.B2;
    const register unsigned short int EEPROM_EERDWRINC_VALUE3 = 3;
    sbit  EEPROM_EERDWRINC_VALUE3_bit at EEPROM_EERDWRINC.B3;
    const register unsigned short int EEPROM_EERDWRINC_VALUE4 = 4;
    sbit  EEPROM_EERDWRINC_VALUE4_bit at EEPROM_EERDWRINC.B4;
    const register unsigned short int EEPROM_EERDWRINC_VALUE5 = 5;
    sbit  EEPROM_EERDWRINC_VALUE5_bit at EEPROM_EERDWRINC.B5;
    const register unsigned short int EEPROM_EERDWRINC_VALUE6 = 6;
    sbit  EEPROM_EERDWRINC_VALUE6_bit at EEPROM_EERDWRINC.B6;
    const register unsigned short int EEPROM_EERDWRINC_VALUE7 = 7;
    sbit  EEPROM_EERDWRINC_VALUE7_bit at EEPROM_EERDWRINC.B7;
    const register unsigned short int EEPROM_EERDWRINC_VALUE8 = 8;
    sbit  EEPROM_EERDWRINC_VALUE8_bit at EEPROM_EERDWRINC.B8;
    const register unsigned short int EEPROM_EERDWRINC_VALUE9 = 9;
    sbit  EEPROM_EERDWRINC_VALUE9_bit at EEPROM_EERDWRINC.B9;
    const register unsigned short int EEPROM_EERDWRINC_VALUE10 = 10;
    sbit  EEPROM_EERDWRINC_VALUE10_bit at EEPROM_EERDWRINC.B10;
    const register unsigned short int EEPROM_EERDWRINC_VALUE11 = 11;
    sbit  EEPROM_EERDWRINC_VALUE11_bit at EEPROM_EERDWRINC.B11;
    const register unsigned short int EEPROM_EERDWRINC_VALUE12 = 12;
    sbit  EEPROM_EERDWRINC_VALUE12_bit at EEPROM_EERDWRINC.B12;
    const register unsigned short int EEPROM_EERDWRINC_VALUE13 = 13;
    sbit  EEPROM_EERDWRINC_VALUE13_bit at EEPROM_EERDWRINC.B13;
    const register unsigned short int EEPROM_EERDWRINC_VALUE14 = 14;
    sbit  EEPROM_EERDWRINC_VALUE14_bit at EEPROM_EERDWRINC.B14;
    const register unsigned short int EEPROM_EERDWRINC_VALUE15 = 15;
    sbit  EEPROM_EERDWRINC_VALUE15_bit at EEPROM_EERDWRINC.B15;
    const register unsigned short int EEPROM_EERDWRINC_VALUE16 = 16;
    sbit  EEPROM_EERDWRINC_VALUE16_bit at EEPROM_EERDWRINC.B16;
    const register unsigned short int EEPROM_EERDWRINC_VALUE17 = 17;
    sbit  EEPROM_EERDWRINC_VALUE17_bit at EEPROM_EERDWRINC.B17;
    const register unsigned short int EEPROM_EERDWRINC_VALUE18 = 18;
    sbit  EEPROM_EERDWRINC_VALUE18_bit at EEPROM_EERDWRINC.B18;
    const register unsigned short int EEPROM_EERDWRINC_VALUE19 = 19;
    sbit  EEPROM_EERDWRINC_VALUE19_bit at EEPROM_EERDWRINC.B19;
    const register unsigned short int EEPROM_EERDWRINC_VALUE20 = 20;
    sbit  EEPROM_EERDWRINC_VALUE20_bit at EEPROM_EERDWRINC.B20;
    const register unsigned short int EEPROM_EERDWRINC_VALUE21 = 21;
    sbit  EEPROM_EERDWRINC_VALUE21_bit at EEPROM_EERDWRINC.B21;
    const register unsigned short int EEPROM_EERDWRINC_VALUE22 = 22;
    sbit  EEPROM_EERDWRINC_VALUE22_bit at EEPROM_EERDWRINC.B22;
    const register unsigned short int EEPROM_EERDWRINC_VALUE23 = 23;
    sbit  EEPROM_EERDWRINC_VALUE23_bit at EEPROM_EERDWRINC.B23;
    const register unsigned short int EEPROM_EERDWRINC_VALUE24 = 24;
    sbit  EEPROM_EERDWRINC_VALUE24_bit at EEPROM_EERDWRINC.B24;
    const register unsigned short int EEPROM_EERDWRINC_VALUE25 = 25;
    sbit  EEPROM_EERDWRINC_VALUE25_bit at EEPROM_EERDWRINC.B25;
    const register unsigned short int EEPROM_EERDWRINC_VALUE26 = 26;
    sbit  EEPROM_EERDWRINC_VALUE26_bit at EEPROM_EERDWRINC.B26;
    const register unsigned short int EEPROM_EERDWRINC_VALUE27 = 27;
    sbit  EEPROM_EERDWRINC_VALUE27_bit at EEPROM_EERDWRINC.B27;
    const register unsigned short int EEPROM_EERDWRINC_VALUE28 = 28;
    sbit  EEPROM_EERDWRINC_VALUE28_bit at EEPROM_EERDWRINC.B28;
    const register unsigned short int EEPROM_EERDWRINC_VALUE29 = 29;
    sbit  EEPROM_EERDWRINC_VALUE29_bit at EEPROM_EERDWRINC.B29;
    const register unsigned short int EEPROM_EERDWRINC_VALUE30 = 30;
    sbit  EEPROM_EERDWRINC_VALUE30_bit at EEPROM_EERDWRINC.B30;
    const register unsigned short int EEPROM_EERDWRINC_VALUE31 = 31;
    sbit  EEPROM_EERDWRINC_VALUE31_bit at EEPROM_EERDWRINC.B31;

sfr unsigned long   volatile EEPROM_EEDONE        absolute 0x400AF018;
    const register unsigned short int EEPROM_EEDONE_WORKING = 0;
    sbit  EEPROM_EEDONE_WORKING_bit at EEPROM_EEDONE.B0;
    const register unsigned short int EEPROM_EEDONE_WKERASE = 2;
    sbit  EEPROM_EEDONE_WKERASE_bit at EEPROM_EEDONE.B2;
    const register unsigned short int EEPROM_EEDONE_WKCOPY = 3;
    sbit  EEPROM_EEDONE_WKCOPY_bit at EEPROM_EEDONE.B3;
    const register unsigned short int EEPROM_EEDONE_NOPERM = 4;
    sbit  EEPROM_EEDONE_NOPERM_bit at EEPROM_EEDONE.B4;
    const register unsigned short int EEPROM_EEDONE_WRBUSY = 5;
    sbit  EEPROM_EEDONE_WRBUSY_bit at EEPROM_EEDONE.B5;

sfr unsigned long   volatile EEPROM_EESUPP        absolute 0x400AF01C;
    const register unsigned short int EEPROM_EESUPP_ERETRY = 2;
    sbit  EEPROM_EESUPP_ERETRY_bit at EEPROM_EESUPP.B2;
    const register unsigned short int EEPROM_EESUPP_PRETRY = 3;
    sbit  EEPROM_EESUPP_PRETRY_bit at EEPROM_EESUPP.B3;

sfr unsigned long   volatile EEPROM_EEUNLOCK      absolute 0x400AF020;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK0 = 0;
    sbit  EEPROM_EEUNLOCK_UNLOCK0_bit at EEPROM_EEUNLOCK.B0;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK1 = 1;
    sbit  EEPROM_EEUNLOCK_UNLOCK1_bit at EEPROM_EEUNLOCK.B1;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK2 = 2;
    sbit  EEPROM_EEUNLOCK_UNLOCK2_bit at EEPROM_EEUNLOCK.B2;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK3 = 3;
    sbit  EEPROM_EEUNLOCK_UNLOCK3_bit at EEPROM_EEUNLOCK.B3;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK4 = 4;
    sbit  EEPROM_EEUNLOCK_UNLOCK4_bit at EEPROM_EEUNLOCK.B4;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK5 = 5;
    sbit  EEPROM_EEUNLOCK_UNLOCK5_bit at EEPROM_EEUNLOCK.B5;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK6 = 6;
    sbit  EEPROM_EEUNLOCK_UNLOCK6_bit at EEPROM_EEUNLOCK.B6;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK7 = 7;
    sbit  EEPROM_EEUNLOCK_UNLOCK7_bit at EEPROM_EEUNLOCK.B7;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK8 = 8;
    sbit  EEPROM_EEUNLOCK_UNLOCK8_bit at EEPROM_EEUNLOCK.B8;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK9 = 9;
    sbit  EEPROM_EEUNLOCK_UNLOCK9_bit at EEPROM_EEUNLOCK.B9;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK10 = 10;
    sbit  EEPROM_EEUNLOCK_UNLOCK10_bit at EEPROM_EEUNLOCK.B10;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK11 = 11;
    sbit  EEPROM_EEUNLOCK_UNLOCK11_bit at EEPROM_EEUNLOCK.B11;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK12 = 12;
    sbit  EEPROM_EEUNLOCK_UNLOCK12_bit at EEPROM_EEUNLOCK.B12;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK13 = 13;
    sbit  EEPROM_EEUNLOCK_UNLOCK13_bit at EEPROM_EEUNLOCK.B13;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK14 = 14;
    sbit  EEPROM_EEUNLOCK_UNLOCK14_bit at EEPROM_EEUNLOCK.B14;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK15 = 15;
    sbit  EEPROM_EEUNLOCK_UNLOCK15_bit at EEPROM_EEUNLOCK.B15;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK16 = 16;
    sbit  EEPROM_EEUNLOCK_UNLOCK16_bit at EEPROM_EEUNLOCK.B16;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK17 = 17;
    sbit  EEPROM_EEUNLOCK_UNLOCK17_bit at EEPROM_EEUNLOCK.B17;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK18 = 18;
    sbit  EEPROM_EEUNLOCK_UNLOCK18_bit at EEPROM_EEUNLOCK.B18;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK19 = 19;
    sbit  EEPROM_EEUNLOCK_UNLOCK19_bit at EEPROM_EEUNLOCK.B19;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK20 = 20;
    sbit  EEPROM_EEUNLOCK_UNLOCK20_bit at EEPROM_EEUNLOCK.B20;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK21 = 21;
    sbit  EEPROM_EEUNLOCK_UNLOCK21_bit at EEPROM_EEUNLOCK.B21;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK22 = 22;
    sbit  EEPROM_EEUNLOCK_UNLOCK22_bit at EEPROM_EEUNLOCK.B22;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK23 = 23;
    sbit  EEPROM_EEUNLOCK_UNLOCK23_bit at EEPROM_EEUNLOCK.B23;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK24 = 24;
    sbit  EEPROM_EEUNLOCK_UNLOCK24_bit at EEPROM_EEUNLOCK.B24;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK25 = 25;
    sbit  EEPROM_EEUNLOCK_UNLOCK25_bit at EEPROM_EEUNLOCK.B25;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK26 = 26;
    sbit  EEPROM_EEUNLOCK_UNLOCK26_bit at EEPROM_EEUNLOCK.B26;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK27 = 27;
    sbit  EEPROM_EEUNLOCK_UNLOCK27_bit at EEPROM_EEUNLOCK.B27;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK28 = 28;
    sbit  EEPROM_EEUNLOCK_UNLOCK28_bit at EEPROM_EEUNLOCK.B28;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK29 = 29;
    sbit  EEPROM_EEUNLOCK_UNLOCK29_bit at EEPROM_EEUNLOCK.B29;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK30 = 30;
    sbit  EEPROM_EEUNLOCK_UNLOCK30_bit at EEPROM_EEUNLOCK.B30;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK31 = 31;
    sbit  EEPROM_EEUNLOCK_UNLOCK31_bit at EEPROM_EEUNLOCK.B31;

sfr unsigned long   volatile EEPROM_EEPROT        absolute 0x400AF030;
    const register unsigned short int EEPROM_EEPROT_PROT0 = 0;
    sbit  EEPROM_EEPROT_PROT0_bit at EEPROM_EEPROT.B0;
    const register unsigned short int EEPROM_EEPROT_PROT1 = 1;
    sbit  EEPROM_EEPROT_PROT1_bit at EEPROM_EEPROT.B1;
    const register unsigned short int EEPROM_EEPROT_PROT2 = 2;
    sbit  EEPROM_EEPROT_PROT2_bit at EEPROM_EEPROT.B2;
    const register unsigned short int EEPROM_EEPROT_ACC = 3;
    sbit  EEPROM_EEPROT_ACC_bit at EEPROM_EEPROT.B3;

sfr unsigned long   volatile EEPROM_EEPASS0       absolute 0x400AF034;
    const register unsigned short int EEPROM_EEPASS0_PASS0 = 0;
    sbit  EEPROM_EEPASS0_PASS0_bit at EEPROM_EEPASS0.B0;
    const register unsigned short int EEPROM_EEPASS0_PASS1 = 1;
    sbit  EEPROM_EEPASS0_PASS1_bit at EEPROM_EEPASS0.B1;
    const register unsigned short int EEPROM_EEPASS0_PASS2 = 2;
    sbit  EEPROM_EEPASS0_PASS2_bit at EEPROM_EEPASS0.B2;
    const register unsigned short int EEPROM_EEPASS0_PASS3 = 3;
    sbit  EEPROM_EEPASS0_PASS3_bit at EEPROM_EEPASS0.B3;
    const register unsigned short int EEPROM_EEPASS0_PASS4 = 4;
    sbit  EEPROM_EEPASS0_PASS4_bit at EEPROM_EEPASS0.B4;
    const register unsigned short int EEPROM_EEPASS0_PASS5 = 5;
    sbit  EEPROM_EEPASS0_PASS5_bit at EEPROM_EEPASS0.B5;
    const register unsigned short int EEPROM_EEPASS0_PASS6 = 6;
    sbit  EEPROM_EEPASS0_PASS6_bit at EEPROM_EEPASS0.B6;
    const register unsigned short int EEPROM_EEPASS0_PASS7 = 7;
    sbit  EEPROM_EEPASS0_PASS7_bit at EEPROM_EEPASS0.B7;
    const register unsigned short int EEPROM_EEPASS0_PASS8 = 8;
    sbit  EEPROM_EEPASS0_PASS8_bit at EEPROM_EEPASS0.B8;
    const register unsigned short int EEPROM_EEPASS0_PASS9 = 9;
    sbit  EEPROM_EEPASS0_PASS9_bit at EEPROM_EEPASS0.B9;
    const register unsigned short int EEPROM_EEPASS0_PASS10 = 10;
    sbit  EEPROM_EEPASS0_PASS10_bit at EEPROM_EEPASS0.B10;
    const register unsigned short int EEPROM_EEPASS0_PASS11 = 11;
    sbit  EEPROM_EEPASS0_PASS11_bit at EEPROM_EEPASS0.B11;
    const register unsigned short int EEPROM_EEPASS0_PASS12 = 12;
    sbit  EEPROM_EEPASS0_PASS12_bit at EEPROM_EEPASS0.B12;
    const register unsigned short int EEPROM_EEPASS0_PASS13 = 13;
    sbit  EEPROM_EEPASS0_PASS13_bit at EEPROM_EEPASS0.B13;
    const register unsigned short int EEPROM_EEPASS0_PASS14 = 14;
    sbit  EEPROM_EEPASS0_PASS14_bit at EEPROM_EEPASS0.B14;
    const register unsigned short int EEPROM_EEPASS0_PASS15 = 15;
    sbit  EEPROM_EEPASS0_PASS15_bit at EEPROM_EEPASS0.B15;
    const register unsigned short int EEPROM_EEPASS0_PASS16 = 16;
    sbit  EEPROM_EEPASS0_PASS16_bit at EEPROM_EEPASS0.B16;
    const register unsigned short int EEPROM_EEPASS0_PASS17 = 17;
    sbit  EEPROM_EEPASS0_PASS17_bit at EEPROM_EEPASS0.B17;
    const register unsigned short int EEPROM_EEPASS0_PASS18 = 18;
    sbit  EEPROM_EEPASS0_PASS18_bit at EEPROM_EEPASS0.B18;
    const register unsigned short int EEPROM_EEPASS0_PASS19 = 19;
    sbit  EEPROM_EEPASS0_PASS19_bit at EEPROM_EEPASS0.B19;
    const register unsigned short int EEPROM_EEPASS0_PASS20 = 20;
    sbit  EEPROM_EEPASS0_PASS20_bit at EEPROM_EEPASS0.B20;
    const register unsigned short int EEPROM_EEPASS0_PASS21 = 21;
    sbit  EEPROM_EEPASS0_PASS21_bit at EEPROM_EEPASS0.B21;
    const register unsigned short int EEPROM_EEPASS0_PASS22 = 22;
    sbit  EEPROM_EEPASS0_PASS22_bit at EEPROM_EEPASS0.B22;
    const register unsigned short int EEPROM_EEPASS0_PASS23 = 23;
    sbit  EEPROM_EEPASS0_PASS23_bit at EEPROM_EEPASS0.B23;
    const register unsigned short int EEPROM_EEPASS0_PASS24 = 24;
    sbit  EEPROM_EEPASS0_PASS24_bit at EEPROM_EEPASS0.B24;
    const register unsigned short int EEPROM_EEPASS0_PASS25 = 25;
    sbit  EEPROM_EEPASS0_PASS25_bit at EEPROM_EEPASS0.B25;
    const register unsigned short int EEPROM_EEPASS0_PASS26 = 26;
    sbit  EEPROM_EEPASS0_PASS26_bit at EEPROM_EEPASS0.B26;
    const register unsigned short int EEPROM_EEPASS0_PASS27 = 27;
    sbit  EEPROM_EEPASS0_PASS27_bit at EEPROM_EEPASS0.B27;
    const register unsigned short int EEPROM_EEPASS0_PASS28 = 28;
    sbit  EEPROM_EEPASS0_PASS28_bit at EEPROM_EEPASS0.B28;
    const register unsigned short int EEPROM_EEPASS0_PASS29 = 29;
    sbit  EEPROM_EEPASS0_PASS29_bit at EEPROM_EEPASS0.B29;
    const register unsigned short int EEPROM_EEPASS0_PASS30 = 30;
    sbit  EEPROM_EEPASS0_PASS30_bit at EEPROM_EEPASS0.B30;
    const register unsigned short int EEPROM_EEPASS0_PASS31 = 31;
    sbit  EEPROM_EEPASS0_PASS31_bit at EEPROM_EEPASS0.B31;

sfr unsigned long   volatile EEPROM_EEPASS1       absolute 0x400AF038;
    const register unsigned short int EEPROM_EEPASS1_PASS0 = 0;
    sbit  EEPROM_EEPASS1_PASS0_bit at EEPROM_EEPASS1.B0;
    const register unsigned short int EEPROM_EEPASS1_PASS1 = 1;
    sbit  EEPROM_EEPASS1_PASS1_bit at EEPROM_EEPASS1.B1;
    const register unsigned short int EEPROM_EEPASS1_PASS2 = 2;
    sbit  EEPROM_EEPASS1_PASS2_bit at EEPROM_EEPASS1.B2;
    const register unsigned short int EEPROM_EEPASS1_PASS3 = 3;
    sbit  EEPROM_EEPASS1_PASS3_bit at EEPROM_EEPASS1.B3;
    const register unsigned short int EEPROM_EEPASS1_PASS4 = 4;
    sbit  EEPROM_EEPASS1_PASS4_bit at EEPROM_EEPASS1.B4;
    const register unsigned short int EEPROM_EEPASS1_PASS5 = 5;
    sbit  EEPROM_EEPASS1_PASS5_bit at EEPROM_EEPASS1.B5;
    const register unsigned short int EEPROM_EEPASS1_PASS6 = 6;
    sbit  EEPROM_EEPASS1_PASS6_bit at EEPROM_EEPASS1.B6;
    const register unsigned short int EEPROM_EEPASS1_PASS7 = 7;
    sbit  EEPROM_EEPASS1_PASS7_bit at EEPROM_EEPASS1.B7;
    const register unsigned short int EEPROM_EEPASS1_PASS8 = 8;
    sbit  EEPROM_EEPASS1_PASS8_bit at EEPROM_EEPASS1.B8;
    const register unsigned short int EEPROM_EEPASS1_PASS9 = 9;
    sbit  EEPROM_EEPASS1_PASS9_bit at EEPROM_EEPASS1.B9;
    const register unsigned short int EEPROM_EEPASS1_PASS10 = 10;
    sbit  EEPROM_EEPASS1_PASS10_bit at EEPROM_EEPASS1.B10;
    const register unsigned short int EEPROM_EEPASS1_PASS11 = 11;
    sbit  EEPROM_EEPASS1_PASS11_bit at EEPROM_EEPASS1.B11;
    const register unsigned short int EEPROM_EEPASS1_PASS12 = 12;
    sbit  EEPROM_EEPASS1_PASS12_bit at EEPROM_EEPASS1.B12;
    const register unsigned short int EEPROM_EEPASS1_PASS13 = 13;
    sbit  EEPROM_EEPASS1_PASS13_bit at EEPROM_EEPASS1.B13;
    const register unsigned short int EEPROM_EEPASS1_PASS14 = 14;
    sbit  EEPROM_EEPASS1_PASS14_bit at EEPROM_EEPASS1.B14;
    const register unsigned short int EEPROM_EEPASS1_PASS15 = 15;
    sbit  EEPROM_EEPASS1_PASS15_bit at EEPROM_EEPASS1.B15;
    const register unsigned short int EEPROM_EEPASS1_PASS16 = 16;
    sbit  EEPROM_EEPASS1_PASS16_bit at EEPROM_EEPASS1.B16;
    const register unsigned short int EEPROM_EEPASS1_PASS17 = 17;
    sbit  EEPROM_EEPASS1_PASS17_bit at EEPROM_EEPASS1.B17;
    const register unsigned short int EEPROM_EEPASS1_PASS18 = 18;
    sbit  EEPROM_EEPASS1_PASS18_bit at EEPROM_EEPASS1.B18;
    const register unsigned short int EEPROM_EEPASS1_PASS19 = 19;
    sbit  EEPROM_EEPASS1_PASS19_bit at EEPROM_EEPASS1.B19;
    const register unsigned short int EEPROM_EEPASS1_PASS20 = 20;
    sbit  EEPROM_EEPASS1_PASS20_bit at EEPROM_EEPASS1.B20;
    const register unsigned short int EEPROM_EEPASS1_PASS21 = 21;
    sbit  EEPROM_EEPASS1_PASS21_bit at EEPROM_EEPASS1.B21;
    const register unsigned short int EEPROM_EEPASS1_PASS22 = 22;
    sbit  EEPROM_EEPASS1_PASS22_bit at EEPROM_EEPASS1.B22;
    const register unsigned short int EEPROM_EEPASS1_PASS23 = 23;
    sbit  EEPROM_EEPASS1_PASS23_bit at EEPROM_EEPASS1.B23;
    const register unsigned short int EEPROM_EEPASS1_PASS24 = 24;
    sbit  EEPROM_EEPASS1_PASS24_bit at EEPROM_EEPASS1.B24;
    const register unsigned short int EEPROM_EEPASS1_PASS25 = 25;
    sbit  EEPROM_EEPASS1_PASS25_bit at EEPROM_EEPASS1.B25;
    const register unsigned short int EEPROM_EEPASS1_PASS26 = 26;
    sbit  EEPROM_EEPASS1_PASS26_bit at EEPROM_EEPASS1.B26;
    const register unsigned short int EEPROM_EEPASS1_PASS27 = 27;
    sbit  EEPROM_EEPASS1_PASS27_bit at EEPROM_EEPASS1.B27;
    const register unsigned short int EEPROM_EEPASS1_PASS28 = 28;
    sbit  EEPROM_EEPASS1_PASS28_bit at EEPROM_EEPASS1.B28;
    const register unsigned short int EEPROM_EEPASS1_PASS29 = 29;
    sbit  EEPROM_EEPASS1_PASS29_bit at EEPROM_EEPASS1.B29;
    const register unsigned short int EEPROM_EEPASS1_PASS30 = 30;
    sbit  EEPROM_EEPASS1_PASS30_bit at EEPROM_EEPASS1.B30;
    const register unsigned short int EEPROM_EEPASS1_PASS31 = 31;
    sbit  EEPROM_EEPASS1_PASS31_bit at EEPROM_EEPASS1.B31;

sfr unsigned long   volatile EEPROM_EEPASS2       absolute 0x400AF03C;
    const register unsigned short int EEPROM_EEPASS2_PASS0 = 0;
    sbit  EEPROM_EEPASS2_PASS0_bit at EEPROM_EEPASS2.B0;
    const register unsigned short int EEPROM_EEPASS2_PASS1 = 1;
    sbit  EEPROM_EEPASS2_PASS1_bit at EEPROM_EEPASS2.B1;
    const register unsigned short int EEPROM_EEPASS2_PASS2 = 2;
    sbit  EEPROM_EEPASS2_PASS2_bit at EEPROM_EEPASS2.B2;
    const register unsigned short int EEPROM_EEPASS2_PASS3 = 3;
    sbit  EEPROM_EEPASS2_PASS3_bit at EEPROM_EEPASS2.B3;
    const register unsigned short int EEPROM_EEPASS2_PASS4 = 4;
    sbit  EEPROM_EEPASS2_PASS4_bit at EEPROM_EEPASS2.B4;
    const register unsigned short int EEPROM_EEPASS2_PASS5 = 5;
    sbit  EEPROM_EEPASS2_PASS5_bit at EEPROM_EEPASS2.B5;
    const register unsigned short int EEPROM_EEPASS2_PASS6 = 6;
    sbit  EEPROM_EEPASS2_PASS6_bit at EEPROM_EEPASS2.B6;
    const register unsigned short int EEPROM_EEPASS2_PASS7 = 7;
    sbit  EEPROM_EEPASS2_PASS7_bit at EEPROM_EEPASS2.B7;
    const register unsigned short int EEPROM_EEPASS2_PASS8 = 8;
    sbit  EEPROM_EEPASS2_PASS8_bit at EEPROM_EEPASS2.B8;
    const register unsigned short int EEPROM_EEPASS2_PASS9 = 9;
    sbit  EEPROM_EEPASS2_PASS9_bit at EEPROM_EEPASS2.B9;
    const register unsigned short int EEPROM_EEPASS2_PASS10 = 10;
    sbit  EEPROM_EEPASS2_PASS10_bit at EEPROM_EEPASS2.B10;
    const register unsigned short int EEPROM_EEPASS2_PASS11 = 11;
    sbit  EEPROM_EEPASS2_PASS11_bit at EEPROM_EEPASS2.B11;
    const register unsigned short int EEPROM_EEPASS2_PASS12 = 12;
    sbit  EEPROM_EEPASS2_PASS12_bit at EEPROM_EEPASS2.B12;
    const register unsigned short int EEPROM_EEPASS2_PASS13 = 13;
    sbit  EEPROM_EEPASS2_PASS13_bit at EEPROM_EEPASS2.B13;
    const register unsigned short int EEPROM_EEPASS2_PASS14 = 14;
    sbit  EEPROM_EEPASS2_PASS14_bit at EEPROM_EEPASS2.B14;
    const register unsigned short int EEPROM_EEPASS2_PASS15 = 15;
    sbit  EEPROM_EEPASS2_PASS15_bit at EEPROM_EEPASS2.B15;
    const register unsigned short int EEPROM_EEPASS2_PASS16 = 16;
    sbit  EEPROM_EEPASS2_PASS16_bit at EEPROM_EEPASS2.B16;
    const register unsigned short int EEPROM_EEPASS2_PASS17 = 17;
    sbit  EEPROM_EEPASS2_PASS17_bit at EEPROM_EEPASS2.B17;
    const register unsigned short int EEPROM_EEPASS2_PASS18 = 18;
    sbit  EEPROM_EEPASS2_PASS18_bit at EEPROM_EEPASS2.B18;
    const register unsigned short int EEPROM_EEPASS2_PASS19 = 19;
    sbit  EEPROM_EEPASS2_PASS19_bit at EEPROM_EEPASS2.B19;
    const register unsigned short int EEPROM_EEPASS2_PASS20 = 20;
    sbit  EEPROM_EEPASS2_PASS20_bit at EEPROM_EEPASS2.B20;
    const register unsigned short int EEPROM_EEPASS2_PASS21 = 21;
    sbit  EEPROM_EEPASS2_PASS21_bit at EEPROM_EEPASS2.B21;
    const register unsigned short int EEPROM_EEPASS2_PASS22 = 22;
    sbit  EEPROM_EEPASS2_PASS22_bit at EEPROM_EEPASS2.B22;
    const register unsigned short int EEPROM_EEPASS2_PASS23 = 23;
    sbit  EEPROM_EEPASS2_PASS23_bit at EEPROM_EEPASS2.B23;
    const register unsigned short int EEPROM_EEPASS2_PASS24 = 24;
    sbit  EEPROM_EEPASS2_PASS24_bit at EEPROM_EEPASS2.B24;
    const register unsigned short int EEPROM_EEPASS2_PASS25 = 25;
    sbit  EEPROM_EEPASS2_PASS25_bit at EEPROM_EEPASS2.B25;
    const register unsigned short int EEPROM_EEPASS2_PASS26 = 26;
    sbit  EEPROM_EEPASS2_PASS26_bit at EEPROM_EEPASS2.B26;
    const register unsigned short int EEPROM_EEPASS2_PASS27 = 27;
    sbit  EEPROM_EEPASS2_PASS27_bit at EEPROM_EEPASS2.B27;
    const register unsigned short int EEPROM_EEPASS2_PASS28 = 28;
    sbit  EEPROM_EEPASS2_PASS28_bit at EEPROM_EEPASS2.B28;
    const register unsigned short int EEPROM_EEPASS2_PASS29 = 29;
    sbit  EEPROM_EEPASS2_PASS29_bit at EEPROM_EEPASS2.B29;
    const register unsigned short int EEPROM_EEPASS2_PASS30 = 30;
    sbit  EEPROM_EEPASS2_PASS30_bit at EEPROM_EEPASS2.B30;
    const register unsigned short int EEPROM_EEPASS2_PASS31 = 31;
    sbit  EEPROM_EEPASS2_PASS31_bit at EEPROM_EEPASS2.B31;

sfr unsigned long   volatile EEPROM_EEINT         absolute 0x400AF040;
    const register unsigned short int EEPROM_EEINT_INT = 0;
    sbit  EEPROM_EEINT_INT_bit at EEPROM_EEINT.B0;

sfr unsigned long   volatile EEPROM_EEHIDE0       absolute 0x400AF050;
    const register unsigned short int EEPROM_EEHIDE0_HN1 = 1;
    sbit  EEPROM_EEHIDE0_HN1_bit at EEPROM_EEHIDE0.B1;
    const register unsigned short int EEPROM_EEHIDE0_HN2 = 2;
    sbit  EEPROM_EEHIDE0_HN2_bit at EEPROM_EEHIDE0.B2;
    const register unsigned short int EEPROM_EEHIDE0_HN3 = 3;
    sbit  EEPROM_EEHIDE0_HN3_bit at EEPROM_EEHIDE0.B3;
    const register unsigned short int EEPROM_EEHIDE0_HN4 = 4;
    sbit  EEPROM_EEHIDE0_HN4_bit at EEPROM_EEHIDE0.B4;
    const register unsigned short int EEPROM_EEHIDE0_HN5 = 5;
    sbit  EEPROM_EEHIDE0_HN5_bit at EEPROM_EEHIDE0.B5;
    const register unsigned short int EEPROM_EEHIDE0_HN6 = 6;
    sbit  EEPROM_EEHIDE0_HN6_bit at EEPROM_EEHIDE0.B6;
    const register unsigned short int EEPROM_EEHIDE0_HN7 = 7;
    sbit  EEPROM_EEHIDE0_HN7_bit at EEPROM_EEHIDE0.B7;
    const register unsigned short int EEPROM_EEHIDE0_HN8 = 8;
    sbit  EEPROM_EEHIDE0_HN8_bit at EEPROM_EEHIDE0.B8;
    const register unsigned short int EEPROM_EEHIDE0_HN9 = 9;
    sbit  EEPROM_EEHIDE0_HN9_bit at EEPROM_EEHIDE0.B9;
    const register unsigned short int EEPROM_EEHIDE0_HN10 = 10;
    sbit  EEPROM_EEHIDE0_HN10_bit at EEPROM_EEHIDE0.B10;
    const register unsigned short int EEPROM_EEHIDE0_HN11 = 11;
    sbit  EEPROM_EEHIDE0_HN11_bit at EEPROM_EEHIDE0.B11;
    const register unsigned short int EEPROM_EEHIDE0_HN12 = 12;
    sbit  EEPROM_EEHIDE0_HN12_bit at EEPROM_EEHIDE0.B12;
    const register unsigned short int EEPROM_EEHIDE0_HN13 = 13;
    sbit  EEPROM_EEHIDE0_HN13_bit at EEPROM_EEHIDE0.B13;
    const register unsigned short int EEPROM_EEHIDE0_HN14 = 14;
    sbit  EEPROM_EEHIDE0_HN14_bit at EEPROM_EEHIDE0.B14;
    const register unsigned short int EEPROM_EEHIDE0_HN15 = 15;
    sbit  EEPROM_EEHIDE0_HN15_bit at EEPROM_EEHIDE0.B15;
    const register unsigned short int EEPROM_EEHIDE0_HN16 = 16;
    sbit  EEPROM_EEHIDE0_HN16_bit at EEPROM_EEHIDE0.B16;
    const register unsigned short int EEPROM_EEHIDE0_HN17 = 17;
    sbit  EEPROM_EEHIDE0_HN17_bit at EEPROM_EEHIDE0.B17;
    const register unsigned short int EEPROM_EEHIDE0_HN18 = 18;
    sbit  EEPROM_EEHIDE0_HN18_bit at EEPROM_EEHIDE0.B18;
    const register unsigned short int EEPROM_EEHIDE0_HN19 = 19;
    sbit  EEPROM_EEHIDE0_HN19_bit at EEPROM_EEHIDE0.B19;
    const register unsigned short int EEPROM_EEHIDE0_HN20 = 20;
    sbit  EEPROM_EEHIDE0_HN20_bit at EEPROM_EEHIDE0.B20;
    const register unsigned short int EEPROM_EEHIDE0_HN21 = 21;
    sbit  EEPROM_EEHIDE0_HN21_bit at EEPROM_EEHIDE0.B21;
    const register unsigned short int EEPROM_EEHIDE0_HN22 = 22;
    sbit  EEPROM_EEHIDE0_HN22_bit at EEPROM_EEHIDE0.B22;
    const register unsigned short int EEPROM_EEHIDE0_HN23 = 23;
    sbit  EEPROM_EEHIDE0_HN23_bit at EEPROM_EEHIDE0.B23;
    const register unsigned short int EEPROM_EEHIDE0_HN24 = 24;
    sbit  EEPROM_EEHIDE0_HN24_bit at EEPROM_EEHIDE0.B24;
    const register unsigned short int EEPROM_EEHIDE0_HN25 = 25;
    sbit  EEPROM_EEHIDE0_HN25_bit at EEPROM_EEHIDE0.B25;
    const register unsigned short int EEPROM_EEHIDE0_HN26 = 26;
    sbit  EEPROM_EEHIDE0_HN26_bit at EEPROM_EEHIDE0.B26;
    const register unsigned short int EEPROM_EEHIDE0_HN27 = 27;
    sbit  EEPROM_EEHIDE0_HN27_bit at EEPROM_EEHIDE0.B27;
    const register unsigned short int EEPROM_EEHIDE0_HN28 = 28;
    sbit  EEPROM_EEHIDE0_HN28_bit at EEPROM_EEHIDE0.B28;
    const register unsigned short int EEPROM_EEHIDE0_HN29 = 29;
    sbit  EEPROM_EEHIDE0_HN29_bit at EEPROM_EEHIDE0.B29;
    const register unsigned short int EEPROM_EEHIDE0_HN30 = 30;
    sbit  EEPROM_EEHIDE0_HN30_bit at EEPROM_EEHIDE0.B30;
    const register unsigned short int EEPROM_EEHIDE0_HN31 = 31;
    sbit  EEPROM_EEHIDE0_HN31_bit at EEPROM_EEHIDE0.B31;

sfr unsigned long   volatile EEPROM_EEHIDE1       absolute 0x400AF054;
    const register unsigned short int EEPROM_EEHIDE1_HN0 = 0;
    sbit  EEPROM_EEHIDE1_HN0_bit at EEPROM_EEHIDE1.B0;
    const register unsigned short int EEPROM_EEHIDE1_HN1 = 1;
    sbit  EEPROM_EEHIDE1_HN1_bit at EEPROM_EEHIDE1.B1;
    const register unsigned short int EEPROM_EEHIDE1_HN2 = 2;
    sbit  EEPROM_EEHIDE1_HN2_bit at EEPROM_EEHIDE1.B2;
    const register unsigned short int EEPROM_EEHIDE1_HN3 = 3;
    sbit  EEPROM_EEHIDE1_HN3_bit at EEPROM_EEHIDE1.B3;
    const register unsigned short int EEPROM_EEHIDE1_HN4 = 4;
    sbit  EEPROM_EEHIDE1_HN4_bit at EEPROM_EEHIDE1.B4;
    const register unsigned short int EEPROM_EEHIDE1_HN5 = 5;
    sbit  EEPROM_EEHIDE1_HN5_bit at EEPROM_EEHIDE1.B5;
    const register unsigned short int EEPROM_EEHIDE1_HN6 = 6;
    sbit  EEPROM_EEHIDE1_HN6_bit at EEPROM_EEHIDE1.B6;
    const register unsigned short int EEPROM_EEHIDE1_HN7 = 7;
    sbit  EEPROM_EEHIDE1_HN7_bit at EEPROM_EEHIDE1.B7;
    const register unsigned short int EEPROM_EEHIDE1_HN8 = 8;
    sbit  EEPROM_EEHIDE1_HN8_bit at EEPROM_EEHIDE1.B8;
    const register unsigned short int EEPROM_EEHIDE1_HN9 = 9;
    sbit  EEPROM_EEHIDE1_HN9_bit at EEPROM_EEHIDE1.B9;
    const register unsigned short int EEPROM_EEHIDE1_HN10 = 10;
    sbit  EEPROM_EEHIDE1_HN10_bit at EEPROM_EEHIDE1.B10;
    const register unsigned short int EEPROM_EEHIDE1_HN11 = 11;
    sbit  EEPROM_EEHIDE1_HN11_bit at EEPROM_EEHIDE1.B11;
    const register unsigned short int EEPROM_EEHIDE1_HN12 = 12;
    sbit  EEPROM_EEHIDE1_HN12_bit at EEPROM_EEHIDE1.B12;
    const register unsigned short int EEPROM_EEHIDE1_HN13 = 13;
    sbit  EEPROM_EEHIDE1_HN13_bit at EEPROM_EEHIDE1.B13;
    const register unsigned short int EEPROM_EEHIDE1_HN14 = 14;
    sbit  EEPROM_EEHIDE1_HN14_bit at EEPROM_EEHIDE1.B14;
    const register unsigned short int EEPROM_EEHIDE1_HN15 = 15;
    sbit  EEPROM_EEHIDE1_HN15_bit at EEPROM_EEHIDE1.B15;
    const register unsigned short int EEPROM_EEHIDE1_HN16 = 16;
    sbit  EEPROM_EEHIDE1_HN16_bit at EEPROM_EEHIDE1.B16;
    const register unsigned short int EEPROM_EEHIDE1_HN17 = 17;
    sbit  EEPROM_EEHIDE1_HN17_bit at EEPROM_EEHIDE1.B17;
    const register unsigned short int EEPROM_EEHIDE1_HN18 = 18;
    sbit  EEPROM_EEHIDE1_HN18_bit at EEPROM_EEHIDE1.B18;
    const register unsigned short int EEPROM_EEHIDE1_HN19 = 19;
    sbit  EEPROM_EEHIDE1_HN19_bit at EEPROM_EEHIDE1.B19;
    const register unsigned short int EEPROM_EEHIDE1_HN20 = 20;
    sbit  EEPROM_EEHIDE1_HN20_bit at EEPROM_EEHIDE1.B20;
    const register unsigned short int EEPROM_EEHIDE1_HN21 = 21;
    sbit  EEPROM_EEHIDE1_HN21_bit at EEPROM_EEHIDE1.B21;
    const register unsigned short int EEPROM_EEHIDE1_HN22 = 22;
    sbit  EEPROM_EEHIDE1_HN22_bit at EEPROM_EEHIDE1.B22;
    const register unsigned short int EEPROM_EEHIDE1_HN23 = 23;
    sbit  EEPROM_EEHIDE1_HN23_bit at EEPROM_EEHIDE1.B23;
    const register unsigned short int EEPROM_EEHIDE1_HN24 = 24;
    sbit  EEPROM_EEHIDE1_HN24_bit at EEPROM_EEHIDE1.B24;
    const register unsigned short int EEPROM_EEHIDE1_HN25 = 25;
    sbit  EEPROM_EEHIDE1_HN25_bit at EEPROM_EEHIDE1.B25;
    const register unsigned short int EEPROM_EEHIDE1_HN26 = 26;
    sbit  EEPROM_EEHIDE1_HN26_bit at EEPROM_EEHIDE1.B26;
    const register unsigned short int EEPROM_EEHIDE1_HN27 = 27;
    sbit  EEPROM_EEHIDE1_HN27_bit at EEPROM_EEHIDE1.B27;
    const register unsigned short int EEPROM_EEHIDE1_HN28 = 28;
    sbit  EEPROM_EEHIDE1_HN28_bit at EEPROM_EEHIDE1.B28;
    const register unsigned short int EEPROM_EEHIDE1_HN29 = 29;
    sbit  EEPROM_EEHIDE1_HN29_bit at EEPROM_EEHIDE1.B29;
    const register unsigned short int EEPROM_EEHIDE1_HN30 = 30;
    sbit  EEPROM_EEHIDE1_HN30_bit at EEPROM_EEHIDE1.B30;
    const register unsigned short int EEPROM_EEHIDE1_HN31 = 31;
    sbit  EEPROM_EEHIDE1_HN31_bit at EEPROM_EEHIDE1.B31;

sfr unsigned long   volatile EEPROM_EEHIDE2       absolute 0x400AF058;
    const register unsigned short int EEPROM_EEHIDE2_HN0 = 0;
    sbit  EEPROM_EEHIDE2_HN0_bit at EEPROM_EEHIDE2.B0;
    const register unsigned short int EEPROM_EEHIDE2_HN1 = 1;
    sbit  EEPROM_EEHIDE2_HN1_bit at EEPROM_EEHIDE2.B1;
    const register unsigned short int EEPROM_EEHIDE2_HN2 = 2;
    sbit  EEPROM_EEHIDE2_HN2_bit at EEPROM_EEHIDE2.B2;
    const register unsigned short int EEPROM_EEHIDE2_HN3 = 3;
    sbit  EEPROM_EEHIDE2_HN3_bit at EEPROM_EEHIDE2.B3;
    const register unsigned short int EEPROM_EEHIDE2_HN4 = 4;
    sbit  EEPROM_EEHIDE2_HN4_bit at EEPROM_EEHIDE2.B4;
    const register unsigned short int EEPROM_EEHIDE2_HN5 = 5;
    sbit  EEPROM_EEHIDE2_HN5_bit at EEPROM_EEHIDE2.B5;
    const register unsigned short int EEPROM_EEHIDE2_HN6 = 6;
    sbit  EEPROM_EEHIDE2_HN6_bit at EEPROM_EEHIDE2.B6;
    const register unsigned short int EEPROM_EEHIDE2_HN7 = 7;
    sbit  EEPROM_EEHIDE2_HN7_bit at EEPROM_EEHIDE2.B7;
    const register unsigned short int EEPROM_EEHIDE2_HN8 = 8;
    sbit  EEPROM_EEHIDE2_HN8_bit at EEPROM_EEHIDE2.B8;
    const register unsigned short int EEPROM_EEHIDE2_HN9 = 9;
    sbit  EEPROM_EEHIDE2_HN9_bit at EEPROM_EEHIDE2.B9;
    const register unsigned short int EEPROM_EEHIDE2_HN10 = 10;
    sbit  EEPROM_EEHIDE2_HN10_bit at EEPROM_EEHIDE2.B10;
    const register unsigned short int EEPROM_EEHIDE2_HN11 = 11;
    sbit  EEPROM_EEHIDE2_HN11_bit at EEPROM_EEHIDE2.B11;
    const register unsigned short int EEPROM_EEHIDE2_HN12 = 12;
    sbit  EEPROM_EEHIDE2_HN12_bit at EEPROM_EEHIDE2.B12;
    const register unsigned short int EEPROM_EEHIDE2_HN13 = 13;
    sbit  EEPROM_EEHIDE2_HN13_bit at EEPROM_EEHIDE2.B13;
    const register unsigned short int EEPROM_EEHIDE2_HN14 = 14;
    sbit  EEPROM_EEHIDE2_HN14_bit at EEPROM_EEHIDE2.B14;
    const register unsigned short int EEPROM_EEHIDE2_HN15 = 15;
    sbit  EEPROM_EEHIDE2_HN15_bit at EEPROM_EEHIDE2.B15;
    const register unsigned short int EEPROM_EEHIDE2_HN16 = 16;
    sbit  EEPROM_EEHIDE2_HN16_bit at EEPROM_EEHIDE2.B16;
    const register unsigned short int EEPROM_EEHIDE2_HN17 = 17;
    sbit  EEPROM_EEHIDE2_HN17_bit at EEPROM_EEHIDE2.B17;
    const register unsigned short int EEPROM_EEHIDE2_HN18 = 18;
    sbit  EEPROM_EEHIDE2_HN18_bit at EEPROM_EEHIDE2.B18;
    const register unsigned short int EEPROM_EEHIDE2_HN19 = 19;
    sbit  EEPROM_EEHIDE2_HN19_bit at EEPROM_EEHIDE2.B19;
    const register unsigned short int EEPROM_EEHIDE2_HN20 = 20;
    sbit  EEPROM_EEHIDE2_HN20_bit at EEPROM_EEHIDE2.B20;
    const register unsigned short int EEPROM_EEHIDE2_HN21 = 21;
    sbit  EEPROM_EEHIDE2_HN21_bit at EEPROM_EEHIDE2.B21;
    const register unsigned short int EEPROM_EEHIDE2_HN22 = 22;
    sbit  EEPROM_EEHIDE2_HN22_bit at EEPROM_EEHIDE2.B22;
    const register unsigned short int EEPROM_EEHIDE2_HN23 = 23;
    sbit  EEPROM_EEHIDE2_HN23_bit at EEPROM_EEHIDE2.B23;
    const register unsigned short int EEPROM_EEHIDE2_HN24 = 24;
    sbit  EEPROM_EEHIDE2_HN24_bit at EEPROM_EEHIDE2.B24;
    const register unsigned short int EEPROM_EEHIDE2_HN25 = 25;
    sbit  EEPROM_EEHIDE2_HN25_bit at EEPROM_EEHIDE2.B25;
    const register unsigned short int EEPROM_EEHIDE2_HN26 = 26;
    sbit  EEPROM_EEHIDE2_HN26_bit at EEPROM_EEHIDE2.B26;
    const register unsigned short int EEPROM_EEHIDE2_HN27 = 27;
    sbit  EEPROM_EEHIDE2_HN27_bit at EEPROM_EEHIDE2.B27;
    const register unsigned short int EEPROM_EEHIDE2_HN28 = 28;
    sbit  EEPROM_EEHIDE2_HN28_bit at EEPROM_EEHIDE2.B28;
    const register unsigned short int EEPROM_EEHIDE2_HN29 = 29;
    sbit  EEPROM_EEHIDE2_HN29_bit at EEPROM_EEHIDE2.B29;
    const register unsigned short int EEPROM_EEHIDE2_HN30 = 30;
    sbit  EEPROM_EEHIDE2_HN30_bit at EEPROM_EEHIDE2.B30;
    const register unsigned short int EEPROM_EEHIDE2_HN31 = 31;
    sbit  EEPROM_EEHIDE2_HN31_bit at EEPROM_EEHIDE2.B31;

sfr unsigned long   volatile EEPROM_EEDBGME       absolute 0x400AF080;
    const register unsigned short int EEPROM_EEDBGME_ME = 0;
    sbit  EEPROM_EEDBGME_ME_bit at EEPROM_EEDBGME.B0;
    const register unsigned short int EEPROM_EEDBGME_KEY16 = 16;
    sbit  EEPROM_EEDBGME_KEY16_bit at EEPROM_EEDBGME.B16;
    const register unsigned short int EEPROM_EEDBGME_KEY17 = 17;
    sbit  EEPROM_EEDBGME_KEY17_bit at EEPROM_EEDBGME.B17;
    const register unsigned short int EEPROM_EEDBGME_KEY18 = 18;
    sbit  EEPROM_EEDBGME_KEY18_bit at EEPROM_EEDBGME.B18;
    const register unsigned short int EEPROM_EEDBGME_KEY19 = 19;
    sbit  EEPROM_EEDBGME_KEY19_bit at EEPROM_EEDBGME.B19;
    const register unsigned short int EEPROM_EEDBGME_KEY20 = 20;
    sbit  EEPROM_EEDBGME_KEY20_bit at EEPROM_EEDBGME.B20;
    const register unsigned short int EEPROM_EEDBGME_KEY21 = 21;
    sbit  EEPROM_EEDBGME_KEY21_bit at EEPROM_EEDBGME.B21;
    const register unsigned short int EEPROM_EEDBGME_KEY22 = 22;
    sbit  EEPROM_EEDBGME_KEY22_bit at EEPROM_EEDBGME.B22;
    const register unsigned short int EEPROM_EEDBGME_KEY23 = 23;
    sbit  EEPROM_EEDBGME_KEY23_bit at EEPROM_EEDBGME.B23;
    const register unsigned short int EEPROM_EEDBGME_KEY24 = 24;
    sbit  EEPROM_EEDBGME_KEY24_bit at EEPROM_EEDBGME.B24;
    const register unsigned short int EEPROM_EEDBGME_KEY25 = 25;
    sbit  EEPROM_EEDBGME_KEY25_bit at EEPROM_EEDBGME.B25;
    const register unsigned short int EEPROM_EEDBGME_KEY26 = 26;
    sbit  EEPROM_EEDBGME_KEY26_bit at EEPROM_EEDBGME.B26;
    const register unsigned short int EEPROM_EEDBGME_KEY27 = 27;
    sbit  EEPROM_EEDBGME_KEY27_bit at EEPROM_EEDBGME.B27;
    const register unsigned short int EEPROM_EEDBGME_KEY28 = 28;
    sbit  EEPROM_EEDBGME_KEY28_bit at EEPROM_EEDBGME.B28;
    const register unsigned short int EEPROM_EEDBGME_KEY29 = 29;
    sbit  EEPROM_EEDBGME_KEY29_bit at EEPROM_EEDBGME.B29;
    const register unsigned short int EEPROM_EEDBGME_KEY30 = 30;
    sbit  EEPROM_EEDBGME_KEY30_bit at EEPROM_EEDBGME.B30;
    const register unsigned short int EEPROM_EEDBGME_KEY31 = 31;
    sbit  EEPROM_EEDBGME_KEY31_bit at EEPROM_EEDBGME.B31;

sfr unsigned long   volatile EEPROM_PP            absolute 0x400AFFC0;
    const register unsigned short int EEPROM_PP_SIZE0 = 0;
    sbit  EEPROM_PP_SIZE0_bit at EEPROM_PP.B0;
    const register unsigned short int EEPROM_PP_SIZE1 = 1;
    sbit  EEPROM_PP_SIZE1_bit at EEPROM_PP.B1;
    const register unsigned short int EEPROM_PP_SIZE2 = 2;
    sbit  EEPROM_PP_SIZE2_bit at EEPROM_PP.B2;
    const register unsigned short int EEPROM_PP_SIZE3 = 3;
    sbit  EEPROM_PP_SIZE3_bit at EEPROM_PP.B3;
    const register unsigned short int EEPROM_PP_SIZE4 = 4;
    sbit  EEPROM_PP_SIZE4_bit at EEPROM_PP.B4;
    const register unsigned short int EEPROM_PP_SIZE5 = 5;
    sbit  EEPROM_PP_SIZE5_bit at EEPROM_PP.B5;
    const register unsigned short int EEPROM_PP_SIZE6 = 6;
    sbit  EEPROM_PP_SIZE6_bit at EEPROM_PP.B6;
    const register unsigned short int EEPROM_PP_SIZE7 = 7;
    sbit  EEPROM_PP_SIZE7_bit at EEPROM_PP.B7;
    const register unsigned short int EEPROM_PP_SIZE8 = 8;
    sbit  EEPROM_PP_SIZE8_bit at EEPROM_PP.B8;
    const register unsigned short int EEPROM_PP_SIZE9 = 9;
    sbit  EEPROM_PP_SIZE9_bit at EEPROM_PP.B9;
    const register unsigned short int EEPROM_PP_SIZE10 = 10;
    sbit  EEPROM_PP_SIZE10_bit at EEPROM_PP.B10;
    const register unsigned short int EEPROM_PP_SIZE11 = 11;
    sbit  EEPROM_PP_SIZE11_bit at EEPROM_PP.B11;
    const register unsigned short int EEPROM_PP_SIZE12 = 12;
    sbit  EEPROM_PP_SIZE12_bit at EEPROM_PP.B12;
    const register unsigned short int EEPROM_PP_SIZE13 = 13;
    sbit  EEPROM_PP_SIZE13_bit at EEPROM_PP.B13;
    const register unsigned short int EEPROM_PP_SIZE14 = 14;
    sbit  EEPROM_PP_SIZE14_bit at EEPROM_PP.B14;
    const register unsigned short int EEPROM_PP_SIZE15 = 15;
    sbit  EEPROM_PP_SIZE15_bit at EEPROM_PP.B15;

sfr unsigned long   volatile I2C8_MSA             absolute 0x400B8000;
    sbit  I2C_MSA_RS_I2C8_MSA_bit at I2C8_MSA.B0;
    sbit  I2C_MSA_SA1_I2C8_MSA_bit at I2C8_MSA.B1;
    sbit  I2C_MSA_SA2_I2C8_MSA_bit at I2C8_MSA.B2;
    sbit  I2C_MSA_SA3_I2C8_MSA_bit at I2C8_MSA.B3;
    sbit  I2C_MSA_SA4_I2C8_MSA_bit at I2C8_MSA.B4;
    sbit  I2C_MSA_SA5_I2C8_MSA_bit at I2C8_MSA.B5;
    sbit  I2C_MSA_SA6_I2C8_MSA_bit at I2C8_MSA.B6;
    sbit  I2C_MSA_SA7_I2C8_MSA_bit at I2C8_MSA.B7;

sfr unsigned long   volatile I2C8_MCS             absolute 0x400B8004;
    sbit  I2C_MCS_RUN_I2C8_MCS_bit at I2C8_MCS.B0;
    sbit  I2C_MCS_START_I2C8_MCS_bit at I2C8_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C8_MCS_bit at I2C8_MCS.B2;
    sbit  I2C_MCS_ACK_I2C8_MCS_bit at I2C8_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C8_MCS_bit at I2C8_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C8_MCS_bit at I2C8_MCS.B5;
    sbit  I2C_MCS_BURST_I2C8_MCS_bit at I2C8_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C8_MCS_bit at I2C8_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C8_MCS_bit at I2C8_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C8_MCS_bit at I2C8_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C8_MCS_bit at I2C8_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C8_MCS_bit at I2C8_MCS.B1;
    sbit  I2C_MCS_STOP_I2C8_MCS_bit at I2C8_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C8_MCS_bit at I2C8_MCS.B3;
    sbit  I2C_MCS_HS_I2C8_MCS_bit at I2C8_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C8_MCS_bit at I2C8_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C8_MCS_bit at I2C8_MCS.B6;

sfr unsigned long   volatile I2C8_MDR             absolute 0x400B8008;
    sbit  I2C_MDR_DATA0_I2C8_MDR_bit at I2C8_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C8_MDR_bit at I2C8_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C8_MDR_bit at I2C8_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C8_MDR_bit at I2C8_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C8_MDR_bit at I2C8_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C8_MDR_bit at I2C8_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C8_MDR_bit at I2C8_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C8_MDR_bit at I2C8_MDR.B7;

sfr unsigned long   volatile I2C8_MTPR            absolute 0x400B800C;
    sbit  I2C_MTPR_TPR0_I2C8_MTPR_bit at I2C8_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C8_MTPR_bit at I2C8_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C8_MTPR_bit at I2C8_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C8_MTPR_bit at I2C8_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C8_MTPR_bit at I2C8_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C8_MTPR_bit at I2C8_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C8_MTPR_bit at I2C8_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C8_MTPR_bit at I2C8_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C8_MTPR_bit at I2C8_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C8_MTPR_bit at I2C8_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C8_MTPR_bit at I2C8_MTPR.B18;

sfr unsigned long   volatile I2C8_MIMR            absolute 0x400B8010;
    sbit  I2C_MIMR_IM_I2C8_MIMR_bit at I2C8_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C8_MIMR_bit at I2C8_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C8_MIMR_bit at I2C8_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C8_MIMR_bit at I2C8_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C8_MIMR_bit at I2C8_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C8_MIMR_bit at I2C8_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C8_MIMR_bit at I2C8_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C8_MIMR_bit at I2C8_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C8_MIMR_bit at I2C8_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C8_MIMR_bit at I2C8_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C8_MIMR_bit at I2C8_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C8_MIMR_bit at I2C8_MIMR.B11;

sfr unsigned long   volatile I2C8_MRIS            absolute 0x400B8014;
    sbit  I2C_MRIS_RIS_I2C8_MRIS_bit at I2C8_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C8_MRIS_bit at I2C8_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C8_MRIS_bit at I2C8_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C8_MRIS_bit at I2C8_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C8_MRIS_bit at I2C8_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C8_MRIS_bit at I2C8_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C8_MRIS_bit at I2C8_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C8_MRIS_bit at I2C8_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C8_MRIS_bit at I2C8_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C8_MRIS_bit at I2C8_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C8_MRIS_bit at I2C8_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C8_MRIS_bit at I2C8_MRIS.B11;

sfr unsigned long   volatile I2C8_MMIS            absolute 0x400B8018;
    sbit  I2C_MMIS_MIS_I2C8_MMIS_bit at I2C8_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C8_MMIS_bit at I2C8_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C8_MMIS_bit at I2C8_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C8_MMIS_bit at I2C8_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C8_MMIS_bit at I2C8_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C8_MMIS_bit at I2C8_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C8_MMIS_bit at I2C8_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C8_MMIS_bit at I2C8_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C8_MMIS_bit at I2C8_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C8_MMIS_bit at I2C8_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C8_MMIS_bit at I2C8_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C8_MMIS_bit at I2C8_MMIS.B11;

sfr unsigned long   volatile I2C8_MICR            absolute 0x400B801C;
    sbit  I2C_MICR_IC_I2C8_MICR_bit at I2C8_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C8_MICR_bit at I2C8_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C8_MICR_bit at I2C8_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C8_MICR_bit at I2C8_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C8_MICR_bit at I2C8_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C8_MICR_bit at I2C8_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C8_MICR_bit at I2C8_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C8_MICR_bit at I2C8_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C8_MICR_bit at I2C8_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C8_MICR_bit at I2C8_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C8_MICR_bit at I2C8_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C8_MICR_bit at I2C8_MICR.B11;

sfr unsigned long   volatile I2C8_MCR             absolute 0x400B8020;
    sbit  I2C_MCR_LPBK_I2C8_MCR_bit at I2C8_MCR.B0;
    sbit  I2C_MCR_MFE_I2C8_MCR_bit at I2C8_MCR.B4;
    sbit  I2C_MCR_SFE_I2C8_MCR_bit at I2C8_MCR.B5;

sfr unsigned long   volatile I2C8_MCLKOCNT        absolute 0x400B8024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C8_MCLKOCNT_bit at I2C8_MCLKOCNT.B7;

sfr unsigned long   volatile I2C8_MBMON           absolute 0x400B802C;
    sbit  I2C_MBMON_SCL_I2C8_MBMON_bit at I2C8_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C8_MBMON_bit at I2C8_MBMON.B1;

sfr unsigned long   volatile I2C8_MBLEN           absolute 0x400B8030;
    sbit  I2C_MBLEN_CNTL0_I2C8_MBLEN_bit at I2C8_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C8_MBLEN_bit at I2C8_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C8_MBLEN_bit at I2C8_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C8_MBLEN_bit at I2C8_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C8_MBLEN_bit at I2C8_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C8_MBLEN_bit at I2C8_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C8_MBLEN_bit at I2C8_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C8_MBLEN_bit at I2C8_MBLEN.B7;

sfr unsigned long   volatile I2C8_MBCNT           absolute 0x400B8034;
    sbit  I2C_MBCNT_CNTL0_I2C8_MBCNT_bit at I2C8_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C8_MBCNT_bit at I2C8_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C8_MBCNT_bit at I2C8_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C8_MBCNT_bit at I2C8_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C8_MBCNT_bit at I2C8_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C8_MBCNT_bit at I2C8_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C8_MBCNT_bit at I2C8_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C8_MBCNT_bit at I2C8_MBCNT.B7;

sfr unsigned long   volatile I2C8_SOAR            absolute 0x400B8800;
    sbit  I2C_SOAR_OAR0_I2C8_SOAR_bit at I2C8_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C8_SOAR_bit at I2C8_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C8_SOAR_bit at I2C8_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C8_SOAR_bit at I2C8_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C8_SOAR_bit at I2C8_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C8_SOAR_bit at I2C8_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C8_SOAR_bit at I2C8_SOAR.B6;

sfr unsigned long   volatile I2C8_SCSR            absolute 0x400B8804;
    sbit  I2C_SCSR_RREQ_I2C8_SCSR_bit at I2C8_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C8_SCSR_bit at I2C8_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C8_SCSR_bit at I2C8_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C8_SCSR_bit at I2C8_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C8_SCSR_bit at I2C8_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C8_SCSR_bit at I2C8_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C8_SCSR_bit at I2C8_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C8_SCSR_bit at I2C8_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C8_SCSR_bit at I2C8_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C8_SCSR_bit at I2C8_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C8_SCSR_bit at I2C8_SCSR.B2;

sfr unsigned long   volatile I2C8_SDR             absolute 0x400B8808;
    sbit  I2C_SDR_DATA0_I2C8_SDR_bit at I2C8_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C8_SDR_bit at I2C8_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C8_SDR_bit at I2C8_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C8_SDR_bit at I2C8_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C8_SDR_bit at I2C8_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C8_SDR_bit at I2C8_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C8_SDR_bit at I2C8_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C8_SDR_bit at I2C8_SDR.B7;

sfr unsigned long   volatile I2C8_SIMR            absolute 0x400B880C;
    sbit  I2C_SIMR_DATAIM_I2C8_SIMR_bit at I2C8_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C8_SIMR_bit at I2C8_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C8_SIMR_bit at I2C8_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C8_SIMR_bit at I2C8_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C8_SIMR_bit at I2C8_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C8_SIMR_bit at I2C8_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C8_SIMR_bit at I2C8_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C8_SIMR_bit at I2C8_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C8_SIMR_bit at I2C8_SIMR.B8;

sfr unsigned long   volatile I2C8_SRIS            absolute 0x400B8810;
    sbit  I2C_SRIS_DATARIS_I2C8_SRIS_bit at I2C8_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C8_SRIS_bit at I2C8_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C8_SRIS_bit at I2C8_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C8_SRIS_bit at I2C8_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C8_SRIS_bit at I2C8_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C8_SRIS_bit at I2C8_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C8_SRIS_bit at I2C8_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C8_SRIS_bit at I2C8_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C8_SRIS_bit at I2C8_SRIS.B8;

sfr unsigned long   volatile I2C8_SMIS            absolute 0x400B8814;
    sbit  I2C_SMIS_DATAMIS_I2C8_SMIS_bit at I2C8_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C8_SMIS_bit at I2C8_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C8_SMIS_bit at I2C8_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C8_SMIS_bit at I2C8_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C8_SMIS_bit at I2C8_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C8_SMIS_bit at I2C8_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C8_SMIS_bit at I2C8_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C8_SMIS_bit at I2C8_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C8_SMIS_bit at I2C8_SMIS.B8;

sfr unsigned long   volatile I2C8_SICR            absolute 0x400B8818;
    sbit  I2C_SICR_DATAIC_I2C8_SICR_bit at I2C8_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C8_SICR_bit at I2C8_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C8_SICR_bit at I2C8_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C8_SICR_bit at I2C8_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C8_SICR_bit at I2C8_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C8_SICR_bit at I2C8_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C8_SICR_bit at I2C8_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C8_SICR_bit at I2C8_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C8_SICR_bit at I2C8_SICR.B8;

sfr unsigned long   volatile I2C8_SOAR2           absolute 0x400B881C;
    sbit  I2C_SOAR2_OAR20_I2C8_SOAR2_bit at I2C8_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C8_SOAR2_bit at I2C8_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C8_SOAR2_bit at I2C8_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C8_SOAR2_bit at I2C8_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C8_SOAR2_bit at I2C8_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C8_SOAR2_bit at I2C8_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C8_SOAR2_bit at I2C8_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C8_SOAR2_bit at I2C8_SOAR2.B7;

sfr unsigned long   volatile I2C8_SACKCTL         absolute 0x400B8820;
    sbit  I2C_SACKCTL_ACKOEN_I2C8_SACKCTL_bit at I2C8_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C8_SACKCTL_bit at I2C8_SACKCTL.B1;

sfr unsigned long   volatile I2C8_FIFODATA        absolute 0x400B8F00;
    sbit  I2C_FIFODATA_DATA0_I2C8_FIFODATA_bit at I2C8_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C8_FIFODATA_bit at I2C8_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C8_FIFODATA_bit at I2C8_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C8_FIFODATA_bit at I2C8_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C8_FIFODATA_bit at I2C8_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C8_FIFODATA_bit at I2C8_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C8_FIFODATA_bit at I2C8_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C8_FIFODATA_bit at I2C8_FIFODATA.B7;

sfr unsigned long   volatile I2C8_FIFOCTL         absolute 0x400B8F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C8_FIFOCTL_bit at I2C8_FIFOCTL.B31;

sfr unsigned long   volatile I2C8_FIFOSTATUS      absolute 0x400B8F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C8_FIFOSTATUS_bit at I2C8_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C8_PP              absolute 0x400B8FC0;
    sbit  I2C_PP_HS_I2C8_PP_bit at I2C8_PP.B0;

sfr unsigned long   volatile I2C8_PC              absolute 0x400B8FC4;
    sbit  I2C_PC_HS_I2C8_PC_bit at I2C8_PC.B0;

sfr unsigned long   volatile I2C9_MSA             absolute 0x400B9000;
    sbit  I2C_MSA_RS_I2C9_MSA_bit at I2C9_MSA.B0;
    sbit  I2C_MSA_SA1_I2C9_MSA_bit at I2C9_MSA.B1;
    sbit  I2C_MSA_SA2_I2C9_MSA_bit at I2C9_MSA.B2;
    sbit  I2C_MSA_SA3_I2C9_MSA_bit at I2C9_MSA.B3;
    sbit  I2C_MSA_SA4_I2C9_MSA_bit at I2C9_MSA.B4;
    sbit  I2C_MSA_SA5_I2C9_MSA_bit at I2C9_MSA.B5;
    sbit  I2C_MSA_SA6_I2C9_MSA_bit at I2C9_MSA.B6;
    sbit  I2C_MSA_SA7_I2C9_MSA_bit at I2C9_MSA.B7;

sfr unsigned long   volatile I2C9_MCS             absolute 0x400B9004;
    sbit  I2C_MCS_RUN_I2C9_MCS_bit at I2C9_MCS.B0;
    sbit  I2C_MCS_START_I2C9_MCS_bit at I2C9_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C9_MCS_bit at I2C9_MCS.B2;
    sbit  I2C_MCS_ACK_I2C9_MCS_bit at I2C9_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C9_MCS_bit at I2C9_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C9_MCS_bit at I2C9_MCS.B5;
    sbit  I2C_MCS_BURST_I2C9_MCS_bit at I2C9_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C9_MCS_bit at I2C9_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C9_MCS_bit at I2C9_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C9_MCS_bit at I2C9_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C9_MCS_bit at I2C9_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C9_MCS_bit at I2C9_MCS.B1;
    sbit  I2C_MCS_STOP_I2C9_MCS_bit at I2C9_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C9_MCS_bit at I2C9_MCS.B3;
    sbit  I2C_MCS_HS_I2C9_MCS_bit at I2C9_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C9_MCS_bit at I2C9_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C9_MCS_bit at I2C9_MCS.B6;

sfr unsigned long   volatile I2C9_MDR             absolute 0x400B9008;
    sbit  I2C_MDR_DATA0_I2C9_MDR_bit at I2C9_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C9_MDR_bit at I2C9_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C9_MDR_bit at I2C9_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C9_MDR_bit at I2C9_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C9_MDR_bit at I2C9_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C9_MDR_bit at I2C9_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C9_MDR_bit at I2C9_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C9_MDR_bit at I2C9_MDR.B7;

sfr unsigned long   volatile I2C9_MTPR            absolute 0x400B900C;
    sbit  I2C_MTPR_TPR0_I2C9_MTPR_bit at I2C9_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C9_MTPR_bit at I2C9_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C9_MTPR_bit at I2C9_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C9_MTPR_bit at I2C9_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C9_MTPR_bit at I2C9_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C9_MTPR_bit at I2C9_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C9_MTPR_bit at I2C9_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C9_MTPR_bit at I2C9_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C9_MTPR_bit at I2C9_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C9_MTPR_bit at I2C9_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C9_MTPR_bit at I2C9_MTPR.B18;

sfr unsigned long   volatile I2C9_MIMR            absolute 0x400B9010;
    sbit  I2C_MIMR_IM_I2C9_MIMR_bit at I2C9_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C9_MIMR_bit at I2C9_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C9_MIMR_bit at I2C9_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C9_MIMR_bit at I2C9_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C9_MIMR_bit at I2C9_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C9_MIMR_bit at I2C9_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C9_MIMR_bit at I2C9_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C9_MIMR_bit at I2C9_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C9_MIMR_bit at I2C9_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C9_MIMR_bit at I2C9_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C9_MIMR_bit at I2C9_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C9_MIMR_bit at I2C9_MIMR.B11;

sfr unsigned long   volatile I2C9_MRIS            absolute 0x400B9014;
    sbit  I2C_MRIS_RIS_I2C9_MRIS_bit at I2C9_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C9_MRIS_bit at I2C9_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C9_MRIS_bit at I2C9_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C9_MRIS_bit at I2C9_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C9_MRIS_bit at I2C9_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C9_MRIS_bit at I2C9_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C9_MRIS_bit at I2C9_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C9_MRIS_bit at I2C9_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C9_MRIS_bit at I2C9_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C9_MRIS_bit at I2C9_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C9_MRIS_bit at I2C9_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C9_MRIS_bit at I2C9_MRIS.B11;

sfr unsigned long   volatile I2C9_MMIS            absolute 0x400B9018;
    sbit  I2C_MMIS_MIS_I2C9_MMIS_bit at I2C9_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C9_MMIS_bit at I2C9_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C9_MMIS_bit at I2C9_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C9_MMIS_bit at I2C9_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C9_MMIS_bit at I2C9_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C9_MMIS_bit at I2C9_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C9_MMIS_bit at I2C9_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C9_MMIS_bit at I2C9_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C9_MMIS_bit at I2C9_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C9_MMIS_bit at I2C9_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C9_MMIS_bit at I2C9_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C9_MMIS_bit at I2C9_MMIS.B11;

sfr unsigned long   volatile I2C9_MICR            absolute 0x400B901C;
    sbit  I2C_MICR_IC_I2C9_MICR_bit at I2C9_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C9_MICR_bit at I2C9_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C9_MICR_bit at I2C9_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C9_MICR_bit at I2C9_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C9_MICR_bit at I2C9_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C9_MICR_bit at I2C9_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C9_MICR_bit at I2C9_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C9_MICR_bit at I2C9_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C9_MICR_bit at I2C9_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C9_MICR_bit at I2C9_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C9_MICR_bit at I2C9_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C9_MICR_bit at I2C9_MICR.B11;

sfr unsigned long   volatile I2C9_MCR             absolute 0x400B9020;
    sbit  I2C_MCR_LPBK_I2C9_MCR_bit at I2C9_MCR.B0;
    sbit  I2C_MCR_MFE_I2C9_MCR_bit at I2C9_MCR.B4;
    sbit  I2C_MCR_SFE_I2C9_MCR_bit at I2C9_MCR.B5;

sfr unsigned long   volatile I2C9_MCLKOCNT        absolute 0x400B9024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C9_MCLKOCNT_bit at I2C9_MCLKOCNT.B7;

sfr unsigned long   volatile I2C9_MBMON           absolute 0x400B902C;
    sbit  I2C_MBMON_SCL_I2C9_MBMON_bit at I2C9_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C9_MBMON_bit at I2C9_MBMON.B1;

sfr unsigned long   volatile I2C9_MBLEN           absolute 0x400B9030;
    sbit  I2C_MBLEN_CNTL0_I2C9_MBLEN_bit at I2C9_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C9_MBLEN_bit at I2C9_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C9_MBLEN_bit at I2C9_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C9_MBLEN_bit at I2C9_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C9_MBLEN_bit at I2C9_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C9_MBLEN_bit at I2C9_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C9_MBLEN_bit at I2C9_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C9_MBLEN_bit at I2C9_MBLEN.B7;

sfr unsigned long   volatile I2C9_MBCNT           absolute 0x400B9034;
    sbit  I2C_MBCNT_CNTL0_I2C9_MBCNT_bit at I2C9_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C9_MBCNT_bit at I2C9_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C9_MBCNT_bit at I2C9_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C9_MBCNT_bit at I2C9_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C9_MBCNT_bit at I2C9_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C9_MBCNT_bit at I2C9_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C9_MBCNT_bit at I2C9_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C9_MBCNT_bit at I2C9_MBCNT.B7;

sfr unsigned long   volatile I2C9_SOAR            absolute 0x400B9800;
    sbit  I2C_SOAR_OAR0_I2C9_SOAR_bit at I2C9_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C9_SOAR_bit at I2C9_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C9_SOAR_bit at I2C9_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C9_SOAR_bit at I2C9_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C9_SOAR_bit at I2C9_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C9_SOAR_bit at I2C9_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C9_SOAR_bit at I2C9_SOAR.B6;

sfr unsigned long   volatile I2C9_SCSR            absolute 0x400B9804;
    sbit  I2C_SCSR_RREQ_I2C9_SCSR_bit at I2C9_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C9_SCSR_bit at I2C9_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C9_SCSR_bit at I2C9_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C9_SCSR_bit at I2C9_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C9_SCSR_bit at I2C9_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C9_SCSR_bit at I2C9_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C9_SCSR_bit at I2C9_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C9_SCSR_bit at I2C9_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C9_SCSR_bit at I2C9_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C9_SCSR_bit at I2C9_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C9_SCSR_bit at I2C9_SCSR.B2;

sfr unsigned long   volatile I2C9_SDR             absolute 0x400B9808;
    sbit  I2C_SDR_DATA0_I2C9_SDR_bit at I2C9_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C9_SDR_bit at I2C9_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C9_SDR_bit at I2C9_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C9_SDR_bit at I2C9_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C9_SDR_bit at I2C9_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C9_SDR_bit at I2C9_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C9_SDR_bit at I2C9_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C9_SDR_bit at I2C9_SDR.B7;

sfr unsigned long   volatile I2C9_SIMR            absolute 0x400B980C;
    sbit  I2C_SIMR_DATAIM_I2C9_SIMR_bit at I2C9_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C9_SIMR_bit at I2C9_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C9_SIMR_bit at I2C9_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C9_SIMR_bit at I2C9_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C9_SIMR_bit at I2C9_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C9_SIMR_bit at I2C9_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C9_SIMR_bit at I2C9_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C9_SIMR_bit at I2C9_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C9_SIMR_bit at I2C9_SIMR.B8;

sfr unsigned long   volatile I2C9_SRIS            absolute 0x400B9810;
    sbit  I2C_SRIS_DATARIS_I2C9_SRIS_bit at I2C9_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C9_SRIS_bit at I2C9_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C9_SRIS_bit at I2C9_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C9_SRIS_bit at I2C9_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C9_SRIS_bit at I2C9_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C9_SRIS_bit at I2C9_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C9_SRIS_bit at I2C9_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C9_SRIS_bit at I2C9_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C9_SRIS_bit at I2C9_SRIS.B8;

sfr unsigned long   volatile I2C9_SMIS            absolute 0x400B9814;
    sbit  I2C_SMIS_DATAMIS_I2C9_SMIS_bit at I2C9_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C9_SMIS_bit at I2C9_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C9_SMIS_bit at I2C9_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C9_SMIS_bit at I2C9_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C9_SMIS_bit at I2C9_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C9_SMIS_bit at I2C9_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C9_SMIS_bit at I2C9_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C9_SMIS_bit at I2C9_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C9_SMIS_bit at I2C9_SMIS.B8;

sfr unsigned long   volatile I2C9_SICR            absolute 0x400B9818;
    sbit  I2C_SICR_DATAIC_I2C9_SICR_bit at I2C9_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C9_SICR_bit at I2C9_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C9_SICR_bit at I2C9_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C9_SICR_bit at I2C9_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C9_SICR_bit at I2C9_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C9_SICR_bit at I2C9_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C9_SICR_bit at I2C9_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C9_SICR_bit at I2C9_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C9_SICR_bit at I2C9_SICR.B8;

sfr unsigned long   volatile I2C9_SOAR2           absolute 0x400B981C;
    sbit  I2C_SOAR2_OAR20_I2C9_SOAR2_bit at I2C9_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C9_SOAR2_bit at I2C9_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C9_SOAR2_bit at I2C9_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C9_SOAR2_bit at I2C9_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C9_SOAR2_bit at I2C9_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C9_SOAR2_bit at I2C9_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C9_SOAR2_bit at I2C9_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C9_SOAR2_bit at I2C9_SOAR2.B7;

sfr unsigned long   volatile I2C9_SACKCTL         absolute 0x400B9820;
    sbit  I2C_SACKCTL_ACKOEN_I2C9_SACKCTL_bit at I2C9_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C9_SACKCTL_bit at I2C9_SACKCTL.B1;

sfr unsigned long   volatile I2C9_FIFODATA        absolute 0x400B9F00;
    sbit  I2C_FIFODATA_DATA0_I2C9_FIFODATA_bit at I2C9_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C9_FIFODATA_bit at I2C9_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C9_FIFODATA_bit at I2C9_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C9_FIFODATA_bit at I2C9_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C9_FIFODATA_bit at I2C9_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C9_FIFODATA_bit at I2C9_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C9_FIFODATA_bit at I2C9_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C9_FIFODATA_bit at I2C9_FIFODATA.B7;

sfr unsigned long   volatile I2C9_FIFOCTL         absolute 0x400B9F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C9_FIFOCTL_bit at I2C9_FIFOCTL.B31;

sfr unsigned long   volatile I2C9_FIFOSTATUS      absolute 0x400B9F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C9_FIFOSTATUS_bit at I2C9_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C9_PP              absolute 0x400B9FC0;
    sbit  I2C_PP_HS_I2C9_PP_bit at I2C9_PP.B0;

sfr unsigned long   volatile I2C9_PC              absolute 0x400B9FC4;
    sbit  I2C_PC_HS_I2C9_PC_bit at I2C9_PC.B0;

sfr unsigned long   volatile I2C4_MSA             absolute 0x400C0000;
    sbit  I2C_MSA_RS_I2C4_MSA_bit at I2C4_MSA.B0;
    sbit  I2C_MSA_SA1_I2C4_MSA_bit at I2C4_MSA.B1;
    sbit  I2C_MSA_SA2_I2C4_MSA_bit at I2C4_MSA.B2;
    sbit  I2C_MSA_SA3_I2C4_MSA_bit at I2C4_MSA.B3;
    sbit  I2C_MSA_SA4_I2C4_MSA_bit at I2C4_MSA.B4;
    sbit  I2C_MSA_SA5_I2C4_MSA_bit at I2C4_MSA.B5;
    sbit  I2C_MSA_SA6_I2C4_MSA_bit at I2C4_MSA.B6;
    sbit  I2C_MSA_SA7_I2C4_MSA_bit at I2C4_MSA.B7;

sfr unsigned long   volatile I2C4_MCS             absolute 0x400C0004;
    sbit  I2C_MCS_RUN_I2C4_MCS_bit at I2C4_MCS.B0;
    sbit  I2C_MCS_START_I2C4_MCS_bit at I2C4_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C4_MCS_bit at I2C4_MCS.B2;
    sbit  I2C_MCS_ACK_I2C4_MCS_bit at I2C4_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C4_MCS_bit at I2C4_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C4_MCS_bit at I2C4_MCS.B5;
    sbit  I2C_MCS_BURST_I2C4_MCS_bit at I2C4_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C4_MCS_bit at I2C4_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C4_MCS_bit at I2C4_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C4_MCS_bit at I2C4_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C4_MCS_bit at I2C4_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C4_MCS_bit at I2C4_MCS.B1;
    sbit  I2C_MCS_STOP_I2C4_MCS_bit at I2C4_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C4_MCS_bit at I2C4_MCS.B3;
    sbit  I2C_MCS_HS_I2C4_MCS_bit at I2C4_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C4_MCS_bit at I2C4_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C4_MCS_bit at I2C4_MCS.B6;

sfr unsigned long   volatile I2C4_MDR             absolute 0x400C0008;
    sbit  I2C_MDR_DATA0_I2C4_MDR_bit at I2C4_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C4_MDR_bit at I2C4_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C4_MDR_bit at I2C4_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C4_MDR_bit at I2C4_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C4_MDR_bit at I2C4_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C4_MDR_bit at I2C4_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C4_MDR_bit at I2C4_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C4_MDR_bit at I2C4_MDR.B7;

sfr unsigned long   volatile I2C4_MTPR            absolute 0x400C000C;
    sbit  I2C_MTPR_TPR0_I2C4_MTPR_bit at I2C4_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C4_MTPR_bit at I2C4_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C4_MTPR_bit at I2C4_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C4_MTPR_bit at I2C4_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C4_MTPR_bit at I2C4_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C4_MTPR_bit at I2C4_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C4_MTPR_bit at I2C4_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C4_MTPR_bit at I2C4_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C4_MTPR_bit at I2C4_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C4_MTPR_bit at I2C4_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C4_MTPR_bit at I2C4_MTPR.B18;

sfr unsigned long   volatile I2C4_MIMR            absolute 0x400C0010;
    sbit  I2C_MIMR_IM_I2C4_MIMR_bit at I2C4_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C4_MIMR_bit at I2C4_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C4_MIMR_bit at I2C4_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C4_MIMR_bit at I2C4_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C4_MIMR_bit at I2C4_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C4_MIMR_bit at I2C4_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C4_MIMR_bit at I2C4_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C4_MIMR_bit at I2C4_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C4_MIMR_bit at I2C4_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C4_MIMR_bit at I2C4_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C4_MIMR_bit at I2C4_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C4_MIMR_bit at I2C4_MIMR.B11;

sfr unsigned long   volatile I2C4_MRIS            absolute 0x400C0014;
    sbit  I2C_MRIS_RIS_I2C4_MRIS_bit at I2C4_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C4_MRIS_bit at I2C4_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C4_MRIS_bit at I2C4_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C4_MRIS_bit at I2C4_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C4_MRIS_bit at I2C4_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C4_MRIS_bit at I2C4_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C4_MRIS_bit at I2C4_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C4_MRIS_bit at I2C4_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C4_MRIS_bit at I2C4_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C4_MRIS_bit at I2C4_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C4_MRIS_bit at I2C4_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C4_MRIS_bit at I2C4_MRIS.B11;

sfr unsigned long   volatile I2C4_MMIS            absolute 0x400C0018;
    sbit  I2C_MMIS_MIS_I2C4_MMIS_bit at I2C4_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C4_MMIS_bit at I2C4_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C4_MMIS_bit at I2C4_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C4_MMIS_bit at I2C4_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C4_MMIS_bit at I2C4_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C4_MMIS_bit at I2C4_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C4_MMIS_bit at I2C4_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C4_MMIS_bit at I2C4_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C4_MMIS_bit at I2C4_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C4_MMIS_bit at I2C4_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C4_MMIS_bit at I2C4_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C4_MMIS_bit at I2C4_MMIS.B11;

sfr unsigned long   volatile I2C4_MICR            absolute 0x400C001C;
    sbit  I2C_MICR_IC_I2C4_MICR_bit at I2C4_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C4_MICR_bit at I2C4_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C4_MICR_bit at I2C4_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C4_MICR_bit at I2C4_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C4_MICR_bit at I2C4_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C4_MICR_bit at I2C4_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C4_MICR_bit at I2C4_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C4_MICR_bit at I2C4_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C4_MICR_bit at I2C4_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C4_MICR_bit at I2C4_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C4_MICR_bit at I2C4_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C4_MICR_bit at I2C4_MICR.B11;

sfr unsigned long   volatile I2C4_MCR             absolute 0x400C0020;
    sbit  I2C_MCR_LPBK_I2C4_MCR_bit at I2C4_MCR.B0;
    sbit  I2C_MCR_MFE_I2C4_MCR_bit at I2C4_MCR.B4;
    sbit  I2C_MCR_SFE_I2C4_MCR_bit at I2C4_MCR.B5;

sfr unsigned long   volatile I2C4_MCLKOCNT        absolute 0x400C0024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B7;

sfr unsigned long   volatile I2C4_MBMON           absolute 0x400C002C;
    sbit  I2C_MBMON_SCL_I2C4_MBMON_bit at I2C4_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C4_MBMON_bit at I2C4_MBMON.B1;

sfr unsigned long   volatile I2C4_MBLEN           absolute 0x400C0030;
    sbit  I2C_MBLEN_CNTL0_I2C4_MBLEN_bit at I2C4_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C4_MBLEN_bit at I2C4_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C4_MBLEN_bit at I2C4_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C4_MBLEN_bit at I2C4_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C4_MBLEN_bit at I2C4_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C4_MBLEN_bit at I2C4_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C4_MBLEN_bit at I2C4_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C4_MBLEN_bit at I2C4_MBLEN.B7;

sfr unsigned long   volatile I2C4_MBCNT           absolute 0x400C0034;
    sbit  I2C_MBCNT_CNTL0_I2C4_MBCNT_bit at I2C4_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C4_MBCNT_bit at I2C4_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C4_MBCNT_bit at I2C4_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C4_MBCNT_bit at I2C4_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C4_MBCNT_bit at I2C4_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C4_MBCNT_bit at I2C4_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C4_MBCNT_bit at I2C4_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C4_MBCNT_bit at I2C4_MBCNT.B7;

sfr unsigned long   volatile I2C4_SOAR            absolute 0x400C0800;
    sbit  I2C_SOAR_OAR0_I2C4_SOAR_bit at I2C4_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C4_SOAR_bit at I2C4_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C4_SOAR_bit at I2C4_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C4_SOAR_bit at I2C4_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C4_SOAR_bit at I2C4_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C4_SOAR_bit at I2C4_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C4_SOAR_bit at I2C4_SOAR.B6;

sfr unsigned long   volatile I2C4_SCSR            absolute 0x400C0804;
    sbit  I2C_SCSR_RREQ_I2C4_SCSR_bit at I2C4_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C4_SCSR_bit at I2C4_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C4_SCSR_bit at I2C4_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C4_SCSR_bit at I2C4_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C4_SCSR_bit at I2C4_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C4_SCSR_bit at I2C4_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C4_SCSR_bit at I2C4_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C4_SCSR_bit at I2C4_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C4_SCSR_bit at I2C4_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C4_SCSR_bit at I2C4_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C4_SCSR_bit at I2C4_SCSR.B2;

sfr unsigned long   volatile I2C4_SDR             absolute 0x400C0808;
    sbit  I2C_SDR_DATA0_I2C4_SDR_bit at I2C4_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C4_SDR_bit at I2C4_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C4_SDR_bit at I2C4_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C4_SDR_bit at I2C4_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C4_SDR_bit at I2C4_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C4_SDR_bit at I2C4_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C4_SDR_bit at I2C4_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C4_SDR_bit at I2C4_SDR.B7;

sfr unsigned long   volatile I2C4_SIMR            absolute 0x400C080C;
    sbit  I2C_SIMR_DATAIM_I2C4_SIMR_bit at I2C4_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C4_SIMR_bit at I2C4_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C4_SIMR_bit at I2C4_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C4_SIMR_bit at I2C4_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C4_SIMR_bit at I2C4_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C4_SIMR_bit at I2C4_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C4_SIMR_bit at I2C4_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C4_SIMR_bit at I2C4_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C4_SIMR_bit at I2C4_SIMR.B8;

sfr unsigned long   volatile I2C4_SRIS            absolute 0x400C0810;
    sbit  I2C_SRIS_DATARIS_I2C4_SRIS_bit at I2C4_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C4_SRIS_bit at I2C4_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C4_SRIS_bit at I2C4_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C4_SRIS_bit at I2C4_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C4_SRIS_bit at I2C4_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C4_SRIS_bit at I2C4_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C4_SRIS_bit at I2C4_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C4_SRIS_bit at I2C4_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C4_SRIS_bit at I2C4_SRIS.B8;

sfr unsigned long   volatile I2C4_SMIS            absolute 0x400C0814;
    sbit  I2C_SMIS_DATAMIS_I2C4_SMIS_bit at I2C4_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C4_SMIS_bit at I2C4_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C4_SMIS_bit at I2C4_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C4_SMIS_bit at I2C4_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C4_SMIS_bit at I2C4_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C4_SMIS_bit at I2C4_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C4_SMIS_bit at I2C4_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C4_SMIS_bit at I2C4_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C4_SMIS_bit at I2C4_SMIS.B8;

sfr unsigned long   volatile I2C4_SICR            absolute 0x400C0818;
    sbit  I2C_SICR_DATAIC_I2C4_SICR_bit at I2C4_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C4_SICR_bit at I2C4_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C4_SICR_bit at I2C4_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C4_SICR_bit at I2C4_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C4_SICR_bit at I2C4_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C4_SICR_bit at I2C4_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C4_SICR_bit at I2C4_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C4_SICR_bit at I2C4_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C4_SICR_bit at I2C4_SICR.B8;

sfr unsigned long   volatile I2C4_SOAR2           absolute 0x400C081C;
    sbit  I2C_SOAR2_OAR20_I2C4_SOAR2_bit at I2C4_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C4_SOAR2_bit at I2C4_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C4_SOAR2_bit at I2C4_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C4_SOAR2_bit at I2C4_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C4_SOAR2_bit at I2C4_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C4_SOAR2_bit at I2C4_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C4_SOAR2_bit at I2C4_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C4_SOAR2_bit at I2C4_SOAR2.B7;

sfr unsigned long   volatile I2C4_SACKCTL         absolute 0x400C0820;
    sbit  I2C_SACKCTL_ACKOEN_I2C4_SACKCTL_bit at I2C4_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C4_SACKCTL_bit at I2C4_SACKCTL.B1;

sfr unsigned long   volatile I2C4_FIFODATA        absolute 0x400C0F00;
    sbit  I2C_FIFODATA_DATA0_I2C4_FIFODATA_bit at I2C4_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C4_FIFODATA_bit at I2C4_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C4_FIFODATA_bit at I2C4_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C4_FIFODATA_bit at I2C4_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C4_FIFODATA_bit at I2C4_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C4_FIFODATA_bit at I2C4_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C4_FIFODATA_bit at I2C4_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C4_FIFODATA_bit at I2C4_FIFODATA.B7;

sfr unsigned long   volatile I2C4_FIFOCTL         absolute 0x400C0F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C4_FIFOCTL_bit at I2C4_FIFOCTL.B31;

sfr unsigned long   volatile I2C4_FIFOSTATUS      absolute 0x400C0F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C4_FIFOSTATUS_bit at I2C4_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C4_PP              absolute 0x400C0FC0;
    sbit  I2C_PP_HS_I2C4_PP_bit at I2C4_PP.B0;

sfr unsigned long   volatile I2C4_PC              absolute 0x400C0FC4;
    sbit  I2C_PC_HS_I2C4_PC_bit at I2C4_PC.B0;

sfr unsigned long   volatile I2C5_MSA             absolute 0x400C1000;
    sbit  I2C_MSA_RS_I2C5_MSA_bit at I2C5_MSA.B0;
    sbit  I2C_MSA_SA1_I2C5_MSA_bit at I2C5_MSA.B1;
    sbit  I2C_MSA_SA2_I2C5_MSA_bit at I2C5_MSA.B2;
    sbit  I2C_MSA_SA3_I2C5_MSA_bit at I2C5_MSA.B3;
    sbit  I2C_MSA_SA4_I2C5_MSA_bit at I2C5_MSA.B4;
    sbit  I2C_MSA_SA5_I2C5_MSA_bit at I2C5_MSA.B5;
    sbit  I2C_MSA_SA6_I2C5_MSA_bit at I2C5_MSA.B6;
    sbit  I2C_MSA_SA7_I2C5_MSA_bit at I2C5_MSA.B7;

sfr unsigned long   volatile I2C5_MCS             absolute 0x400C1004;
    sbit  I2C_MCS_RUN_I2C5_MCS_bit at I2C5_MCS.B0;
    sbit  I2C_MCS_START_I2C5_MCS_bit at I2C5_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C5_MCS_bit at I2C5_MCS.B2;
    sbit  I2C_MCS_ACK_I2C5_MCS_bit at I2C5_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C5_MCS_bit at I2C5_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C5_MCS_bit at I2C5_MCS.B5;
    sbit  I2C_MCS_BURST_I2C5_MCS_bit at I2C5_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C5_MCS_bit at I2C5_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C5_MCS_bit at I2C5_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C5_MCS_bit at I2C5_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C5_MCS_bit at I2C5_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C5_MCS_bit at I2C5_MCS.B1;
    sbit  I2C_MCS_STOP_I2C5_MCS_bit at I2C5_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C5_MCS_bit at I2C5_MCS.B3;
    sbit  I2C_MCS_HS_I2C5_MCS_bit at I2C5_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C5_MCS_bit at I2C5_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C5_MCS_bit at I2C5_MCS.B6;

sfr unsigned long   volatile I2C5_MDR             absolute 0x400C1008;
    sbit  I2C_MDR_DATA0_I2C5_MDR_bit at I2C5_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C5_MDR_bit at I2C5_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C5_MDR_bit at I2C5_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C5_MDR_bit at I2C5_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C5_MDR_bit at I2C5_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C5_MDR_bit at I2C5_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C5_MDR_bit at I2C5_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C5_MDR_bit at I2C5_MDR.B7;

sfr unsigned long   volatile I2C5_MTPR            absolute 0x400C100C;
    sbit  I2C_MTPR_TPR0_I2C5_MTPR_bit at I2C5_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C5_MTPR_bit at I2C5_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C5_MTPR_bit at I2C5_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C5_MTPR_bit at I2C5_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C5_MTPR_bit at I2C5_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C5_MTPR_bit at I2C5_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C5_MTPR_bit at I2C5_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C5_MTPR_bit at I2C5_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C5_MTPR_bit at I2C5_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C5_MTPR_bit at I2C5_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C5_MTPR_bit at I2C5_MTPR.B18;

sfr unsigned long   volatile I2C5_MIMR            absolute 0x400C1010;
    sbit  I2C_MIMR_IM_I2C5_MIMR_bit at I2C5_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C5_MIMR_bit at I2C5_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C5_MIMR_bit at I2C5_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C5_MIMR_bit at I2C5_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C5_MIMR_bit at I2C5_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C5_MIMR_bit at I2C5_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C5_MIMR_bit at I2C5_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C5_MIMR_bit at I2C5_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C5_MIMR_bit at I2C5_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C5_MIMR_bit at I2C5_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C5_MIMR_bit at I2C5_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C5_MIMR_bit at I2C5_MIMR.B11;

sfr unsigned long   volatile I2C5_MRIS            absolute 0x400C1014;
    sbit  I2C_MRIS_RIS_I2C5_MRIS_bit at I2C5_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C5_MRIS_bit at I2C5_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C5_MRIS_bit at I2C5_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C5_MRIS_bit at I2C5_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C5_MRIS_bit at I2C5_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C5_MRIS_bit at I2C5_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C5_MRIS_bit at I2C5_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C5_MRIS_bit at I2C5_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C5_MRIS_bit at I2C5_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C5_MRIS_bit at I2C5_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C5_MRIS_bit at I2C5_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C5_MRIS_bit at I2C5_MRIS.B11;

sfr unsigned long   volatile I2C5_MMIS            absolute 0x400C1018;
    sbit  I2C_MMIS_MIS_I2C5_MMIS_bit at I2C5_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C5_MMIS_bit at I2C5_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C5_MMIS_bit at I2C5_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C5_MMIS_bit at I2C5_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C5_MMIS_bit at I2C5_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C5_MMIS_bit at I2C5_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C5_MMIS_bit at I2C5_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C5_MMIS_bit at I2C5_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C5_MMIS_bit at I2C5_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C5_MMIS_bit at I2C5_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C5_MMIS_bit at I2C5_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C5_MMIS_bit at I2C5_MMIS.B11;

sfr unsigned long   volatile I2C5_MICR            absolute 0x400C101C;
    sbit  I2C_MICR_IC_I2C5_MICR_bit at I2C5_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C5_MICR_bit at I2C5_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C5_MICR_bit at I2C5_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C5_MICR_bit at I2C5_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C5_MICR_bit at I2C5_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C5_MICR_bit at I2C5_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C5_MICR_bit at I2C5_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C5_MICR_bit at I2C5_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C5_MICR_bit at I2C5_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C5_MICR_bit at I2C5_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C5_MICR_bit at I2C5_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C5_MICR_bit at I2C5_MICR.B11;

sfr unsigned long   volatile I2C5_MCR             absolute 0x400C1020;
    sbit  I2C_MCR_LPBK_I2C5_MCR_bit at I2C5_MCR.B0;
    sbit  I2C_MCR_MFE_I2C5_MCR_bit at I2C5_MCR.B4;
    sbit  I2C_MCR_SFE_I2C5_MCR_bit at I2C5_MCR.B5;

sfr unsigned long   volatile I2C5_MCLKOCNT        absolute 0x400C1024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B7;

sfr unsigned long   volatile I2C5_MBMON           absolute 0x400C102C;
    sbit  I2C_MBMON_SCL_I2C5_MBMON_bit at I2C5_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C5_MBMON_bit at I2C5_MBMON.B1;

sfr unsigned long   volatile I2C5_MBLEN           absolute 0x400C1030;
    sbit  I2C_MBLEN_CNTL0_I2C5_MBLEN_bit at I2C5_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C5_MBLEN_bit at I2C5_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C5_MBLEN_bit at I2C5_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C5_MBLEN_bit at I2C5_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C5_MBLEN_bit at I2C5_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C5_MBLEN_bit at I2C5_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C5_MBLEN_bit at I2C5_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C5_MBLEN_bit at I2C5_MBLEN.B7;

sfr unsigned long   volatile I2C5_MBCNT           absolute 0x400C1034;
    sbit  I2C_MBCNT_CNTL0_I2C5_MBCNT_bit at I2C5_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C5_MBCNT_bit at I2C5_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C5_MBCNT_bit at I2C5_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C5_MBCNT_bit at I2C5_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C5_MBCNT_bit at I2C5_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C5_MBCNT_bit at I2C5_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C5_MBCNT_bit at I2C5_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C5_MBCNT_bit at I2C5_MBCNT.B7;

sfr unsigned long   volatile I2C5_SOAR            absolute 0x400C1800;
    sbit  I2C_SOAR_OAR0_I2C5_SOAR_bit at I2C5_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C5_SOAR_bit at I2C5_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C5_SOAR_bit at I2C5_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C5_SOAR_bit at I2C5_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C5_SOAR_bit at I2C5_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C5_SOAR_bit at I2C5_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C5_SOAR_bit at I2C5_SOAR.B6;

sfr unsigned long   volatile I2C5_SCSR            absolute 0x400C1804;
    sbit  I2C_SCSR_RREQ_I2C5_SCSR_bit at I2C5_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C5_SCSR_bit at I2C5_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C5_SCSR_bit at I2C5_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C5_SCSR_bit at I2C5_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C5_SCSR_bit at I2C5_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C5_SCSR_bit at I2C5_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C5_SCSR_bit at I2C5_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C5_SCSR_bit at I2C5_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C5_SCSR_bit at I2C5_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C5_SCSR_bit at I2C5_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C5_SCSR_bit at I2C5_SCSR.B2;

sfr unsigned long   volatile I2C5_SDR             absolute 0x400C1808;
    sbit  I2C_SDR_DATA0_I2C5_SDR_bit at I2C5_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C5_SDR_bit at I2C5_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C5_SDR_bit at I2C5_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C5_SDR_bit at I2C5_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C5_SDR_bit at I2C5_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C5_SDR_bit at I2C5_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C5_SDR_bit at I2C5_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C5_SDR_bit at I2C5_SDR.B7;

sfr unsigned long   volatile I2C5_SIMR            absolute 0x400C180C;
    sbit  I2C_SIMR_DATAIM_I2C5_SIMR_bit at I2C5_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C5_SIMR_bit at I2C5_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C5_SIMR_bit at I2C5_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C5_SIMR_bit at I2C5_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C5_SIMR_bit at I2C5_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C5_SIMR_bit at I2C5_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C5_SIMR_bit at I2C5_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C5_SIMR_bit at I2C5_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C5_SIMR_bit at I2C5_SIMR.B8;

sfr unsigned long   volatile I2C5_SRIS            absolute 0x400C1810;
    sbit  I2C_SRIS_DATARIS_I2C5_SRIS_bit at I2C5_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C5_SRIS_bit at I2C5_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C5_SRIS_bit at I2C5_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C5_SRIS_bit at I2C5_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C5_SRIS_bit at I2C5_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C5_SRIS_bit at I2C5_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C5_SRIS_bit at I2C5_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C5_SRIS_bit at I2C5_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C5_SRIS_bit at I2C5_SRIS.B8;

sfr unsigned long   volatile I2C5_SMIS            absolute 0x400C1814;
    sbit  I2C_SMIS_DATAMIS_I2C5_SMIS_bit at I2C5_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C5_SMIS_bit at I2C5_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C5_SMIS_bit at I2C5_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C5_SMIS_bit at I2C5_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C5_SMIS_bit at I2C5_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C5_SMIS_bit at I2C5_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C5_SMIS_bit at I2C5_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C5_SMIS_bit at I2C5_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C5_SMIS_bit at I2C5_SMIS.B8;

sfr unsigned long   volatile I2C5_SICR            absolute 0x400C1818;
    sbit  I2C_SICR_DATAIC_I2C5_SICR_bit at I2C5_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C5_SICR_bit at I2C5_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C5_SICR_bit at I2C5_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C5_SICR_bit at I2C5_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C5_SICR_bit at I2C5_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C5_SICR_bit at I2C5_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C5_SICR_bit at I2C5_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C5_SICR_bit at I2C5_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C5_SICR_bit at I2C5_SICR.B8;

sfr unsigned long   volatile I2C5_SOAR2           absolute 0x400C181C;
    sbit  I2C_SOAR2_OAR20_I2C5_SOAR2_bit at I2C5_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C5_SOAR2_bit at I2C5_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C5_SOAR2_bit at I2C5_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C5_SOAR2_bit at I2C5_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C5_SOAR2_bit at I2C5_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C5_SOAR2_bit at I2C5_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C5_SOAR2_bit at I2C5_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C5_SOAR2_bit at I2C5_SOAR2.B7;

sfr unsigned long   volatile I2C5_SACKCTL         absolute 0x400C1820;
    sbit  I2C_SACKCTL_ACKOEN_I2C5_SACKCTL_bit at I2C5_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C5_SACKCTL_bit at I2C5_SACKCTL.B1;

sfr unsigned long   volatile I2C5_FIFODATA        absolute 0x400C1F00;
    sbit  I2C_FIFODATA_DATA0_I2C5_FIFODATA_bit at I2C5_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C5_FIFODATA_bit at I2C5_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C5_FIFODATA_bit at I2C5_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C5_FIFODATA_bit at I2C5_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C5_FIFODATA_bit at I2C5_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C5_FIFODATA_bit at I2C5_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C5_FIFODATA_bit at I2C5_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C5_FIFODATA_bit at I2C5_FIFODATA.B7;

sfr unsigned long   volatile I2C5_FIFOCTL         absolute 0x400C1F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C5_FIFOCTL_bit at I2C5_FIFOCTL.B31;

sfr unsigned long   volatile I2C5_FIFOSTATUS      absolute 0x400C1F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C5_FIFOSTATUS_bit at I2C5_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C5_PP              absolute 0x400C1FC0;
    sbit  I2C_PP_HS_I2C5_PP_bit at I2C5_PP.B0;

sfr unsigned long   volatile I2C5_PC              absolute 0x400C1FC4;
    sbit  I2C_PC_HS_I2C5_PC_bit at I2C5_PC.B0;

sfr unsigned long   volatile I2C6_MSA             absolute 0x400C2000;
    sbit  I2C_MSA_RS_I2C6_MSA_bit at I2C6_MSA.B0;
    sbit  I2C_MSA_SA1_I2C6_MSA_bit at I2C6_MSA.B1;
    sbit  I2C_MSA_SA2_I2C6_MSA_bit at I2C6_MSA.B2;
    sbit  I2C_MSA_SA3_I2C6_MSA_bit at I2C6_MSA.B3;
    sbit  I2C_MSA_SA4_I2C6_MSA_bit at I2C6_MSA.B4;
    sbit  I2C_MSA_SA5_I2C6_MSA_bit at I2C6_MSA.B5;
    sbit  I2C_MSA_SA6_I2C6_MSA_bit at I2C6_MSA.B6;
    sbit  I2C_MSA_SA7_I2C6_MSA_bit at I2C6_MSA.B7;

sfr unsigned long   volatile I2C6_MCS             absolute 0x400C2004;
    sbit  I2C_MCS_RUN_I2C6_MCS_bit at I2C6_MCS.B0;
    sbit  I2C_MCS_START_I2C6_MCS_bit at I2C6_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C6_MCS_bit at I2C6_MCS.B2;
    sbit  I2C_MCS_ACK_I2C6_MCS_bit at I2C6_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C6_MCS_bit at I2C6_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C6_MCS_bit at I2C6_MCS.B5;
    sbit  I2C_MCS_BURST_I2C6_MCS_bit at I2C6_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C6_MCS_bit at I2C6_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C6_MCS_bit at I2C6_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C6_MCS_bit at I2C6_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C6_MCS_bit at I2C6_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C6_MCS_bit at I2C6_MCS.B1;
    sbit  I2C_MCS_STOP_I2C6_MCS_bit at I2C6_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C6_MCS_bit at I2C6_MCS.B3;
    sbit  I2C_MCS_HS_I2C6_MCS_bit at I2C6_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C6_MCS_bit at I2C6_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C6_MCS_bit at I2C6_MCS.B6;

sfr unsigned long   volatile I2C6_MDR             absolute 0x400C2008;
    sbit  I2C_MDR_DATA0_I2C6_MDR_bit at I2C6_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C6_MDR_bit at I2C6_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C6_MDR_bit at I2C6_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C6_MDR_bit at I2C6_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C6_MDR_bit at I2C6_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C6_MDR_bit at I2C6_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C6_MDR_bit at I2C6_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C6_MDR_bit at I2C6_MDR.B7;

sfr unsigned long   volatile I2C6_MTPR            absolute 0x400C200C;
    sbit  I2C_MTPR_TPR0_I2C6_MTPR_bit at I2C6_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C6_MTPR_bit at I2C6_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C6_MTPR_bit at I2C6_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C6_MTPR_bit at I2C6_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C6_MTPR_bit at I2C6_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C6_MTPR_bit at I2C6_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C6_MTPR_bit at I2C6_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C6_MTPR_bit at I2C6_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C6_MTPR_bit at I2C6_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C6_MTPR_bit at I2C6_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C6_MTPR_bit at I2C6_MTPR.B18;

sfr unsigned long   volatile I2C6_MIMR            absolute 0x400C2010;
    sbit  I2C_MIMR_IM_I2C6_MIMR_bit at I2C6_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C6_MIMR_bit at I2C6_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C6_MIMR_bit at I2C6_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C6_MIMR_bit at I2C6_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C6_MIMR_bit at I2C6_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C6_MIMR_bit at I2C6_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C6_MIMR_bit at I2C6_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C6_MIMR_bit at I2C6_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C6_MIMR_bit at I2C6_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C6_MIMR_bit at I2C6_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C6_MIMR_bit at I2C6_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C6_MIMR_bit at I2C6_MIMR.B11;

sfr unsigned long   volatile I2C6_MRIS            absolute 0x400C2014;
    sbit  I2C_MRIS_RIS_I2C6_MRIS_bit at I2C6_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C6_MRIS_bit at I2C6_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C6_MRIS_bit at I2C6_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C6_MRIS_bit at I2C6_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C6_MRIS_bit at I2C6_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C6_MRIS_bit at I2C6_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C6_MRIS_bit at I2C6_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C6_MRIS_bit at I2C6_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C6_MRIS_bit at I2C6_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C6_MRIS_bit at I2C6_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C6_MRIS_bit at I2C6_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C6_MRIS_bit at I2C6_MRIS.B11;

sfr unsigned long   volatile I2C6_MMIS            absolute 0x400C2018;
    sbit  I2C_MMIS_MIS_I2C6_MMIS_bit at I2C6_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C6_MMIS_bit at I2C6_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C6_MMIS_bit at I2C6_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C6_MMIS_bit at I2C6_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C6_MMIS_bit at I2C6_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C6_MMIS_bit at I2C6_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C6_MMIS_bit at I2C6_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C6_MMIS_bit at I2C6_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C6_MMIS_bit at I2C6_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C6_MMIS_bit at I2C6_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C6_MMIS_bit at I2C6_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C6_MMIS_bit at I2C6_MMIS.B11;

sfr unsigned long   volatile I2C6_MICR            absolute 0x400C201C;
    sbit  I2C_MICR_IC_I2C6_MICR_bit at I2C6_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C6_MICR_bit at I2C6_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C6_MICR_bit at I2C6_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C6_MICR_bit at I2C6_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C6_MICR_bit at I2C6_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C6_MICR_bit at I2C6_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C6_MICR_bit at I2C6_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C6_MICR_bit at I2C6_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C6_MICR_bit at I2C6_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C6_MICR_bit at I2C6_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C6_MICR_bit at I2C6_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C6_MICR_bit at I2C6_MICR.B11;

sfr unsigned long   volatile I2C6_MCR             absolute 0x400C2020;
    sbit  I2C_MCR_LPBK_I2C6_MCR_bit at I2C6_MCR.B0;
    sbit  I2C_MCR_MFE_I2C6_MCR_bit at I2C6_MCR.B4;
    sbit  I2C_MCR_SFE_I2C6_MCR_bit at I2C6_MCR.B5;

sfr unsigned long   volatile I2C6_MCLKOCNT        absolute 0x400C2024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C6_MCLKOCNT_bit at I2C6_MCLKOCNT.B7;

sfr unsigned long   volatile I2C6_MBMON           absolute 0x400C202C;
    sbit  I2C_MBMON_SCL_I2C6_MBMON_bit at I2C6_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C6_MBMON_bit at I2C6_MBMON.B1;

sfr unsigned long   volatile I2C6_MBLEN           absolute 0x400C2030;
    sbit  I2C_MBLEN_CNTL0_I2C6_MBLEN_bit at I2C6_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C6_MBLEN_bit at I2C6_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C6_MBLEN_bit at I2C6_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C6_MBLEN_bit at I2C6_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C6_MBLEN_bit at I2C6_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C6_MBLEN_bit at I2C6_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C6_MBLEN_bit at I2C6_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C6_MBLEN_bit at I2C6_MBLEN.B7;

sfr unsigned long   volatile I2C6_MBCNT           absolute 0x400C2034;
    sbit  I2C_MBCNT_CNTL0_I2C6_MBCNT_bit at I2C6_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C6_MBCNT_bit at I2C6_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C6_MBCNT_bit at I2C6_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C6_MBCNT_bit at I2C6_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C6_MBCNT_bit at I2C6_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C6_MBCNT_bit at I2C6_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C6_MBCNT_bit at I2C6_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C6_MBCNT_bit at I2C6_MBCNT.B7;

sfr unsigned long   volatile I2C6_SOAR            absolute 0x400C2800;
    sbit  I2C_SOAR_OAR0_I2C6_SOAR_bit at I2C6_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C6_SOAR_bit at I2C6_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C6_SOAR_bit at I2C6_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C6_SOAR_bit at I2C6_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C6_SOAR_bit at I2C6_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C6_SOAR_bit at I2C6_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C6_SOAR_bit at I2C6_SOAR.B6;

sfr unsigned long   volatile I2C6_SCSR            absolute 0x400C2804;
    sbit  I2C_SCSR_RREQ_I2C6_SCSR_bit at I2C6_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C6_SCSR_bit at I2C6_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C6_SCSR_bit at I2C6_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C6_SCSR_bit at I2C6_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C6_SCSR_bit at I2C6_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C6_SCSR_bit at I2C6_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C6_SCSR_bit at I2C6_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C6_SCSR_bit at I2C6_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C6_SCSR_bit at I2C6_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C6_SCSR_bit at I2C6_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C6_SCSR_bit at I2C6_SCSR.B2;

sfr unsigned long   volatile I2C6_SDR             absolute 0x400C2808;
    sbit  I2C_SDR_DATA0_I2C6_SDR_bit at I2C6_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C6_SDR_bit at I2C6_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C6_SDR_bit at I2C6_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C6_SDR_bit at I2C6_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C6_SDR_bit at I2C6_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C6_SDR_bit at I2C6_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C6_SDR_bit at I2C6_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C6_SDR_bit at I2C6_SDR.B7;

sfr unsigned long   volatile I2C6_SIMR            absolute 0x400C280C;
    sbit  I2C_SIMR_DATAIM_I2C6_SIMR_bit at I2C6_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C6_SIMR_bit at I2C6_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C6_SIMR_bit at I2C6_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C6_SIMR_bit at I2C6_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C6_SIMR_bit at I2C6_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C6_SIMR_bit at I2C6_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C6_SIMR_bit at I2C6_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C6_SIMR_bit at I2C6_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C6_SIMR_bit at I2C6_SIMR.B8;

sfr unsigned long   volatile I2C6_SRIS            absolute 0x400C2810;
    sbit  I2C_SRIS_DATARIS_I2C6_SRIS_bit at I2C6_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C6_SRIS_bit at I2C6_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C6_SRIS_bit at I2C6_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C6_SRIS_bit at I2C6_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C6_SRIS_bit at I2C6_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C6_SRIS_bit at I2C6_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C6_SRIS_bit at I2C6_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C6_SRIS_bit at I2C6_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C6_SRIS_bit at I2C6_SRIS.B8;

sfr unsigned long   volatile I2C6_SMIS            absolute 0x400C2814;
    sbit  I2C_SMIS_DATAMIS_I2C6_SMIS_bit at I2C6_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C6_SMIS_bit at I2C6_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C6_SMIS_bit at I2C6_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C6_SMIS_bit at I2C6_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C6_SMIS_bit at I2C6_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C6_SMIS_bit at I2C6_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C6_SMIS_bit at I2C6_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C6_SMIS_bit at I2C6_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C6_SMIS_bit at I2C6_SMIS.B8;

sfr unsigned long   volatile I2C6_SICR            absolute 0x400C2818;
    sbit  I2C_SICR_DATAIC_I2C6_SICR_bit at I2C6_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C6_SICR_bit at I2C6_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C6_SICR_bit at I2C6_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C6_SICR_bit at I2C6_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C6_SICR_bit at I2C6_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C6_SICR_bit at I2C6_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C6_SICR_bit at I2C6_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C6_SICR_bit at I2C6_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C6_SICR_bit at I2C6_SICR.B8;

sfr unsigned long   volatile I2C6_SOAR2           absolute 0x400C281C;
    sbit  I2C_SOAR2_OAR20_I2C6_SOAR2_bit at I2C6_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C6_SOAR2_bit at I2C6_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C6_SOAR2_bit at I2C6_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C6_SOAR2_bit at I2C6_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C6_SOAR2_bit at I2C6_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C6_SOAR2_bit at I2C6_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C6_SOAR2_bit at I2C6_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C6_SOAR2_bit at I2C6_SOAR2.B7;

sfr unsigned long   volatile I2C6_SACKCTL         absolute 0x400C2820;
    sbit  I2C_SACKCTL_ACKOEN_I2C6_SACKCTL_bit at I2C6_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C6_SACKCTL_bit at I2C6_SACKCTL.B1;

sfr unsigned long   volatile I2C6_FIFODATA        absolute 0x400C2F00;
    sbit  I2C_FIFODATA_DATA0_I2C6_FIFODATA_bit at I2C6_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C6_FIFODATA_bit at I2C6_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C6_FIFODATA_bit at I2C6_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C6_FIFODATA_bit at I2C6_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C6_FIFODATA_bit at I2C6_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C6_FIFODATA_bit at I2C6_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C6_FIFODATA_bit at I2C6_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C6_FIFODATA_bit at I2C6_FIFODATA.B7;

sfr unsigned long   volatile I2C6_FIFOCTL         absolute 0x400C2F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C6_FIFOCTL_bit at I2C6_FIFOCTL.B31;

sfr unsigned long   volatile I2C6_FIFOSTATUS      absolute 0x400C2F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C6_FIFOSTATUS_bit at I2C6_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C6_PP              absolute 0x400C2FC0;
    sbit  I2C_PP_HS_I2C6_PP_bit at I2C6_PP.B0;

sfr unsigned long   volatile I2C6_PC              absolute 0x400C2FC4;
    sbit  I2C_PC_HS_I2C6_PC_bit at I2C6_PC.B0;

sfr unsigned long   volatile I2C7_MSA             absolute 0x400C3000;
    sbit  I2C_MSA_RS_I2C7_MSA_bit at I2C7_MSA.B0;
    sbit  I2C_MSA_SA1_I2C7_MSA_bit at I2C7_MSA.B1;
    sbit  I2C_MSA_SA2_I2C7_MSA_bit at I2C7_MSA.B2;
    sbit  I2C_MSA_SA3_I2C7_MSA_bit at I2C7_MSA.B3;
    sbit  I2C_MSA_SA4_I2C7_MSA_bit at I2C7_MSA.B4;
    sbit  I2C_MSA_SA5_I2C7_MSA_bit at I2C7_MSA.B5;
    sbit  I2C_MSA_SA6_I2C7_MSA_bit at I2C7_MSA.B6;
    sbit  I2C_MSA_SA7_I2C7_MSA_bit at I2C7_MSA.B7;

sfr unsigned long   volatile I2C7_MCS             absolute 0x400C3004;
    sbit  I2C_MCS_RUN_I2C7_MCS_bit at I2C7_MCS.B0;
    sbit  I2C_MCS_START_I2C7_MCS_bit at I2C7_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C7_MCS_bit at I2C7_MCS.B2;
    sbit  I2C_MCS_ACK_I2C7_MCS_bit at I2C7_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C7_MCS_bit at I2C7_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C7_MCS_bit at I2C7_MCS.B5;
    sbit  I2C_MCS_BURST_I2C7_MCS_bit at I2C7_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C7_MCS_bit at I2C7_MCS.B7;
    sbit  I2C_MCS_ACTDMATX_I2C7_MCS_bit at I2C7_MCS.B30;
    sbit  I2C_MCS_ACTDMARX_I2C7_MCS_bit at I2C7_MCS.B31;

    sbit  I2C_MCS_BUSY_I2C7_MCS_bit at I2C7_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C7_MCS_bit at I2C7_MCS.B1;
    sbit  I2C_MCS_STOP_I2C7_MCS_bit at I2C7_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C7_MCS_bit at I2C7_MCS.B3;
    sbit  I2C_MCS_HS_I2C7_MCS_bit at I2C7_MCS.B4;
    sbit  I2C_MCS_QCMD_I2C7_MCS_bit at I2C7_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C7_MCS_bit at I2C7_MCS.B6;

sfr unsigned long   volatile I2C7_MDR             absolute 0x400C3008;
    sbit  I2C_MDR_DATA0_I2C7_MDR_bit at I2C7_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C7_MDR_bit at I2C7_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C7_MDR_bit at I2C7_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C7_MDR_bit at I2C7_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C7_MDR_bit at I2C7_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C7_MDR_bit at I2C7_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C7_MDR_bit at I2C7_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C7_MDR_bit at I2C7_MDR.B7;

sfr unsigned long   volatile I2C7_MTPR            absolute 0x400C300C;
    sbit  I2C_MTPR_TPR0_I2C7_MTPR_bit at I2C7_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C7_MTPR_bit at I2C7_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C7_MTPR_bit at I2C7_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C7_MTPR_bit at I2C7_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C7_MTPR_bit at I2C7_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C7_MTPR_bit at I2C7_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C7_MTPR_bit at I2C7_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C7_MTPR_bit at I2C7_MTPR.B7;
    sbit  I2C_MTPR_PULSEL16_I2C7_MTPR_bit at I2C7_MTPR.B16;
    sbit  I2C_MTPR_PULSEL17_I2C7_MTPR_bit at I2C7_MTPR.B17;
    sbit  I2C_MTPR_PULSEL18_I2C7_MTPR_bit at I2C7_MTPR.B18;

sfr unsigned long   volatile I2C7_MIMR            absolute 0x400C3010;
    sbit  I2C_MIMR_IM_I2C7_MIMR_bit at I2C7_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C7_MIMR_bit at I2C7_MIMR.B1;
    sbit  I2C_MIMR_DMARXIM_I2C7_MIMR_bit at I2C7_MIMR.B2;
    sbit  I2C_MIMR_DMATXIM_I2C7_MIMR_bit at I2C7_MIMR.B3;
    sbit  I2C_MIMR_NACKIM_I2C7_MIMR_bit at I2C7_MIMR.B4;
    sbit  I2C_MIMR_STARTIM_I2C7_MIMR_bit at I2C7_MIMR.B5;
    sbit  I2C_MIMR_STOPIM_I2C7_MIMR_bit at I2C7_MIMR.B6;
    sbit  I2C_MIMR_ARBLOSTIM_I2C7_MIMR_bit at I2C7_MIMR.B7;
    sbit  I2C_MIMR_TXIM_I2C7_MIMR_bit at I2C7_MIMR.B8;
    sbit  I2C_MIMR_RXIM_I2C7_MIMR_bit at I2C7_MIMR.B9;
    sbit  I2C_MIMR_TXFEIM_I2C7_MIMR_bit at I2C7_MIMR.B10;
    sbit  I2C_MIMR_RXFFIM_I2C7_MIMR_bit at I2C7_MIMR.B11;

sfr unsigned long   volatile I2C7_MRIS            absolute 0x400C3014;
    sbit  I2C_MRIS_RIS_I2C7_MRIS_bit at I2C7_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C7_MRIS_bit at I2C7_MRIS.B1;
    sbit  I2C_MRIS_DMARXRIS_I2C7_MRIS_bit at I2C7_MRIS.B2;
    sbit  I2C_MRIS_DMATXRIS_I2C7_MRIS_bit at I2C7_MRIS.B3;
    sbit  I2C_MRIS_NACKRIS_I2C7_MRIS_bit at I2C7_MRIS.B4;
    sbit  I2C_MRIS_STARTRIS_I2C7_MRIS_bit at I2C7_MRIS.B5;
    sbit  I2C_MRIS_STOPRIS_I2C7_MRIS_bit at I2C7_MRIS.B6;
    sbit  I2C_MRIS_ARBLOSTRIS_I2C7_MRIS_bit at I2C7_MRIS.B7;
    sbit  I2C_MRIS_TXRIS_I2C7_MRIS_bit at I2C7_MRIS.B8;
    sbit  I2C_MRIS_RXRIS_I2C7_MRIS_bit at I2C7_MRIS.B9;
    sbit  I2C_MRIS_TXFERIS_I2C7_MRIS_bit at I2C7_MRIS.B10;
    sbit  I2C_MRIS_RXFFRIS_I2C7_MRIS_bit at I2C7_MRIS.B11;

sfr unsigned long   volatile I2C7_MMIS            absolute 0x400C3018;
    sbit  I2C_MMIS_MIS_I2C7_MMIS_bit at I2C7_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C7_MMIS_bit at I2C7_MMIS.B1;
    sbit  I2C_MMIS_DMARXMIS_I2C7_MMIS_bit at I2C7_MMIS.B2;
    sbit  I2C_MMIS_DMATXMIS_I2C7_MMIS_bit at I2C7_MMIS.B3;
    sbit  I2C_MMIS_NACKMIS_I2C7_MMIS_bit at I2C7_MMIS.B4;
    sbit  I2C_MMIS_STARTMIS_I2C7_MMIS_bit at I2C7_MMIS.B5;
    sbit  I2C_MMIS_STOPMIS_I2C7_MMIS_bit at I2C7_MMIS.B6;
    sbit  I2C_MMIS_ARBLOSTMIS_I2C7_MMIS_bit at I2C7_MMIS.B7;
    sbit  I2C_MMIS_TXMIS_I2C7_MMIS_bit at I2C7_MMIS.B8;
    sbit  I2C_MMIS_RXMIS_I2C7_MMIS_bit at I2C7_MMIS.B9;
    sbit  I2C_MMIS_TXFEMIS_I2C7_MMIS_bit at I2C7_MMIS.B10;
    sbit  I2C_MMIS_RXFFMIS_I2C7_MMIS_bit at I2C7_MMIS.B11;

sfr unsigned long   volatile I2C7_MICR            absolute 0x400C301C;
    sbit  I2C_MICR_IC_I2C7_MICR_bit at I2C7_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C7_MICR_bit at I2C7_MICR.B1;
    sbit  I2C_MICR_DMARXIC_I2C7_MICR_bit at I2C7_MICR.B2;
    sbit  I2C_MICR_DMATXIC_I2C7_MICR_bit at I2C7_MICR.B3;
    sbit  I2C_MICR_NACKIC_I2C7_MICR_bit at I2C7_MICR.B4;
    sbit  I2C_MICR_STARTIC_I2C7_MICR_bit at I2C7_MICR.B5;
    sbit  I2C_MICR_STOPIC_I2C7_MICR_bit at I2C7_MICR.B6;
    sbit  I2C_MICR_ARBLOSTIC_I2C7_MICR_bit at I2C7_MICR.B7;
    sbit  I2C_MICR_TXIC_I2C7_MICR_bit at I2C7_MICR.B8;
    sbit  I2C_MICR_RXIC_I2C7_MICR_bit at I2C7_MICR.B9;
    sbit  I2C_MICR_TXFEIC_I2C7_MICR_bit at I2C7_MICR.B10;
    sbit  I2C_MICR_RXFFIC_I2C7_MICR_bit at I2C7_MICR.B11;

sfr unsigned long   volatile I2C7_MCR             absolute 0x400C3020;
    sbit  I2C_MCR_LPBK_I2C7_MCR_bit at I2C7_MCR.B0;
    sbit  I2C_MCR_MFE_I2C7_MCR_bit at I2C7_MCR.B4;
    sbit  I2C_MCR_SFE_I2C7_MCR_bit at I2C7_MCR.B5;

sfr unsigned long   volatile I2C7_MCLKOCNT        absolute 0x400C3024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C7_MCLKOCNT_bit at I2C7_MCLKOCNT.B7;

sfr unsigned long   volatile I2C7_MBMON           absolute 0x400C302C;
    sbit  I2C_MBMON_SCL_I2C7_MBMON_bit at I2C7_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C7_MBMON_bit at I2C7_MBMON.B1;

sfr unsigned long   volatile I2C7_MBLEN           absolute 0x400C3030;
    sbit  I2C_MBLEN_CNTL0_I2C7_MBLEN_bit at I2C7_MBLEN.B0;
    sbit  I2C_MBLEN_CNTL1_I2C7_MBLEN_bit at I2C7_MBLEN.B1;
    sbit  I2C_MBLEN_CNTL2_I2C7_MBLEN_bit at I2C7_MBLEN.B2;
    sbit  I2C_MBLEN_CNTL3_I2C7_MBLEN_bit at I2C7_MBLEN.B3;
    sbit  I2C_MBLEN_CNTL4_I2C7_MBLEN_bit at I2C7_MBLEN.B4;
    sbit  I2C_MBLEN_CNTL5_I2C7_MBLEN_bit at I2C7_MBLEN.B5;
    sbit  I2C_MBLEN_CNTL6_I2C7_MBLEN_bit at I2C7_MBLEN.B6;
    sbit  I2C_MBLEN_CNTL7_I2C7_MBLEN_bit at I2C7_MBLEN.B7;

sfr unsigned long   volatile I2C7_MBCNT           absolute 0x400C3034;
    sbit  I2C_MBCNT_CNTL0_I2C7_MBCNT_bit at I2C7_MBCNT.B0;
    sbit  I2C_MBCNT_CNTL1_I2C7_MBCNT_bit at I2C7_MBCNT.B1;
    sbit  I2C_MBCNT_CNTL2_I2C7_MBCNT_bit at I2C7_MBCNT.B2;
    sbit  I2C_MBCNT_CNTL3_I2C7_MBCNT_bit at I2C7_MBCNT.B3;
    sbit  I2C_MBCNT_CNTL4_I2C7_MBCNT_bit at I2C7_MBCNT.B4;
    sbit  I2C_MBCNT_CNTL5_I2C7_MBCNT_bit at I2C7_MBCNT.B5;
    sbit  I2C_MBCNT_CNTL6_I2C7_MBCNT_bit at I2C7_MBCNT.B6;
    sbit  I2C_MBCNT_CNTL7_I2C7_MBCNT_bit at I2C7_MBCNT.B7;

sfr unsigned long   volatile I2C7_SOAR            absolute 0x400C3800;
    sbit  I2C_SOAR_OAR0_I2C7_SOAR_bit at I2C7_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C7_SOAR_bit at I2C7_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C7_SOAR_bit at I2C7_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C7_SOAR_bit at I2C7_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C7_SOAR_bit at I2C7_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C7_SOAR_bit at I2C7_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C7_SOAR_bit at I2C7_SOAR.B6;

sfr unsigned long   volatile I2C7_SCSR            absolute 0x400C3804;
    sbit  I2C_SCSR_RREQ_I2C7_SCSR_bit at I2C7_SCSR.B0;
    sbit  I2C_SCSR_TXFIFO_I2C7_SCSR_bit at I2C7_SCSR.B1;
    sbit  I2C_SCSR_FBR_I2C7_SCSR_bit at I2C7_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C7_SCSR_bit at I2C7_SCSR.B3;
    sbit  I2C_SCSR_QCMDST_I2C7_SCSR_bit at I2C7_SCSR.B4;
    sbit  I2C_SCSR_QCMDRW_I2C7_SCSR_bit at I2C7_SCSR.B5;
    sbit  I2C_SCSR_ACTDMATX_I2C7_SCSR_bit at I2C7_SCSR.B30;
    sbit  I2C_SCSR_ACTDMARX_I2C7_SCSR_bit at I2C7_SCSR.B31;

    sbit  I2C_SCSR_DA_I2C7_SCSR_bit at I2C7_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C7_SCSR_bit at I2C7_SCSR.B1;
    sbit  I2C_SCSR_RXFIFO_I2C7_SCSR_bit at I2C7_SCSR.B2;

sfr unsigned long   volatile I2C7_SDR             absolute 0x400C3808;
    sbit  I2C_SDR_DATA0_I2C7_SDR_bit at I2C7_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C7_SDR_bit at I2C7_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C7_SDR_bit at I2C7_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C7_SDR_bit at I2C7_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C7_SDR_bit at I2C7_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C7_SDR_bit at I2C7_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C7_SDR_bit at I2C7_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C7_SDR_bit at I2C7_SDR.B7;

sfr unsigned long   volatile I2C7_SIMR            absolute 0x400C380C;
    sbit  I2C_SIMR_DATAIM_I2C7_SIMR_bit at I2C7_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C7_SIMR_bit at I2C7_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C7_SIMR_bit at I2C7_SIMR.B2;
    sbit  I2C_SIMR_DMARXIM_I2C7_SIMR_bit at I2C7_SIMR.B3;
    sbit  I2C_SIMR_DMATXIM_I2C7_SIMR_bit at I2C7_SIMR.B4;
    sbit  I2C_SIMR_TXIM_I2C7_SIMR_bit at I2C7_SIMR.B5;
    sbit  I2C_SIMR_RXIM_I2C7_SIMR_bit at I2C7_SIMR.B6;
    sbit  I2C_SIMR_TXFEIM_I2C7_SIMR_bit at I2C7_SIMR.B7;
    sbit  I2C_SIMR_RXFFIM_I2C7_SIMR_bit at I2C7_SIMR.B8;

sfr unsigned long   volatile I2C7_SRIS            absolute 0x400C3810;
    sbit  I2C_SRIS_DATARIS_I2C7_SRIS_bit at I2C7_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C7_SRIS_bit at I2C7_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C7_SRIS_bit at I2C7_SRIS.B2;
    sbit  I2C_SRIS_DMARXRIS_I2C7_SRIS_bit at I2C7_SRIS.B3;
    sbit  I2C_SRIS_DMATXRIS_I2C7_SRIS_bit at I2C7_SRIS.B4;
    sbit  I2C_SRIS_TXRIS_I2C7_SRIS_bit at I2C7_SRIS.B5;
    sbit  I2C_SRIS_RXRIS_I2C7_SRIS_bit at I2C7_SRIS.B6;
    sbit  I2C_SRIS_TXFERIS_I2C7_SRIS_bit at I2C7_SRIS.B7;
    sbit  I2C_SRIS_RXFFRIS_I2C7_SRIS_bit at I2C7_SRIS.B8;

sfr unsigned long   volatile I2C7_SMIS            absolute 0x400C3814;
    sbit  I2C_SMIS_DATAMIS_I2C7_SMIS_bit at I2C7_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C7_SMIS_bit at I2C7_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C7_SMIS_bit at I2C7_SMIS.B2;
    sbit  I2C_SMIS_DMARXMIS_I2C7_SMIS_bit at I2C7_SMIS.B3;
    sbit  I2C_SMIS_DMATXMIS_I2C7_SMIS_bit at I2C7_SMIS.B4;
    sbit  I2C_SMIS_TXMIS_I2C7_SMIS_bit at I2C7_SMIS.B5;
    sbit  I2C_SMIS_RXMIS_I2C7_SMIS_bit at I2C7_SMIS.B6;
    sbit  I2C_SMIS_TXFEMIS_I2C7_SMIS_bit at I2C7_SMIS.B7;
    sbit  I2C_SMIS_RXFFMIS_I2C7_SMIS_bit at I2C7_SMIS.B8;

sfr unsigned long   volatile I2C7_SICR            absolute 0x400C3818;
    sbit  I2C_SICR_DATAIC_I2C7_SICR_bit at I2C7_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C7_SICR_bit at I2C7_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C7_SICR_bit at I2C7_SICR.B2;
    sbit  I2C_SICR_DMARXIC_I2C7_SICR_bit at I2C7_SICR.B3;
    sbit  I2C_SICR_DMATXIC_I2C7_SICR_bit at I2C7_SICR.B4;
    sbit  I2C_SICR_TXIC_I2C7_SICR_bit at I2C7_SICR.B5;
    sbit  I2C_SICR_RXIC_I2C7_SICR_bit at I2C7_SICR.B6;
    sbit  I2C_SICR_TXFEIC_I2C7_SICR_bit at I2C7_SICR.B7;
    sbit  I2C_SICR_RXFFIC_I2C7_SICR_bit at I2C7_SICR.B8;

sfr unsigned long   volatile I2C7_SOAR2           absolute 0x400C381C;
    sbit  I2C_SOAR2_OAR20_I2C7_SOAR2_bit at I2C7_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C7_SOAR2_bit at I2C7_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C7_SOAR2_bit at I2C7_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C7_SOAR2_bit at I2C7_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C7_SOAR2_bit at I2C7_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C7_SOAR2_bit at I2C7_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C7_SOAR2_bit at I2C7_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C7_SOAR2_bit at I2C7_SOAR2.B7;

sfr unsigned long   volatile I2C7_SACKCTL         absolute 0x400C3820;
    sbit  I2C_SACKCTL_ACKOEN_I2C7_SACKCTL_bit at I2C7_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C7_SACKCTL_bit at I2C7_SACKCTL.B1;

sfr unsigned long   volatile I2C7_FIFODATA        absolute 0x400C3F00;
    sbit  I2C_FIFODATA_DATA0_I2C7_FIFODATA_bit at I2C7_FIFODATA.B0;
    sbit  I2C_FIFODATA_DATA1_I2C7_FIFODATA_bit at I2C7_FIFODATA.B1;
    sbit  I2C_FIFODATA_DATA2_I2C7_FIFODATA_bit at I2C7_FIFODATA.B2;
    sbit  I2C_FIFODATA_DATA3_I2C7_FIFODATA_bit at I2C7_FIFODATA.B3;
    sbit  I2C_FIFODATA_DATA4_I2C7_FIFODATA_bit at I2C7_FIFODATA.B4;
    sbit  I2C_FIFODATA_DATA5_I2C7_FIFODATA_bit at I2C7_FIFODATA.B5;
    sbit  I2C_FIFODATA_DATA6_I2C7_FIFODATA_bit at I2C7_FIFODATA.B6;
    sbit  I2C_FIFODATA_DATA7_I2C7_FIFODATA_bit at I2C7_FIFODATA.B7;

sfr unsigned long   volatile I2C7_FIFOCTL         absolute 0x400C3F04;
    sbit  I2C_FIFOCTL_TXTRIG0_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B0;
    sbit  I2C_FIFOCTL_TXTRIG1_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B1;
    sbit  I2C_FIFOCTL_TXTRIG2_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B2;
    sbit  I2C_FIFOCTL_DMATXENA_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B13;
    sbit  I2C_FIFOCTL_TXFLUSH_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B14;
    sbit  I2C_FIFOCTL_TXASGNMT_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B15;
    sbit  I2C_FIFOCTL_RXTRIG16_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B16;
    sbit  I2C_FIFOCTL_RXTRIG17_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B17;
    sbit  I2C_FIFOCTL_RXTRIG18_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B18;
    sbit  I2C_FIFOCTL_DMARXENA_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B29;
    sbit  I2C_FIFOCTL_RXFLUSH_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B30;
    sbit  I2C_FIFOCTL_RXASGNMT_I2C7_FIFOCTL_bit at I2C7_FIFOCTL.B31;

sfr unsigned long   volatile I2C7_FIFOSTATUS      absolute 0x400C3F08;
    sbit  I2C_FIFOSTATUS_TXFE_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B0;
    sbit  I2C_FIFOSTATUS_TXFF_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B1;
    sbit  I2C_FIFOSTATUS_TXBLWTRIG_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B2;
    sbit  I2C_FIFOSTATUS_RXFE_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B16;
    sbit  I2C_FIFOSTATUS_RXFF_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B17;
    sbit  I2C_FIFOSTATUS_RXABVTRIG_I2C7_FIFOSTATUS_bit at I2C7_FIFOSTATUS.B18;

sfr unsigned long   volatile I2C7_PP              absolute 0x400C3FC0;
    sbit  I2C_PP_HS_I2C7_PP_bit at I2C7_PP.B0;

sfr unsigned long   volatile I2C7_PC              absolute 0x400C3FC4;
    sbit  I2C_PC_HS_I2C7_PC_bit at I2C7_PC.B0;

sfr unsigned long   volatile EPI0_CFG             absolute 0x400D0000;
    const register unsigned short int EPI_CFG_MODE0 = 0;
    sbit  EPI_CFG_MODE0_bit at EPI0_CFG.B0;
    const register unsigned short int EPI_CFG_MODE1 = 1;
    sbit  EPI_CFG_MODE1_bit at EPI0_CFG.B1;
    const register unsigned short int EPI_CFG_MODE2 = 2;
    sbit  EPI_CFG_MODE2_bit at EPI0_CFG.B2;
    const register unsigned short int EPI_CFG_MODE3 = 3;
    sbit  EPI_CFG_MODE3_bit at EPI0_CFG.B3;
    const register unsigned short int EPI_CFG_BLKEN = 4;
    sbit  EPI_CFG_BLKEN_bit at EPI0_CFG.B4;
    const register unsigned short int EPI_CFG_INTDIV = 8;
    sbit  EPI_CFG_INTDIV_bit at EPI0_CFG.B8;

sfr unsigned long   volatile EPI0_BAUD            absolute 0x400D0004;
    const register unsigned short int EPI_BAUD_COUNT00 = 0;
    sbit  EPI_BAUD_COUNT00_bit at EPI0_BAUD.B0;
    const register unsigned short int EPI_BAUD_COUNT01 = 1;
    sbit  EPI_BAUD_COUNT01_bit at EPI0_BAUD.B1;
    const register unsigned short int EPI_BAUD_COUNT02 = 2;
    sbit  EPI_BAUD_COUNT02_bit at EPI0_BAUD.B2;
    const register unsigned short int EPI_BAUD_COUNT03 = 3;
    sbit  EPI_BAUD_COUNT03_bit at EPI0_BAUD.B3;
    const register unsigned short int EPI_BAUD_COUNT04 = 4;
    sbit  EPI_BAUD_COUNT04_bit at EPI0_BAUD.B4;
    const register unsigned short int EPI_BAUD_COUNT05 = 5;
    sbit  EPI_BAUD_COUNT05_bit at EPI0_BAUD.B5;
    const register unsigned short int EPI_BAUD_COUNT06 = 6;
    sbit  EPI_BAUD_COUNT06_bit at EPI0_BAUD.B6;
    const register unsigned short int EPI_BAUD_COUNT07 = 7;
    sbit  EPI_BAUD_COUNT07_bit at EPI0_BAUD.B7;
    const register unsigned short int EPI_BAUD_COUNT08 = 8;
    sbit  EPI_BAUD_COUNT08_bit at EPI0_BAUD.B8;
    const register unsigned short int EPI_BAUD_COUNT09 = 9;
    sbit  EPI_BAUD_COUNT09_bit at EPI0_BAUD.B9;
    const register unsigned short int EPI_BAUD_COUNT010 = 10;
    sbit  EPI_BAUD_COUNT010_bit at EPI0_BAUD.B10;
    const register unsigned short int EPI_BAUD_COUNT011 = 11;
    sbit  EPI_BAUD_COUNT011_bit at EPI0_BAUD.B11;
    const register unsigned short int EPI_BAUD_COUNT012 = 12;
    sbit  EPI_BAUD_COUNT012_bit at EPI0_BAUD.B12;
    const register unsigned short int EPI_BAUD_COUNT013 = 13;
    sbit  EPI_BAUD_COUNT013_bit at EPI0_BAUD.B13;
    const register unsigned short int EPI_BAUD_COUNT014 = 14;
    sbit  EPI_BAUD_COUNT014_bit at EPI0_BAUD.B14;
    const register unsigned short int EPI_BAUD_COUNT015 = 15;
    sbit  EPI_BAUD_COUNT015_bit at EPI0_BAUD.B15;
    const register unsigned short int EPI_BAUD_COUNT116 = 16;
    sbit  EPI_BAUD_COUNT116_bit at EPI0_BAUD.B16;
    const register unsigned short int EPI_BAUD_COUNT117 = 17;
    sbit  EPI_BAUD_COUNT117_bit at EPI0_BAUD.B17;
    const register unsigned short int EPI_BAUD_COUNT118 = 18;
    sbit  EPI_BAUD_COUNT118_bit at EPI0_BAUD.B18;
    const register unsigned short int EPI_BAUD_COUNT119 = 19;
    sbit  EPI_BAUD_COUNT119_bit at EPI0_BAUD.B19;
    const register unsigned short int EPI_BAUD_COUNT120 = 20;
    sbit  EPI_BAUD_COUNT120_bit at EPI0_BAUD.B20;
    const register unsigned short int EPI_BAUD_COUNT121 = 21;
    sbit  EPI_BAUD_COUNT121_bit at EPI0_BAUD.B21;
    const register unsigned short int EPI_BAUD_COUNT122 = 22;
    sbit  EPI_BAUD_COUNT122_bit at EPI0_BAUD.B22;
    const register unsigned short int EPI_BAUD_COUNT123 = 23;
    sbit  EPI_BAUD_COUNT123_bit at EPI0_BAUD.B23;
    const register unsigned short int EPI_BAUD_COUNT124 = 24;
    sbit  EPI_BAUD_COUNT124_bit at EPI0_BAUD.B24;
    const register unsigned short int EPI_BAUD_COUNT125 = 25;
    sbit  EPI_BAUD_COUNT125_bit at EPI0_BAUD.B25;
    const register unsigned short int EPI_BAUD_COUNT126 = 26;
    sbit  EPI_BAUD_COUNT126_bit at EPI0_BAUD.B26;
    const register unsigned short int EPI_BAUD_COUNT127 = 27;
    sbit  EPI_BAUD_COUNT127_bit at EPI0_BAUD.B27;
    const register unsigned short int EPI_BAUD_COUNT128 = 28;
    sbit  EPI_BAUD_COUNT128_bit at EPI0_BAUD.B28;
    const register unsigned short int EPI_BAUD_COUNT129 = 29;
    sbit  EPI_BAUD_COUNT129_bit at EPI0_BAUD.B29;
    const register unsigned short int EPI_BAUD_COUNT130 = 30;
    sbit  EPI_BAUD_COUNT130_bit at EPI0_BAUD.B30;
    const register unsigned short int EPI_BAUD_COUNT131 = 31;
    sbit  EPI_BAUD_COUNT131_bit at EPI0_BAUD.B31;

sfr unsigned long   volatile EPI0_BAUD2           absolute 0x400D0008;
    const register unsigned short int EPI_BAUD2_COUNT00 = 0;
    sbit  EPI_BAUD2_COUNT00_bit at EPI0_BAUD2.B0;
    const register unsigned short int EPI_BAUD2_COUNT01 = 1;
    sbit  EPI_BAUD2_COUNT01_bit at EPI0_BAUD2.B1;
    const register unsigned short int EPI_BAUD2_COUNT02 = 2;
    sbit  EPI_BAUD2_COUNT02_bit at EPI0_BAUD2.B2;
    const register unsigned short int EPI_BAUD2_COUNT03 = 3;
    sbit  EPI_BAUD2_COUNT03_bit at EPI0_BAUD2.B3;
    const register unsigned short int EPI_BAUD2_COUNT04 = 4;
    sbit  EPI_BAUD2_COUNT04_bit at EPI0_BAUD2.B4;
    const register unsigned short int EPI_BAUD2_COUNT05 = 5;
    sbit  EPI_BAUD2_COUNT05_bit at EPI0_BAUD2.B5;
    const register unsigned short int EPI_BAUD2_COUNT06 = 6;
    sbit  EPI_BAUD2_COUNT06_bit at EPI0_BAUD2.B6;
    const register unsigned short int EPI_BAUD2_COUNT07 = 7;
    sbit  EPI_BAUD2_COUNT07_bit at EPI0_BAUD2.B7;
    const register unsigned short int EPI_BAUD2_COUNT08 = 8;
    sbit  EPI_BAUD2_COUNT08_bit at EPI0_BAUD2.B8;
    const register unsigned short int EPI_BAUD2_COUNT09 = 9;
    sbit  EPI_BAUD2_COUNT09_bit at EPI0_BAUD2.B9;
    const register unsigned short int EPI_BAUD2_COUNT010 = 10;
    sbit  EPI_BAUD2_COUNT010_bit at EPI0_BAUD2.B10;
    const register unsigned short int EPI_BAUD2_COUNT011 = 11;
    sbit  EPI_BAUD2_COUNT011_bit at EPI0_BAUD2.B11;
    const register unsigned short int EPI_BAUD2_COUNT012 = 12;
    sbit  EPI_BAUD2_COUNT012_bit at EPI0_BAUD2.B12;
    const register unsigned short int EPI_BAUD2_COUNT013 = 13;
    sbit  EPI_BAUD2_COUNT013_bit at EPI0_BAUD2.B13;
    const register unsigned short int EPI_BAUD2_COUNT014 = 14;
    sbit  EPI_BAUD2_COUNT014_bit at EPI0_BAUD2.B14;
    const register unsigned short int EPI_BAUD2_COUNT015 = 15;
    sbit  EPI_BAUD2_COUNT015_bit at EPI0_BAUD2.B15;
    const register unsigned short int EPI_BAUD2_COUNT116 = 16;
    sbit  EPI_BAUD2_COUNT116_bit at EPI0_BAUD2.B16;
    const register unsigned short int EPI_BAUD2_COUNT117 = 17;
    sbit  EPI_BAUD2_COUNT117_bit at EPI0_BAUD2.B17;
    const register unsigned short int EPI_BAUD2_COUNT118 = 18;
    sbit  EPI_BAUD2_COUNT118_bit at EPI0_BAUD2.B18;
    const register unsigned short int EPI_BAUD2_COUNT119 = 19;
    sbit  EPI_BAUD2_COUNT119_bit at EPI0_BAUD2.B19;
    const register unsigned short int EPI_BAUD2_COUNT120 = 20;
    sbit  EPI_BAUD2_COUNT120_bit at EPI0_BAUD2.B20;
    const register unsigned short int EPI_BAUD2_COUNT121 = 21;
    sbit  EPI_BAUD2_COUNT121_bit at EPI0_BAUD2.B21;
    const register unsigned short int EPI_BAUD2_COUNT122 = 22;
    sbit  EPI_BAUD2_COUNT122_bit at EPI0_BAUD2.B22;
    const register unsigned short int EPI_BAUD2_COUNT123 = 23;
    sbit  EPI_BAUD2_COUNT123_bit at EPI0_BAUD2.B23;
    const register unsigned short int EPI_BAUD2_COUNT124 = 24;
    sbit  EPI_BAUD2_COUNT124_bit at EPI0_BAUD2.B24;
    const register unsigned short int EPI_BAUD2_COUNT125 = 25;
    sbit  EPI_BAUD2_COUNT125_bit at EPI0_BAUD2.B25;
    const register unsigned short int EPI_BAUD2_COUNT126 = 26;
    sbit  EPI_BAUD2_COUNT126_bit at EPI0_BAUD2.B26;
    const register unsigned short int EPI_BAUD2_COUNT127 = 27;
    sbit  EPI_BAUD2_COUNT127_bit at EPI0_BAUD2.B27;
    const register unsigned short int EPI_BAUD2_COUNT128 = 28;
    sbit  EPI_BAUD2_COUNT128_bit at EPI0_BAUD2.B28;
    const register unsigned short int EPI_BAUD2_COUNT129 = 29;
    sbit  EPI_BAUD2_COUNT129_bit at EPI0_BAUD2.B29;
    const register unsigned short int EPI_BAUD2_COUNT130 = 30;
    sbit  EPI_BAUD2_COUNT130_bit at EPI0_BAUD2.B30;
    const register unsigned short int EPI_BAUD2_COUNT131 = 31;
    sbit  EPI_BAUD2_COUNT131_bit at EPI0_BAUD2.B31;

sfr unsigned long   volatile EPI0_HB16CFG         absolute 0x400D0010;
    const register unsigned short int EPI_HB16CFG_MODE0 = 0;
    sbit  EPI_HB16CFG_MODE0_bit at EPI0_HB16CFG.B0;
    const register unsigned short int EPI_HB16CFG_MODE1 = 1;
    sbit  EPI_HB16CFG_MODE1_bit at EPI0_HB16CFG.B1;
    const register unsigned short int EPI_HB16CFG_BSEL = 2;
    sbit  EPI_HB16CFG_BSEL_bit at EPI0_HB16CFG.B2;
    const register unsigned short int EPI_HB16CFG_RDWS4 = 4;
    sbit  EPI_HB16CFG_RDWS4_bit at EPI0_HB16CFG.B4;
    const register unsigned short int EPI_HB16CFG_RDWS5 = 5;
    sbit  EPI_HB16CFG_RDWS5_bit at EPI0_HB16CFG.B5;
    const register unsigned short int EPI_HB16CFG_WRWS6 = 6;
    sbit  EPI_HB16CFG_WRWS6_bit at EPI0_HB16CFG.B6;
    const register unsigned short int EPI_HB16CFG_WRWS7 = 7;
    sbit  EPI_HB16CFG_WRWS7_bit at EPI0_HB16CFG.B7;
    const register unsigned short int EPI_HB16CFG_MAXWAIT8 = 8;
    sbit  EPI_HB16CFG_MAXWAIT8_bit at EPI0_HB16CFG.B8;
    const register unsigned short int EPI_HB16CFG_MAXWAIT9 = 9;
    sbit  EPI_HB16CFG_MAXWAIT9_bit at EPI0_HB16CFG.B9;
    const register unsigned short int EPI_HB16CFG_MAXWAIT10 = 10;
    sbit  EPI_HB16CFG_MAXWAIT10_bit at EPI0_HB16CFG.B10;
    const register unsigned short int EPI_HB16CFG_MAXWAIT11 = 11;
    sbit  EPI_HB16CFG_MAXWAIT11_bit at EPI0_HB16CFG.B11;
    const register unsigned short int EPI_HB16CFG_MAXWAIT12 = 12;
    sbit  EPI_HB16CFG_MAXWAIT12_bit at EPI0_HB16CFG.B12;
    const register unsigned short int EPI_HB16CFG_MAXWAIT13 = 13;
    sbit  EPI_HB16CFG_MAXWAIT13_bit at EPI0_HB16CFG.B13;
    const register unsigned short int EPI_HB16CFG_MAXWAIT14 = 14;
    sbit  EPI_HB16CFG_MAXWAIT14_bit at EPI0_HB16CFG.B14;
    const register unsigned short int EPI_HB16CFG_MAXWAIT15 = 15;
    sbit  EPI_HB16CFG_MAXWAIT15_bit at EPI0_HB16CFG.B15;
    const register unsigned short int EPI_HB16CFG_BURST = 16;
    sbit  EPI_HB16CFG_BURST_bit at EPI0_HB16CFG.B16;
    const register unsigned short int EPI_HB16CFG_RDCRE = 17;
    sbit  EPI_HB16CFG_RDCRE_bit at EPI0_HB16CFG.B17;
    const register unsigned short int EPI_HB16CFG_WRCRE = 18;
    sbit  EPI_HB16CFG_WRCRE_bit at EPI0_HB16CFG.B18;
    const register unsigned short int EPI_HB16CFG_ALEHIGH = 19;
    sbit  EPI_HB16CFG_ALEHIGH_bit at EPI0_HB16CFG.B19;
    const register unsigned short int EPI_HB16CFG_RDHIGH = 20;
    sbit  EPI_HB16CFG_RDHIGH_bit at EPI0_HB16CFG.B20;
    const register unsigned short int EPI_HB16CFG_WRHIGH = 21;
    sbit  EPI_HB16CFG_WRHIGH_bit at EPI0_HB16CFG.B21;
    const register unsigned short int EPI_HB16CFG_XFEEN = 22;
    sbit  EPI_HB16CFG_XFEEN_bit at EPI0_HB16CFG.B22;
    const register unsigned short int EPI_HB16CFG_XFFEN = 23;
    sbit  EPI_HB16CFG_XFFEN_bit at EPI0_HB16CFG.B23;
    const register unsigned short int EPI_HB16CFG_IRDYINV = 27;
    sbit  EPI_HB16CFG_IRDYINV_bit at EPI0_HB16CFG.B27;
    const register unsigned short int EPI_HB16CFG_RDYEN = 28;
    sbit  EPI_HB16CFG_RDYEN_bit at EPI0_HB16CFG.B28;
    const register unsigned short int EPI_HB16CFG_CLKINV = 29;
    sbit  EPI_HB16CFG_CLKINV_bit at EPI0_HB16CFG.B29;
    const register unsigned short int EPI_HB16CFG_CLKGATEI = 30;
    sbit  EPI_HB16CFG_CLKGATEI_bit at EPI0_HB16CFG.B30;
    const register unsigned short int EPI_HB16CFG_CLKGATE = 31;
    sbit  EPI_HB16CFG_CLKGATE_bit at EPI0_HB16CFG.B31;

sfr unsigned long   volatile EPI0_GPCFG           absolute 0x400D0010;
    const register unsigned short int EPI_GPCFG_DSIZE0 = 0;
    sbit  EPI_GPCFG_DSIZE0_bit at EPI0_GPCFG.B0;
    const register unsigned short int EPI_GPCFG_DSIZE1 = 1;
    sbit  EPI_GPCFG_DSIZE1_bit at EPI0_GPCFG.B1;
    const register unsigned short int EPI_GPCFG_ASIZE4 = 4;
    sbit  EPI_GPCFG_ASIZE4_bit at EPI0_GPCFG.B4;
    const register unsigned short int EPI_GPCFG_ASIZE5 = 5;
    sbit  EPI_GPCFG_ASIZE5_bit at EPI0_GPCFG.B5;
    const register unsigned short int EPI_GPCFG_MAXWAIT8 = 8;
    sbit  EPI_GPCFG_MAXWAIT8_bit at EPI0_GPCFG.B8;
    const register unsigned short int EPI_GPCFG_MAXWAIT9 = 9;
    sbit  EPI_GPCFG_MAXWAIT9_bit at EPI0_GPCFG.B9;
    const register unsigned short int EPI_GPCFG_MAXWAIT10 = 10;
    sbit  EPI_GPCFG_MAXWAIT10_bit at EPI0_GPCFG.B10;
    const register unsigned short int EPI_GPCFG_MAXWAIT11 = 11;
    sbit  EPI_GPCFG_MAXWAIT11_bit at EPI0_GPCFG.B11;
    const register unsigned short int EPI_GPCFG_MAXWAIT12 = 12;
    sbit  EPI_GPCFG_MAXWAIT12_bit at EPI0_GPCFG.B12;
    const register unsigned short int EPI_GPCFG_MAXWAIT13 = 13;
    sbit  EPI_GPCFG_MAXWAIT13_bit at EPI0_GPCFG.B13;
    const register unsigned short int EPI_GPCFG_MAXWAIT14 = 14;
    sbit  EPI_GPCFG_MAXWAIT14_bit at EPI0_GPCFG.B14;
    const register unsigned short int EPI_GPCFG_MAXWAIT15 = 15;
    sbit  EPI_GPCFG_MAXWAIT15_bit at EPI0_GPCFG.B15;
    const register unsigned short int EPI_GPCFG_WR2CYC = 19;
    sbit  EPI_GPCFG_WR2CYC_bit at EPI0_GPCFG.B19;
    const register unsigned short int EPI_GPCFG_FRMCNT22 = 22;
    sbit  EPI_GPCFG_FRMCNT22_bit at EPI0_GPCFG.B22;
    const register unsigned short int EPI_GPCFG_FRMCNT23 = 23;
    sbit  EPI_GPCFG_FRMCNT23_bit at EPI0_GPCFG.B23;
    const register unsigned short int EPI_GPCFG_FRMCNT24 = 24;
    sbit  EPI_GPCFG_FRMCNT24_bit at EPI0_GPCFG.B24;
    const register unsigned short int EPI_GPCFG_FRMCNT25 = 25;
    sbit  EPI_GPCFG_FRMCNT25_bit at EPI0_GPCFG.B25;
    const register unsigned short int EPI_GPCFG_FRM50 = 26;
    sbit  EPI_GPCFG_FRM50_bit at EPI0_GPCFG.B26;
    const register unsigned short int EPI_GPCFG_RDYEN = 28;
    sbit  EPI_GPCFG_RDYEN_bit at EPI0_GPCFG.B28;
    const register unsigned short int EPI_GPCFG_CLKGATE = 30;
    sbit  EPI_GPCFG_CLKGATE_bit at EPI0_GPCFG.B30;
    const register unsigned short int EPI_GPCFG_CLKPIN = 31;
    sbit  EPI_GPCFG_CLKPIN_bit at EPI0_GPCFG.B31;

sfr unsigned long   volatile EPI0_SDRAMCFG        absolute 0x400D0010;
    const register unsigned short int EPI_SDRAMCFG_SIZE0 = 0;
    sbit  EPI_SDRAMCFG_SIZE0_bit at EPI0_SDRAMCFG.B0;
    const register unsigned short int EPI_SDRAMCFG_SIZE1 = 1;
    sbit  EPI_SDRAMCFG_SIZE1_bit at EPI0_SDRAMCFG.B1;
    const register unsigned short int EPI_SDRAMCFG_SLEEP = 9;
    sbit  EPI_SDRAMCFG_SLEEP_bit at EPI0_SDRAMCFG.B9;
    const register unsigned short int EPI_SDRAMCFG_RFSH16 = 16;
    sbit  EPI_SDRAMCFG_RFSH16_bit at EPI0_SDRAMCFG.B16;
    const register unsigned short int EPI_SDRAMCFG_RFSH17 = 17;
    sbit  EPI_SDRAMCFG_RFSH17_bit at EPI0_SDRAMCFG.B17;
    const register unsigned short int EPI_SDRAMCFG_RFSH18 = 18;
    sbit  EPI_SDRAMCFG_RFSH18_bit at EPI0_SDRAMCFG.B18;
    const register unsigned short int EPI_SDRAMCFG_RFSH19 = 19;
    sbit  EPI_SDRAMCFG_RFSH19_bit at EPI0_SDRAMCFG.B19;
    const register unsigned short int EPI_SDRAMCFG_RFSH20 = 20;
    sbit  EPI_SDRAMCFG_RFSH20_bit at EPI0_SDRAMCFG.B20;
    const register unsigned short int EPI_SDRAMCFG_RFSH21 = 21;
    sbit  EPI_SDRAMCFG_RFSH21_bit at EPI0_SDRAMCFG.B21;
    const register unsigned short int EPI_SDRAMCFG_RFSH22 = 22;
    sbit  EPI_SDRAMCFG_RFSH22_bit at EPI0_SDRAMCFG.B22;
    const register unsigned short int EPI_SDRAMCFG_RFSH23 = 23;
    sbit  EPI_SDRAMCFG_RFSH23_bit at EPI0_SDRAMCFG.B23;
    const register unsigned short int EPI_SDRAMCFG_RFSH24 = 24;
    sbit  EPI_SDRAMCFG_RFSH24_bit at EPI0_SDRAMCFG.B24;
    const register unsigned short int EPI_SDRAMCFG_RFSH25 = 25;
    sbit  EPI_SDRAMCFG_RFSH25_bit at EPI0_SDRAMCFG.B25;
    const register unsigned short int EPI_SDRAMCFG_RFSH26 = 26;
    sbit  EPI_SDRAMCFG_RFSH26_bit at EPI0_SDRAMCFG.B26;
    const register unsigned short int EPI_SDRAMCFG_FREQ30 = 30;
    sbit  EPI_SDRAMCFG_FREQ30_bit at EPI0_SDRAMCFG.B30;
    const register unsigned short int EPI_SDRAMCFG_FREQ31 = 31;
    sbit  EPI_SDRAMCFG_FREQ31_bit at EPI0_SDRAMCFG.B31;

sfr unsigned long   volatile EPI0_HB8CFG          absolute 0x400D0010;
    const register unsigned short int EPI_HB8CFG_MODE0 = 0;
    sbit  EPI_HB8CFG_MODE0_bit at EPI0_HB8CFG.B0;
    const register unsigned short int EPI_HB8CFG_MODE1 = 1;
    sbit  EPI_HB8CFG_MODE1_bit at EPI0_HB8CFG.B1;
    const register unsigned short int EPI_HB8CFG_RDWS4 = 4;
    sbit  EPI_HB8CFG_RDWS4_bit at EPI0_HB8CFG.B4;
    const register unsigned short int EPI_HB8CFG_RDWS5 = 5;
    sbit  EPI_HB8CFG_RDWS5_bit at EPI0_HB8CFG.B5;
    const register unsigned short int EPI_HB8CFG_WRWS6 = 6;
    sbit  EPI_HB8CFG_WRWS6_bit at EPI0_HB8CFG.B6;
    const register unsigned short int EPI_HB8CFG_WRWS7 = 7;
    sbit  EPI_HB8CFG_WRWS7_bit at EPI0_HB8CFG.B7;
    const register unsigned short int EPI_HB8CFG_MAXWAIT8 = 8;
    sbit  EPI_HB8CFG_MAXWAIT8_bit at EPI0_HB8CFG.B8;
    const register unsigned short int EPI_HB8CFG_MAXWAIT9 = 9;
    sbit  EPI_HB8CFG_MAXWAIT9_bit at EPI0_HB8CFG.B9;
    const register unsigned short int EPI_HB8CFG_MAXWAIT10 = 10;
    sbit  EPI_HB8CFG_MAXWAIT10_bit at EPI0_HB8CFG.B10;
    const register unsigned short int EPI_HB8CFG_MAXWAIT11 = 11;
    sbit  EPI_HB8CFG_MAXWAIT11_bit at EPI0_HB8CFG.B11;
    const register unsigned short int EPI_HB8CFG_MAXWAIT12 = 12;
    sbit  EPI_HB8CFG_MAXWAIT12_bit at EPI0_HB8CFG.B12;
    const register unsigned short int EPI_HB8CFG_MAXWAIT13 = 13;
    sbit  EPI_HB8CFG_MAXWAIT13_bit at EPI0_HB8CFG.B13;
    const register unsigned short int EPI_HB8CFG_MAXWAIT14 = 14;
    sbit  EPI_HB8CFG_MAXWAIT14_bit at EPI0_HB8CFG.B14;
    const register unsigned short int EPI_HB8CFG_MAXWAIT15 = 15;
    sbit  EPI_HB8CFG_MAXWAIT15_bit at EPI0_HB8CFG.B15;
    const register unsigned short int EPI_HB8CFG_ALEHIGH = 19;
    sbit  EPI_HB8CFG_ALEHIGH_bit at EPI0_HB8CFG.B19;
    const register unsigned short int EPI_HB8CFG_RDHIGH = 20;
    sbit  EPI_HB8CFG_RDHIGH_bit at EPI0_HB8CFG.B20;
    const register unsigned short int EPI_HB8CFG_WRHIGH = 21;
    sbit  EPI_HB8CFG_WRHIGH_bit at EPI0_HB8CFG.B21;
    const register unsigned short int EPI_HB8CFG_XFEEN = 22;
    sbit  EPI_HB8CFG_XFEEN_bit at EPI0_HB8CFG.B22;
    const register unsigned short int EPI_HB8CFG_XFFEN = 23;
    sbit  EPI_HB8CFG_XFFEN_bit at EPI0_HB8CFG.B23;
    const register unsigned short int EPI_HB8CFG_IRDYINV = 27;
    sbit  EPI_HB8CFG_IRDYINV_bit at EPI0_HB8CFG.B27;
    const register unsigned short int EPI_HB8CFG_RDYEN = 28;
    sbit  EPI_HB8CFG_RDYEN_bit at EPI0_HB8CFG.B28;
    const register unsigned short int EPI_HB8CFG_CLKINV = 29;
    sbit  EPI_HB8CFG_CLKINV_bit at EPI0_HB8CFG.B29;
    const register unsigned short int EPI_HB8CFG_CLKGATEI = 30;
    sbit  EPI_HB8CFG_CLKGATEI_bit at EPI0_HB8CFG.B30;
    const register unsigned short int EPI_HB8CFG_CLKGATE = 31;
    sbit  EPI_HB8CFG_CLKGATE_bit at EPI0_HB8CFG.B31;

sfr unsigned long   volatile EPI0_HB8CFG2         absolute 0x400D0014;
    const register unsigned short int EPI_HB8CFG2_MODE0 = 0;
    sbit  EPI_HB8CFG2_MODE0_bit at EPI0_HB8CFG2.B0;
    const register unsigned short int EPI_HB8CFG2_MODE1 = 1;
    sbit  EPI_HB8CFG2_MODE1_bit at EPI0_HB8CFG2.B1;
    const register unsigned short int EPI_HB8CFG2_RDWS4 = 4;
    sbit  EPI_HB8CFG2_RDWS4_bit at EPI0_HB8CFG2.B4;
    const register unsigned short int EPI_HB8CFG2_RDWS5 = 5;
    sbit  EPI_HB8CFG2_RDWS5_bit at EPI0_HB8CFG2.B5;
    const register unsigned short int EPI_HB8CFG2_WRWS6 = 6;
    sbit  EPI_HB8CFG2_WRWS6_bit at EPI0_HB8CFG2.B6;
    const register unsigned short int EPI_HB8CFG2_WRWS7 = 7;
    sbit  EPI_HB8CFG2_WRWS7_bit at EPI0_HB8CFG2.B7;
    const register unsigned short int EPI_HB8CFG2_ALEHIGH = 19;
    sbit  EPI_HB8CFG2_ALEHIGH_bit at EPI0_HB8CFG2.B19;
    const register unsigned short int EPI_HB8CFG2_RDHIGH = 20;
    sbit  EPI_HB8CFG2_RDHIGH_bit at EPI0_HB8CFG2.B20;
    const register unsigned short int EPI_HB8CFG2_WRHIGH = 21;
    sbit  EPI_HB8CFG2_WRHIGH_bit at EPI0_HB8CFG2.B21;
    const register unsigned short int EPI_HB8CFG2_CSCFG24 = 24;
    sbit  EPI_HB8CFG2_CSCFG24_bit at EPI0_HB8CFG2.B24;
    const register unsigned short int EPI_HB8CFG2_CSCFG25 = 25;
    sbit  EPI_HB8CFG2_CSCFG25_bit at EPI0_HB8CFG2.B25;
    const register unsigned short int EPI_HB8CFG2_CSBAUD = 26;
    sbit  EPI_HB8CFG2_CSBAUD_bit at EPI0_HB8CFG2.B26;
    const register unsigned short int EPI_HB8CFG2_CSCFGEXT = 27;
    sbit  EPI_HB8CFG2_CSCFGEXT_bit at EPI0_HB8CFG2.B27;

sfr unsigned long   volatile EPI0_HB16CFG2        absolute 0x400D0014;
    const register unsigned short int EPI_HB16CFG2_MODE0 = 0;
    sbit  EPI_HB16CFG2_MODE0_bit at EPI0_HB16CFG2.B0;
    const register unsigned short int EPI_HB16CFG2_MODE1 = 1;
    sbit  EPI_HB16CFG2_MODE1_bit at EPI0_HB16CFG2.B1;
    const register unsigned short int EPI_HB16CFG2_RDWS4 = 4;
    sbit  EPI_HB16CFG2_RDWS4_bit at EPI0_HB16CFG2.B4;
    const register unsigned short int EPI_HB16CFG2_RDWS5 = 5;
    sbit  EPI_HB16CFG2_RDWS5_bit at EPI0_HB16CFG2.B5;
    const register unsigned short int EPI_HB16CFG2_WRWS6 = 6;
    sbit  EPI_HB16CFG2_WRWS6_bit at EPI0_HB16CFG2.B6;
    const register unsigned short int EPI_HB16CFG2_WRWS7 = 7;
    sbit  EPI_HB16CFG2_WRWS7_bit at EPI0_HB16CFG2.B7;
    const register unsigned short int EPI_HB16CFG2_BURST = 16;
    sbit  EPI_HB16CFG2_BURST_bit at EPI0_HB16CFG2.B16;
    const register unsigned short int EPI_HB16CFG2_RDCRE = 17;
    sbit  EPI_HB16CFG2_RDCRE_bit at EPI0_HB16CFG2.B17;
    const register unsigned short int EPI_HB16CFG2_WRCRE = 18;
    sbit  EPI_HB16CFG2_WRCRE_bit at EPI0_HB16CFG2.B18;
    const register unsigned short int EPI_HB16CFG2_ALEHIGH = 19;
    sbit  EPI_HB16CFG2_ALEHIGH_bit at EPI0_HB16CFG2.B19;
    const register unsigned short int EPI_HB16CFG2_RDHIGH = 20;
    sbit  EPI_HB16CFG2_RDHIGH_bit at EPI0_HB16CFG2.B20;
    const register unsigned short int EPI_HB16CFG2_WRHIGH = 21;
    sbit  EPI_HB16CFG2_WRHIGH_bit at EPI0_HB16CFG2.B21;
    const register unsigned short int EPI_HB16CFG2_CSCFG24 = 24;
    sbit  EPI_HB16CFG2_CSCFG24_bit at EPI0_HB16CFG2.B24;
    const register unsigned short int EPI_HB16CFG2_CSCFG25 = 25;
    sbit  EPI_HB16CFG2_CSCFG25_bit at EPI0_HB16CFG2.B25;
    const register unsigned short int EPI_HB16CFG2_CSBAUD = 26;
    sbit  EPI_HB16CFG2_CSBAUD_bit at EPI0_HB16CFG2.B26;
    const register unsigned short int EPI_HB16CFG2_CSCFGEXT = 27;
    sbit  EPI_HB16CFG2_CSCFGEXT_bit at EPI0_HB16CFG2.B27;

sfr unsigned long   volatile EPI0_ADDRMAP         absolute 0x400D001C;
    const register unsigned short int EPI_ADDRMAP_ERADR0 = 0;
    sbit  EPI_ADDRMAP_ERADR0_bit at EPI0_ADDRMAP.B0;
    const register unsigned short int EPI_ADDRMAP_ERADR1 = 1;
    sbit  EPI_ADDRMAP_ERADR1_bit at EPI0_ADDRMAP.B1;
    const register unsigned short int EPI_ADDRMAP_ERSZ2 = 2;
    sbit  EPI_ADDRMAP_ERSZ2_bit at EPI0_ADDRMAP.B2;
    const register unsigned short int EPI_ADDRMAP_ERSZ3 = 3;
    sbit  EPI_ADDRMAP_ERSZ3_bit at EPI0_ADDRMAP.B3;
    const register unsigned short int EPI_ADDRMAP_EPADR4 = 4;
    sbit  EPI_ADDRMAP_EPADR4_bit at EPI0_ADDRMAP.B4;
    const register unsigned short int EPI_ADDRMAP_EPADR5 = 5;
    sbit  EPI_ADDRMAP_EPADR5_bit at EPI0_ADDRMAP.B5;
    const register unsigned short int EPI_ADDRMAP_EPSZ6 = 6;
    sbit  EPI_ADDRMAP_EPSZ6_bit at EPI0_ADDRMAP.B6;
    const register unsigned short int EPI_ADDRMAP_EPSZ7 = 7;
    sbit  EPI_ADDRMAP_EPSZ7_bit at EPI0_ADDRMAP.B7;
    const register unsigned short int EPI_ADDRMAP_ECADR8 = 8;
    sbit  EPI_ADDRMAP_ECADR8_bit at EPI0_ADDRMAP.B8;
    const register unsigned short int EPI_ADDRMAP_ECADR9 = 9;
    sbit  EPI_ADDRMAP_ECADR9_bit at EPI0_ADDRMAP.B9;
    const register unsigned short int EPI_ADDRMAP_ECSZ10 = 10;
    sbit  EPI_ADDRMAP_ECSZ10_bit at EPI0_ADDRMAP.B10;
    const register unsigned short int EPI_ADDRMAP_ECSZ11 = 11;
    sbit  EPI_ADDRMAP_ECSZ11_bit at EPI0_ADDRMAP.B11;

sfr unsigned long   volatile EPI0_RSIZE0          absolute 0x400D0020;
    const register unsigned short int EPI_RSIZE0_SIZE0 = 0;
    sbit  EPI_RSIZE0_SIZE0_bit at EPI0_RSIZE0.B0;
    const register unsigned short int EPI_RSIZE0_SIZE1 = 1;
    sbit  EPI_RSIZE0_SIZE1_bit at EPI0_RSIZE0.B1;

sfr unsigned long   volatile EPI0_RADDR0          absolute 0x400D0024;
    const register unsigned short int EPI_RADDR0_ADDR0 = 0;
    sbit  EPI_RADDR0_ADDR0_bit at EPI0_RADDR0.B0;
    const register unsigned short int EPI_RADDR0_ADDR1 = 1;
    sbit  EPI_RADDR0_ADDR1_bit at EPI0_RADDR0.B1;
    const register unsigned short int EPI_RADDR0_ADDR2 = 2;
    sbit  EPI_RADDR0_ADDR2_bit at EPI0_RADDR0.B2;
    const register unsigned short int EPI_RADDR0_ADDR3 = 3;
    sbit  EPI_RADDR0_ADDR3_bit at EPI0_RADDR0.B3;
    const register unsigned short int EPI_RADDR0_ADDR4 = 4;
    sbit  EPI_RADDR0_ADDR4_bit at EPI0_RADDR0.B4;
    const register unsigned short int EPI_RADDR0_ADDR5 = 5;
    sbit  EPI_RADDR0_ADDR5_bit at EPI0_RADDR0.B5;
    const register unsigned short int EPI_RADDR0_ADDR6 = 6;
    sbit  EPI_RADDR0_ADDR6_bit at EPI0_RADDR0.B6;
    const register unsigned short int EPI_RADDR0_ADDR7 = 7;
    sbit  EPI_RADDR0_ADDR7_bit at EPI0_RADDR0.B7;
    const register unsigned short int EPI_RADDR0_ADDR8 = 8;
    sbit  EPI_RADDR0_ADDR8_bit at EPI0_RADDR0.B8;
    const register unsigned short int EPI_RADDR0_ADDR9 = 9;
    sbit  EPI_RADDR0_ADDR9_bit at EPI0_RADDR0.B9;
    const register unsigned short int EPI_RADDR0_ADDR10 = 10;
    sbit  EPI_RADDR0_ADDR10_bit at EPI0_RADDR0.B10;
    const register unsigned short int EPI_RADDR0_ADDR11 = 11;
    sbit  EPI_RADDR0_ADDR11_bit at EPI0_RADDR0.B11;
    const register unsigned short int EPI_RADDR0_ADDR12 = 12;
    sbit  EPI_RADDR0_ADDR12_bit at EPI0_RADDR0.B12;
    const register unsigned short int EPI_RADDR0_ADDR13 = 13;
    sbit  EPI_RADDR0_ADDR13_bit at EPI0_RADDR0.B13;
    const register unsigned short int EPI_RADDR0_ADDR14 = 14;
    sbit  EPI_RADDR0_ADDR14_bit at EPI0_RADDR0.B14;
    const register unsigned short int EPI_RADDR0_ADDR15 = 15;
    sbit  EPI_RADDR0_ADDR15_bit at EPI0_RADDR0.B15;
    const register unsigned short int EPI_RADDR0_ADDR16 = 16;
    sbit  EPI_RADDR0_ADDR16_bit at EPI0_RADDR0.B16;
    const register unsigned short int EPI_RADDR0_ADDR17 = 17;
    sbit  EPI_RADDR0_ADDR17_bit at EPI0_RADDR0.B17;
    const register unsigned short int EPI_RADDR0_ADDR18 = 18;
    sbit  EPI_RADDR0_ADDR18_bit at EPI0_RADDR0.B18;
    const register unsigned short int EPI_RADDR0_ADDR19 = 19;
    sbit  EPI_RADDR0_ADDR19_bit at EPI0_RADDR0.B19;
    const register unsigned short int EPI_RADDR0_ADDR20 = 20;
    sbit  EPI_RADDR0_ADDR20_bit at EPI0_RADDR0.B20;
    const register unsigned short int EPI_RADDR0_ADDR21 = 21;
    sbit  EPI_RADDR0_ADDR21_bit at EPI0_RADDR0.B21;
    const register unsigned short int EPI_RADDR0_ADDR22 = 22;
    sbit  EPI_RADDR0_ADDR22_bit at EPI0_RADDR0.B22;
    const register unsigned short int EPI_RADDR0_ADDR23 = 23;
    sbit  EPI_RADDR0_ADDR23_bit at EPI0_RADDR0.B23;
    const register unsigned short int EPI_RADDR0_ADDR24 = 24;
    sbit  EPI_RADDR0_ADDR24_bit at EPI0_RADDR0.B24;
    const register unsigned short int EPI_RADDR0_ADDR25 = 25;
    sbit  EPI_RADDR0_ADDR25_bit at EPI0_RADDR0.B25;
    const register unsigned short int EPI_RADDR0_ADDR26 = 26;
    sbit  EPI_RADDR0_ADDR26_bit at EPI0_RADDR0.B26;
    const register unsigned short int EPI_RADDR0_ADDR27 = 27;
    sbit  EPI_RADDR0_ADDR27_bit at EPI0_RADDR0.B27;
    const register unsigned short int EPI_RADDR0_ADDR28 = 28;
    sbit  EPI_RADDR0_ADDR28_bit at EPI0_RADDR0.B28;
    const register unsigned short int EPI_RADDR0_ADDR29 = 29;
    sbit  EPI_RADDR0_ADDR29_bit at EPI0_RADDR0.B29;
    const register unsigned short int EPI_RADDR0_ADDR30 = 30;
    sbit  EPI_RADDR0_ADDR30_bit at EPI0_RADDR0.B30;
    const register unsigned short int EPI_RADDR0_ADDR31 = 31;
    sbit  EPI_RADDR0_ADDR31_bit at EPI0_RADDR0.B31;

sfr unsigned long   volatile EPI0_RPSTD0          absolute 0x400D0028;
    const register unsigned short int EPI_RPSTD0_POSTCNT0 = 0;
    sbit  EPI_RPSTD0_POSTCNT0_bit at EPI0_RPSTD0.B0;
    const register unsigned short int EPI_RPSTD0_POSTCNT1 = 1;
    sbit  EPI_RPSTD0_POSTCNT1_bit at EPI0_RPSTD0.B1;
    const register unsigned short int EPI_RPSTD0_POSTCNT2 = 2;
    sbit  EPI_RPSTD0_POSTCNT2_bit at EPI0_RPSTD0.B2;
    const register unsigned short int EPI_RPSTD0_POSTCNT3 = 3;
    sbit  EPI_RPSTD0_POSTCNT3_bit at EPI0_RPSTD0.B3;
    const register unsigned short int EPI_RPSTD0_POSTCNT4 = 4;
    sbit  EPI_RPSTD0_POSTCNT4_bit at EPI0_RPSTD0.B4;
    const register unsigned short int EPI_RPSTD0_POSTCNT5 = 5;
    sbit  EPI_RPSTD0_POSTCNT5_bit at EPI0_RPSTD0.B5;
    const register unsigned short int EPI_RPSTD0_POSTCNT6 = 6;
    sbit  EPI_RPSTD0_POSTCNT6_bit at EPI0_RPSTD0.B6;
    const register unsigned short int EPI_RPSTD0_POSTCNT7 = 7;
    sbit  EPI_RPSTD0_POSTCNT7_bit at EPI0_RPSTD0.B7;
    const register unsigned short int EPI_RPSTD0_POSTCNT8 = 8;
    sbit  EPI_RPSTD0_POSTCNT8_bit at EPI0_RPSTD0.B8;
    const register unsigned short int EPI_RPSTD0_POSTCNT9 = 9;
    sbit  EPI_RPSTD0_POSTCNT9_bit at EPI0_RPSTD0.B9;
    const register unsigned short int EPI_RPSTD0_POSTCNT10 = 10;
    sbit  EPI_RPSTD0_POSTCNT10_bit at EPI0_RPSTD0.B10;
    const register unsigned short int EPI_RPSTD0_POSTCNT11 = 11;
    sbit  EPI_RPSTD0_POSTCNT11_bit at EPI0_RPSTD0.B11;
    const register unsigned short int EPI_RPSTD0_POSTCNT12 = 12;
    sbit  EPI_RPSTD0_POSTCNT12_bit at EPI0_RPSTD0.B12;

sfr unsigned long   volatile EPI0_RSIZE1          absolute 0x400D0030;
    const register unsigned short int EPI_RSIZE1_SIZE0 = 0;
    sbit  EPI_RSIZE1_SIZE0_bit at EPI0_RSIZE1.B0;
    const register unsigned short int EPI_RSIZE1_SIZE1 = 1;
    sbit  EPI_RSIZE1_SIZE1_bit at EPI0_RSIZE1.B1;

sfr unsigned long   volatile EPI0_RADDR1          absolute 0x400D0034;
    const register unsigned short int EPI_RADDR1_ADDR0 = 0;
    sbit  EPI_RADDR1_ADDR0_bit at EPI0_RADDR1.B0;
    const register unsigned short int EPI_RADDR1_ADDR1 = 1;
    sbit  EPI_RADDR1_ADDR1_bit at EPI0_RADDR1.B1;
    const register unsigned short int EPI_RADDR1_ADDR2 = 2;
    sbit  EPI_RADDR1_ADDR2_bit at EPI0_RADDR1.B2;
    const register unsigned short int EPI_RADDR1_ADDR3 = 3;
    sbit  EPI_RADDR1_ADDR3_bit at EPI0_RADDR1.B3;
    const register unsigned short int EPI_RADDR1_ADDR4 = 4;
    sbit  EPI_RADDR1_ADDR4_bit at EPI0_RADDR1.B4;
    const register unsigned short int EPI_RADDR1_ADDR5 = 5;
    sbit  EPI_RADDR1_ADDR5_bit at EPI0_RADDR1.B5;
    const register unsigned short int EPI_RADDR1_ADDR6 = 6;
    sbit  EPI_RADDR1_ADDR6_bit at EPI0_RADDR1.B6;
    const register unsigned short int EPI_RADDR1_ADDR7 = 7;
    sbit  EPI_RADDR1_ADDR7_bit at EPI0_RADDR1.B7;
    const register unsigned short int EPI_RADDR1_ADDR8 = 8;
    sbit  EPI_RADDR1_ADDR8_bit at EPI0_RADDR1.B8;
    const register unsigned short int EPI_RADDR1_ADDR9 = 9;
    sbit  EPI_RADDR1_ADDR9_bit at EPI0_RADDR1.B9;
    const register unsigned short int EPI_RADDR1_ADDR10 = 10;
    sbit  EPI_RADDR1_ADDR10_bit at EPI0_RADDR1.B10;
    const register unsigned short int EPI_RADDR1_ADDR11 = 11;
    sbit  EPI_RADDR1_ADDR11_bit at EPI0_RADDR1.B11;
    const register unsigned short int EPI_RADDR1_ADDR12 = 12;
    sbit  EPI_RADDR1_ADDR12_bit at EPI0_RADDR1.B12;
    const register unsigned short int EPI_RADDR1_ADDR13 = 13;
    sbit  EPI_RADDR1_ADDR13_bit at EPI0_RADDR1.B13;
    const register unsigned short int EPI_RADDR1_ADDR14 = 14;
    sbit  EPI_RADDR1_ADDR14_bit at EPI0_RADDR1.B14;
    const register unsigned short int EPI_RADDR1_ADDR15 = 15;
    sbit  EPI_RADDR1_ADDR15_bit at EPI0_RADDR1.B15;
    const register unsigned short int EPI_RADDR1_ADDR16 = 16;
    sbit  EPI_RADDR1_ADDR16_bit at EPI0_RADDR1.B16;
    const register unsigned short int EPI_RADDR1_ADDR17 = 17;
    sbit  EPI_RADDR1_ADDR17_bit at EPI0_RADDR1.B17;
    const register unsigned short int EPI_RADDR1_ADDR18 = 18;
    sbit  EPI_RADDR1_ADDR18_bit at EPI0_RADDR1.B18;
    const register unsigned short int EPI_RADDR1_ADDR19 = 19;
    sbit  EPI_RADDR1_ADDR19_bit at EPI0_RADDR1.B19;
    const register unsigned short int EPI_RADDR1_ADDR20 = 20;
    sbit  EPI_RADDR1_ADDR20_bit at EPI0_RADDR1.B20;
    const register unsigned short int EPI_RADDR1_ADDR21 = 21;
    sbit  EPI_RADDR1_ADDR21_bit at EPI0_RADDR1.B21;
    const register unsigned short int EPI_RADDR1_ADDR22 = 22;
    sbit  EPI_RADDR1_ADDR22_bit at EPI0_RADDR1.B22;
    const register unsigned short int EPI_RADDR1_ADDR23 = 23;
    sbit  EPI_RADDR1_ADDR23_bit at EPI0_RADDR1.B23;
    const register unsigned short int EPI_RADDR1_ADDR24 = 24;
    sbit  EPI_RADDR1_ADDR24_bit at EPI0_RADDR1.B24;
    const register unsigned short int EPI_RADDR1_ADDR25 = 25;
    sbit  EPI_RADDR1_ADDR25_bit at EPI0_RADDR1.B25;
    const register unsigned short int EPI_RADDR1_ADDR26 = 26;
    sbit  EPI_RADDR1_ADDR26_bit at EPI0_RADDR1.B26;
    const register unsigned short int EPI_RADDR1_ADDR27 = 27;
    sbit  EPI_RADDR1_ADDR27_bit at EPI0_RADDR1.B27;
    const register unsigned short int EPI_RADDR1_ADDR28 = 28;
    sbit  EPI_RADDR1_ADDR28_bit at EPI0_RADDR1.B28;
    const register unsigned short int EPI_RADDR1_ADDR29 = 29;
    sbit  EPI_RADDR1_ADDR29_bit at EPI0_RADDR1.B29;
    const register unsigned short int EPI_RADDR1_ADDR30 = 30;
    sbit  EPI_RADDR1_ADDR30_bit at EPI0_RADDR1.B30;
    const register unsigned short int EPI_RADDR1_ADDR31 = 31;
    sbit  EPI_RADDR1_ADDR31_bit at EPI0_RADDR1.B31;

sfr unsigned long   volatile EPI0_RPSTD1          absolute 0x400D0038;
    const register unsigned short int EPI_RPSTD1_POSTCNT0 = 0;
    sbit  EPI_RPSTD1_POSTCNT0_bit at EPI0_RPSTD1.B0;
    const register unsigned short int EPI_RPSTD1_POSTCNT1 = 1;
    sbit  EPI_RPSTD1_POSTCNT1_bit at EPI0_RPSTD1.B1;
    const register unsigned short int EPI_RPSTD1_POSTCNT2 = 2;
    sbit  EPI_RPSTD1_POSTCNT2_bit at EPI0_RPSTD1.B2;
    const register unsigned short int EPI_RPSTD1_POSTCNT3 = 3;
    sbit  EPI_RPSTD1_POSTCNT3_bit at EPI0_RPSTD1.B3;
    const register unsigned short int EPI_RPSTD1_POSTCNT4 = 4;
    sbit  EPI_RPSTD1_POSTCNT4_bit at EPI0_RPSTD1.B4;
    const register unsigned short int EPI_RPSTD1_POSTCNT5 = 5;
    sbit  EPI_RPSTD1_POSTCNT5_bit at EPI0_RPSTD1.B5;
    const register unsigned short int EPI_RPSTD1_POSTCNT6 = 6;
    sbit  EPI_RPSTD1_POSTCNT6_bit at EPI0_RPSTD1.B6;
    const register unsigned short int EPI_RPSTD1_POSTCNT7 = 7;
    sbit  EPI_RPSTD1_POSTCNT7_bit at EPI0_RPSTD1.B7;
    const register unsigned short int EPI_RPSTD1_POSTCNT8 = 8;
    sbit  EPI_RPSTD1_POSTCNT8_bit at EPI0_RPSTD1.B8;
    const register unsigned short int EPI_RPSTD1_POSTCNT9 = 9;
    sbit  EPI_RPSTD1_POSTCNT9_bit at EPI0_RPSTD1.B9;
    const register unsigned short int EPI_RPSTD1_POSTCNT10 = 10;
    sbit  EPI_RPSTD1_POSTCNT10_bit at EPI0_RPSTD1.B10;
    const register unsigned short int EPI_RPSTD1_POSTCNT11 = 11;
    sbit  EPI_RPSTD1_POSTCNT11_bit at EPI0_RPSTD1.B11;
    const register unsigned short int EPI_RPSTD1_POSTCNT12 = 12;
    sbit  EPI_RPSTD1_POSTCNT12_bit at EPI0_RPSTD1.B12;

sfr unsigned long   volatile EPI0_STAT            absolute 0x400D0060;
    const register unsigned short int EPI_STAT_ACTIVE = 0;
    sbit  EPI_STAT_ACTIVE_bit at EPI0_STAT.B0;
    const register unsigned short int EPI_STAT_NBRBUSY = 4;
    sbit  EPI_STAT_NBRBUSY_bit at EPI0_STAT.B4;
    const register unsigned short int EPI_STAT_WBUSY = 5;
    sbit  EPI_STAT_WBUSY_bit at EPI0_STAT.B5;
    const register unsigned short int EPI_STAT_INITSEQ = 6;
    sbit  EPI_STAT_INITSEQ_bit at EPI0_STAT.B6;
    const register unsigned short int EPI_STAT_XFEMPTY = 7;
    sbit  EPI_STAT_XFEMPTY_bit at EPI0_STAT.B7;
    const register unsigned short int EPI_STAT_XFFULL = 8;
    sbit  EPI_STAT_XFFULL_bit at EPI0_STAT.B8;

sfr unsigned long   volatile EPI0_RFIFOCNT        absolute 0x400D006C;
    const register unsigned short int EPI_RFIFOCNT_COUNT0 = 0;
    sbit  EPI_RFIFOCNT_COUNT0_bit at EPI0_RFIFOCNT.B0;
    const register unsigned short int EPI_RFIFOCNT_COUNT1 = 1;
    sbit  EPI_RFIFOCNT_COUNT1_bit at EPI0_RFIFOCNT.B1;
    const register unsigned short int EPI_RFIFOCNT_COUNT2 = 2;
    sbit  EPI_RFIFOCNT_COUNT2_bit at EPI0_RFIFOCNT.B2;
    const register unsigned short int EPI_RFIFOCNT_COUNT3 = 3;
    sbit  EPI_RFIFOCNT_COUNT3_bit at EPI0_RFIFOCNT.B3;

sfr unsigned long   volatile EPI0_READFIFO0       absolute 0x400D0070;
    const register unsigned short int EPI_READFIFO0_DATA0 = 0;
    sbit  EPI_READFIFO0_DATA0_bit at EPI0_READFIFO0.B0;
    const register unsigned short int EPI_READFIFO0_DATA1 = 1;
    sbit  EPI_READFIFO0_DATA1_bit at EPI0_READFIFO0.B1;
    const register unsigned short int EPI_READFIFO0_DATA2 = 2;
    sbit  EPI_READFIFO0_DATA2_bit at EPI0_READFIFO0.B2;
    const register unsigned short int EPI_READFIFO0_DATA3 = 3;
    sbit  EPI_READFIFO0_DATA3_bit at EPI0_READFIFO0.B3;
    const register unsigned short int EPI_READFIFO0_DATA4 = 4;
    sbit  EPI_READFIFO0_DATA4_bit at EPI0_READFIFO0.B4;
    const register unsigned short int EPI_READFIFO0_DATA5 = 5;
    sbit  EPI_READFIFO0_DATA5_bit at EPI0_READFIFO0.B5;
    const register unsigned short int EPI_READFIFO0_DATA6 = 6;
    sbit  EPI_READFIFO0_DATA6_bit at EPI0_READFIFO0.B6;
    const register unsigned short int EPI_READFIFO0_DATA7 = 7;
    sbit  EPI_READFIFO0_DATA7_bit at EPI0_READFIFO0.B7;
    const register unsigned short int EPI_READFIFO0_DATA8 = 8;
    sbit  EPI_READFIFO0_DATA8_bit at EPI0_READFIFO0.B8;
    const register unsigned short int EPI_READFIFO0_DATA9 = 9;
    sbit  EPI_READFIFO0_DATA9_bit at EPI0_READFIFO0.B9;
    const register unsigned short int EPI_READFIFO0_DATA10 = 10;
    sbit  EPI_READFIFO0_DATA10_bit at EPI0_READFIFO0.B10;
    const register unsigned short int EPI_READFIFO0_DATA11 = 11;
    sbit  EPI_READFIFO0_DATA11_bit at EPI0_READFIFO0.B11;
    const register unsigned short int EPI_READFIFO0_DATA12 = 12;
    sbit  EPI_READFIFO0_DATA12_bit at EPI0_READFIFO0.B12;
    const register unsigned short int EPI_READFIFO0_DATA13 = 13;
    sbit  EPI_READFIFO0_DATA13_bit at EPI0_READFIFO0.B13;
    const register unsigned short int EPI_READFIFO0_DATA14 = 14;
    sbit  EPI_READFIFO0_DATA14_bit at EPI0_READFIFO0.B14;
    const register unsigned short int EPI_READFIFO0_DATA15 = 15;
    sbit  EPI_READFIFO0_DATA15_bit at EPI0_READFIFO0.B15;
    const register unsigned short int EPI_READFIFO0_DATA16 = 16;
    sbit  EPI_READFIFO0_DATA16_bit at EPI0_READFIFO0.B16;
    const register unsigned short int EPI_READFIFO0_DATA17 = 17;
    sbit  EPI_READFIFO0_DATA17_bit at EPI0_READFIFO0.B17;
    const register unsigned short int EPI_READFIFO0_DATA18 = 18;
    sbit  EPI_READFIFO0_DATA18_bit at EPI0_READFIFO0.B18;
    const register unsigned short int EPI_READFIFO0_DATA19 = 19;
    sbit  EPI_READFIFO0_DATA19_bit at EPI0_READFIFO0.B19;
    const register unsigned short int EPI_READFIFO0_DATA20 = 20;
    sbit  EPI_READFIFO0_DATA20_bit at EPI0_READFIFO0.B20;
    const register unsigned short int EPI_READFIFO0_DATA21 = 21;
    sbit  EPI_READFIFO0_DATA21_bit at EPI0_READFIFO0.B21;
    const register unsigned short int EPI_READFIFO0_DATA22 = 22;
    sbit  EPI_READFIFO0_DATA22_bit at EPI0_READFIFO0.B22;
    const register unsigned short int EPI_READFIFO0_DATA23 = 23;
    sbit  EPI_READFIFO0_DATA23_bit at EPI0_READFIFO0.B23;
    const register unsigned short int EPI_READFIFO0_DATA24 = 24;
    sbit  EPI_READFIFO0_DATA24_bit at EPI0_READFIFO0.B24;
    const register unsigned short int EPI_READFIFO0_DATA25 = 25;
    sbit  EPI_READFIFO0_DATA25_bit at EPI0_READFIFO0.B25;
    const register unsigned short int EPI_READFIFO0_DATA26 = 26;
    sbit  EPI_READFIFO0_DATA26_bit at EPI0_READFIFO0.B26;
    const register unsigned short int EPI_READFIFO0_DATA27 = 27;
    sbit  EPI_READFIFO0_DATA27_bit at EPI0_READFIFO0.B27;
    const register unsigned short int EPI_READFIFO0_DATA28 = 28;
    sbit  EPI_READFIFO0_DATA28_bit at EPI0_READFIFO0.B28;
    const register unsigned short int EPI_READFIFO0_DATA29 = 29;
    sbit  EPI_READFIFO0_DATA29_bit at EPI0_READFIFO0.B29;
    const register unsigned short int EPI_READFIFO0_DATA30 = 30;
    sbit  EPI_READFIFO0_DATA30_bit at EPI0_READFIFO0.B30;
    const register unsigned short int EPI_READFIFO0_DATA31 = 31;
    sbit  EPI_READFIFO0_DATA31_bit at EPI0_READFIFO0.B31;

sfr unsigned long   volatile EPI0_READFIFO1       absolute 0x400D0074;
    const register unsigned short int EPI_READFIFO1_DATA0 = 0;
    sbit  EPI_READFIFO1_DATA0_bit at EPI0_READFIFO1.B0;
    const register unsigned short int EPI_READFIFO1_DATA1 = 1;
    sbit  EPI_READFIFO1_DATA1_bit at EPI0_READFIFO1.B1;
    const register unsigned short int EPI_READFIFO1_DATA2 = 2;
    sbit  EPI_READFIFO1_DATA2_bit at EPI0_READFIFO1.B2;
    const register unsigned short int EPI_READFIFO1_DATA3 = 3;
    sbit  EPI_READFIFO1_DATA3_bit at EPI0_READFIFO1.B3;
    const register unsigned short int EPI_READFIFO1_DATA4 = 4;
    sbit  EPI_READFIFO1_DATA4_bit at EPI0_READFIFO1.B4;
    const register unsigned short int EPI_READFIFO1_DATA5 = 5;
    sbit  EPI_READFIFO1_DATA5_bit at EPI0_READFIFO1.B5;
    const register unsigned short int EPI_READFIFO1_DATA6 = 6;
    sbit  EPI_READFIFO1_DATA6_bit at EPI0_READFIFO1.B6;
    const register unsigned short int EPI_READFIFO1_DATA7 = 7;
    sbit  EPI_READFIFO1_DATA7_bit at EPI0_READFIFO1.B7;
    const register unsigned short int EPI_READFIFO1_DATA8 = 8;
    sbit  EPI_READFIFO1_DATA8_bit at EPI0_READFIFO1.B8;
    const register unsigned short int EPI_READFIFO1_DATA9 = 9;
    sbit  EPI_READFIFO1_DATA9_bit at EPI0_READFIFO1.B9;
    const register unsigned short int EPI_READFIFO1_DATA10 = 10;
    sbit  EPI_READFIFO1_DATA10_bit at EPI0_READFIFO1.B10;
    const register unsigned short int EPI_READFIFO1_DATA11 = 11;
    sbit  EPI_READFIFO1_DATA11_bit at EPI0_READFIFO1.B11;
    const register unsigned short int EPI_READFIFO1_DATA12 = 12;
    sbit  EPI_READFIFO1_DATA12_bit at EPI0_READFIFO1.B12;
    const register unsigned short int EPI_READFIFO1_DATA13 = 13;
    sbit  EPI_READFIFO1_DATA13_bit at EPI0_READFIFO1.B13;
    const register unsigned short int EPI_READFIFO1_DATA14 = 14;
    sbit  EPI_READFIFO1_DATA14_bit at EPI0_READFIFO1.B14;
    const register unsigned short int EPI_READFIFO1_DATA15 = 15;
    sbit  EPI_READFIFO1_DATA15_bit at EPI0_READFIFO1.B15;
    const register unsigned short int EPI_READFIFO1_DATA16 = 16;
    sbit  EPI_READFIFO1_DATA16_bit at EPI0_READFIFO1.B16;
    const register unsigned short int EPI_READFIFO1_DATA17 = 17;
    sbit  EPI_READFIFO1_DATA17_bit at EPI0_READFIFO1.B17;
    const register unsigned short int EPI_READFIFO1_DATA18 = 18;
    sbit  EPI_READFIFO1_DATA18_bit at EPI0_READFIFO1.B18;
    const register unsigned short int EPI_READFIFO1_DATA19 = 19;
    sbit  EPI_READFIFO1_DATA19_bit at EPI0_READFIFO1.B19;
    const register unsigned short int EPI_READFIFO1_DATA20 = 20;
    sbit  EPI_READFIFO1_DATA20_bit at EPI0_READFIFO1.B20;
    const register unsigned short int EPI_READFIFO1_DATA21 = 21;
    sbit  EPI_READFIFO1_DATA21_bit at EPI0_READFIFO1.B21;
    const register unsigned short int EPI_READFIFO1_DATA22 = 22;
    sbit  EPI_READFIFO1_DATA22_bit at EPI0_READFIFO1.B22;
    const register unsigned short int EPI_READFIFO1_DATA23 = 23;
    sbit  EPI_READFIFO1_DATA23_bit at EPI0_READFIFO1.B23;
    const register unsigned short int EPI_READFIFO1_DATA24 = 24;
    sbit  EPI_READFIFO1_DATA24_bit at EPI0_READFIFO1.B24;
    const register unsigned short int EPI_READFIFO1_DATA25 = 25;
    sbit  EPI_READFIFO1_DATA25_bit at EPI0_READFIFO1.B25;
    const register unsigned short int EPI_READFIFO1_DATA26 = 26;
    sbit  EPI_READFIFO1_DATA26_bit at EPI0_READFIFO1.B26;
    const register unsigned short int EPI_READFIFO1_DATA27 = 27;
    sbit  EPI_READFIFO1_DATA27_bit at EPI0_READFIFO1.B27;
    const register unsigned short int EPI_READFIFO1_DATA28 = 28;
    sbit  EPI_READFIFO1_DATA28_bit at EPI0_READFIFO1.B28;
    const register unsigned short int EPI_READFIFO1_DATA29 = 29;
    sbit  EPI_READFIFO1_DATA29_bit at EPI0_READFIFO1.B29;
    const register unsigned short int EPI_READFIFO1_DATA30 = 30;
    sbit  EPI_READFIFO1_DATA30_bit at EPI0_READFIFO1.B30;
    const register unsigned short int EPI_READFIFO1_DATA31 = 31;
    sbit  EPI_READFIFO1_DATA31_bit at EPI0_READFIFO1.B31;

sfr unsigned long   volatile EPI0_READFIFO2       absolute 0x400D0078;
    const register unsigned short int EPI_READFIFO2_DATA0 = 0;
    sbit  EPI_READFIFO2_DATA0_bit at EPI0_READFIFO2.B0;
    const register unsigned short int EPI_READFIFO2_DATA1 = 1;
    sbit  EPI_READFIFO2_DATA1_bit at EPI0_READFIFO2.B1;
    const register unsigned short int EPI_READFIFO2_DATA2 = 2;
    sbit  EPI_READFIFO2_DATA2_bit at EPI0_READFIFO2.B2;
    const register unsigned short int EPI_READFIFO2_DATA3 = 3;
    sbit  EPI_READFIFO2_DATA3_bit at EPI0_READFIFO2.B3;
    const register unsigned short int EPI_READFIFO2_DATA4 = 4;
    sbit  EPI_READFIFO2_DATA4_bit at EPI0_READFIFO2.B4;
    const register unsigned short int EPI_READFIFO2_DATA5 = 5;
    sbit  EPI_READFIFO2_DATA5_bit at EPI0_READFIFO2.B5;
    const register unsigned short int EPI_READFIFO2_DATA6 = 6;
    sbit  EPI_READFIFO2_DATA6_bit at EPI0_READFIFO2.B6;
    const register unsigned short int EPI_READFIFO2_DATA7 = 7;
    sbit  EPI_READFIFO2_DATA7_bit at EPI0_READFIFO2.B7;
    const register unsigned short int EPI_READFIFO2_DATA8 = 8;
    sbit  EPI_READFIFO2_DATA8_bit at EPI0_READFIFO2.B8;
    const register unsigned short int EPI_READFIFO2_DATA9 = 9;
    sbit  EPI_READFIFO2_DATA9_bit at EPI0_READFIFO2.B9;
    const register unsigned short int EPI_READFIFO2_DATA10 = 10;
    sbit  EPI_READFIFO2_DATA10_bit at EPI0_READFIFO2.B10;
    const register unsigned short int EPI_READFIFO2_DATA11 = 11;
    sbit  EPI_READFIFO2_DATA11_bit at EPI0_READFIFO2.B11;
    const register unsigned short int EPI_READFIFO2_DATA12 = 12;
    sbit  EPI_READFIFO2_DATA12_bit at EPI0_READFIFO2.B12;
    const register unsigned short int EPI_READFIFO2_DATA13 = 13;
    sbit  EPI_READFIFO2_DATA13_bit at EPI0_READFIFO2.B13;
    const register unsigned short int EPI_READFIFO2_DATA14 = 14;
    sbit  EPI_READFIFO2_DATA14_bit at EPI0_READFIFO2.B14;
    const register unsigned short int EPI_READFIFO2_DATA15 = 15;
    sbit  EPI_READFIFO2_DATA15_bit at EPI0_READFIFO2.B15;
    const register unsigned short int EPI_READFIFO2_DATA16 = 16;
    sbit  EPI_READFIFO2_DATA16_bit at EPI0_READFIFO2.B16;
    const register unsigned short int EPI_READFIFO2_DATA17 = 17;
    sbit  EPI_READFIFO2_DATA17_bit at EPI0_READFIFO2.B17;
    const register unsigned short int EPI_READFIFO2_DATA18 = 18;
    sbit  EPI_READFIFO2_DATA18_bit at EPI0_READFIFO2.B18;
    const register unsigned short int EPI_READFIFO2_DATA19 = 19;
    sbit  EPI_READFIFO2_DATA19_bit at EPI0_READFIFO2.B19;
    const register unsigned short int EPI_READFIFO2_DATA20 = 20;
    sbit  EPI_READFIFO2_DATA20_bit at EPI0_READFIFO2.B20;
    const register unsigned short int EPI_READFIFO2_DATA21 = 21;
    sbit  EPI_READFIFO2_DATA21_bit at EPI0_READFIFO2.B21;
    const register unsigned short int EPI_READFIFO2_DATA22 = 22;
    sbit  EPI_READFIFO2_DATA22_bit at EPI0_READFIFO2.B22;
    const register unsigned short int EPI_READFIFO2_DATA23 = 23;
    sbit  EPI_READFIFO2_DATA23_bit at EPI0_READFIFO2.B23;
    const register unsigned short int EPI_READFIFO2_DATA24 = 24;
    sbit  EPI_READFIFO2_DATA24_bit at EPI0_READFIFO2.B24;
    const register unsigned short int EPI_READFIFO2_DATA25 = 25;
    sbit  EPI_READFIFO2_DATA25_bit at EPI0_READFIFO2.B25;
    const register unsigned short int EPI_READFIFO2_DATA26 = 26;
    sbit  EPI_READFIFO2_DATA26_bit at EPI0_READFIFO2.B26;
    const register unsigned short int EPI_READFIFO2_DATA27 = 27;
    sbit  EPI_READFIFO2_DATA27_bit at EPI0_READFIFO2.B27;
    const register unsigned short int EPI_READFIFO2_DATA28 = 28;
    sbit  EPI_READFIFO2_DATA28_bit at EPI0_READFIFO2.B28;
    const register unsigned short int EPI_READFIFO2_DATA29 = 29;
    sbit  EPI_READFIFO2_DATA29_bit at EPI0_READFIFO2.B29;
    const register unsigned short int EPI_READFIFO2_DATA30 = 30;
    sbit  EPI_READFIFO2_DATA30_bit at EPI0_READFIFO2.B30;
    const register unsigned short int EPI_READFIFO2_DATA31 = 31;
    sbit  EPI_READFIFO2_DATA31_bit at EPI0_READFIFO2.B31;

sfr unsigned long   volatile EPI0_READFIFO3       absolute 0x400D007C;
    const register unsigned short int EPI_READFIFO3_DATA0 = 0;
    sbit  EPI_READFIFO3_DATA0_bit at EPI0_READFIFO3.B0;
    const register unsigned short int EPI_READFIFO3_DATA1 = 1;
    sbit  EPI_READFIFO3_DATA1_bit at EPI0_READFIFO3.B1;
    const register unsigned short int EPI_READFIFO3_DATA2 = 2;
    sbit  EPI_READFIFO3_DATA2_bit at EPI0_READFIFO3.B2;
    const register unsigned short int EPI_READFIFO3_DATA3 = 3;
    sbit  EPI_READFIFO3_DATA3_bit at EPI0_READFIFO3.B3;
    const register unsigned short int EPI_READFIFO3_DATA4 = 4;
    sbit  EPI_READFIFO3_DATA4_bit at EPI0_READFIFO3.B4;
    const register unsigned short int EPI_READFIFO3_DATA5 = 5;
    sbit  EPI_READFIFO3_DATA5_bit at EPI0_READFIFO3.B5;
    const register unsigned short int EPI_READFIFO3_DATA6 = 6;
    sbit  EPI_READFIFO3_DATA6_bit at EPI0_READFIFO3.B6;
    const register unsigned short int EPI_READFIFO3_DATA7 = 7;
    sbit  EPI_READFIFO3_DATA7_bit at EPI0_READFIFO3.B7;
    const register unsigned short int EPI_READFIFO3_DATA8 = 8;
    sbit  EPI_READFIFO3_DATA8_bit at EPI0_READFIFO3.B8;
    const register unsigned short int EPI_READFIFO3_DATA9 = 9;
    sbit  EPI_READFIFO3_DATA9_bit at EPI0_READFIFO3.B9;
    const register unsigned short int EPI_READFIFO3_DATA10 = 10;
    sbit  EPI_READFIFO3_DATA10_bit at EPI0_READFIFO3.B10;
    const register unsigned short int EPI_READFIFO3_DATA11 = 11;
    sbit  EPI_READFIFO3_DATA11_bit at EPI0_READFIFO3.B11;
    const register unsigned short int EPI_READFIFO3_DATA12 = 12;
    sbit  EPI_READFIFO3_DATA12_bit at EPI0_READFIFO3.B12;
    const register unsigned short int EPI_READFIFO3_DATA13 = 13;
    sbit  EPI_READFIFO3_DATA13_bit at EPI0_READFIFO3.B13;
    const register unsigned short int EPI_READFIFO3_DATA14 = 14;
    sbit  EPI_READFIFO3_DATA14_bit at EPI0_READFIFO3.B14;
    const register unsigned short int EPI_READFIFO3_DATA15 = 15;
    sbit  EPI_READFIFO3_DATA15_bit at EPI0_READFIFO3.B15;
    const register unsigned short int EPI_READFIFO3_DATA16 = 16;
    sbit  EPI_READFIFO3_DATA16_bit at EPI0_READFIFO3.B16;
    const register unsigned short int EPI_READFIFO3_DATA17 = 17;
    sbit  EPI_READFIFO3_DATA17_bit at EPI0_READFIFO3.B17;
    const register unsigned short int EPI_READFIFO3_DATA18 = 18;
    sbit  EPI_READFIFO3_DATA18_bit at EPI0_READFIFO3.B18;
    const register unsigned short int EPI_READFIFO3_DATA19 = 19;
    sbit  EPI_READFIFO3_DATA19_bit at EPI0_READFIFO3.B19;
    const register unsigned short int EPI_READFIFO3_DATA20 = 20;
    sbit  EPI_READFIFO3_DATA20_bit at EPI0_READFIFO3.B20;
    const register unsigned short int EPI_READFIFO3_DATA21 = 21;
    sbit  EPI_READFIFO3_DATA21_bit at EPI0_READFIFO3.B21;
    const register unsigned short int EPI_READFIFO3_DATA22 = 22;
    sbit  EPI_READFIFO3_DATA22_bit at EPI0_READFIFO3.B22;
    const register unsigned short int EPI_READFIFO3_DATA23 = 23;
    sbit  EPI_READFIFO3_DATA23_bit at EPI0_READFIFO3.B23;
    const register unsigned short int EPI_READFIFO3_DATA24 = 24;
    sbit  EPI_READFIFO3_DATA24_bit at EPI0_READFIFO3.B24;
    const register unsigned short int EPI_READFIFO3_DATA25 = 25;
    sbit  EPI_READFIFO3_DATA25_bit at EPI0_READFIFO3.B25;
    const register unsigned short int EPI_READFIFO3_DATA26 = 26;
    sbit  EPI_READFIFO3_DATA26_bit at EPI0_READFIFO3.B26;
    const register unsigned short int EPI_READFIFO3_DATA27 = 27;
    sbit  EPI_READFIFO3_DATA27_bit at EPI0_READFIFO3.B27;
    const register unsigned short int EPI_READFIFO3_DATA28 = 28;
    sbit  EPI_READFIFO3_DATA28_bit at EPI0_READFIFO3.B28;
    const register unsigned short int EPI_READFIFO3_DATA29 = 29;
    sbit  EPI_READFIFO3_DATA29_bit at EPI0_READFIFO3.B29;
    const register unsigned short int EPI_READFIFO3_DATA30 = 30;
    sbit  EPI_READFIFO3_DATA30_bit at EPI0_READFIFO3.B30;
    const register unsigned short int EPI_READFIFO3_DATA31 = 31;
    sbit  EPI_READFIFO3_DATA31_bit at EPI0_READFIFO3.B31;

sfr unsigned long   volatile EPI0_READFIFO4       absolute 0x400D0080;
    const register unsigned short int EPI_READFIFO4_DATA0 = 0;
    sbit  EPI_READFIFO4_DATA0_bit at EPI0_READFIFO4.B0;
    const register unsigned short int EPI_READFIFO4_DATA1 = 1;
    sbit  EPI_READFIFO4_DATA1_bit at EPI0_READFIFO4.B1;
    const register unsigned short int EPI_READFIFO4_DATA2 = 2;
    sbit  EPI_READFIFO4_DATA2_bit at EPI0_READFIFO4.B2;
    const register unsigned short int EPI_READFIFO4_DATA3 = 3;
    sbit  EPI_READFIFO4_DATA3_bit at EPI0_READFIFO4.B3;
    const register unsigned short int EPI_READFIFO4_DATA4 = 4;
    sbit  EPI_READFIFO4_DATA4_bit at EPI0_READFIFO4.B4;
    const register unsigned short int EPI_READFIFO4_DATA5 = 5;
    sbit  EPI_READFIFO4_DATA5_bit at EPI0_READFIFO4.B5;
    const register unsigned short int EPI_READFIFO4_DATA6 = 6;
    sbit  EPI_READFIFO4_DATA6_bit at EPI0_READFIFO4.B6;
    const register unsigned short int EPI_READFIFO4_DATA7 = 7;
    sbit  EPI_READFIFO4_DATA7_bit at EPI0_READFIFO4.B7;
    const register unsigned short int EPI_READFIFO4_DATA8 = 8;
    sbit  EPI_READFIFO4_DATA8_bit at EPI0_READFIFO4.B8;
    const register unsigned short int EPI_READFIFO4_DATA9 = 9;
    sbit  EPI_READFIFO4_DATA9_bit at EPI0_READFIFO4.B9;
    const register unsigned short int EPI_READFIFO4_DATA10 = 10;
    sbit  EPI_READFIFO4_DATA10_bit at EPI0_READFIFO4.B10;
    const register unsigned short int EPI_READFIFO4_DATA11 = 11;
    sbit  EPI_READFIFO4_DATA11_bit at EPI0_READFIFO4.B11;
    const register unsigned short int EPI_READFIFO4_DATA12 = 12;
    sbit  EPI_READFIFO4_DATA12_bit at EPI0_READFIFO4.B12;
    const register unsigned short int EPI_READFIFO4_DATA13 = 13;
    sbit  EPI_READFIFO4_DATA13_bit at EPI0_READFIFO4.B13;
    const register unsigned short int EPI_READFIFO4_DATA14 = 14;
    sbit  EPI_READFIFO4_DATA14_bit at EPI0_READFIFO4.B14;
    const register unsigned short int EPI_READFIFO4_DATA15 = 15;
    sbit  EPI_READFIFO4_DATA15_bit at EPI0_READFIFO4.B15;
    const register unsigned short int EPI_READFIFO4_DATA16 = 16;
    sbit  EPI_READFIFO4_DATA16_bit at EPI0_READFIFO4.B16;
    const register unsigned short int EPI_READFIFO4_DATA17 = 17;
    sbit  EPI_READFIFO4_DATA17_bit at EPI0_READFIFO4.B17;
    const register unsigned short int EPI_READFIFO4_DATA18 = 18;
    sbit  EPI_READFIFO4_DATA18_bit at EPI0_READFIFO4.B18;
    const register unsigned short int EPI_READFIFO4_DATA19 = 19;
    sbit  EPI_READFIFO4_DATA19_bit at EPI0_READFIFO4.B19;
    const register unsigned short int EPI_READFIFO4_DATA20 = 20;
    sbit  EPI_READFIFO4_DATA20_bit at EPI0_READFIFO4.B20;
    const register unsigned short int EPI_READFIFO4_DATA21 = 21;
    sbit  EPI_READFIFO4_DATA21_bit at EPI0_READFIFO4.B21;
    const register unsigned short int EPI_READFIFO4_DATA22 = 22;
    sbit  EPI_READFIFO4_DATA22_bit at EPI0_READFIFO4.B22;
    const register unsigned short int EPI_READFIFO4_DATA23 = 23;
    sbit  EPI_READFIFO4_DATA23_bit at EPI0_READFIFO4.B23;
    const register unsigned short int EPI_READFIFO4_DATA24 = 24;
    sbit  EPI_READFIFO4_DATA24_bit at EPI0_READFIFO4.B24;
    const register unsigned short int EPI_READFIFO4_DATA25 = 25;
    sbit  EPI_READFIFO4_DATA25_bit at EPI0_READFIFO4.B25;
    const register unsigned short int EPI_READFIFO4_DATA26 = 26;
    sbit  EPI_READFIFO4_DATA26_bit at EPI0_READFIFO4.B26;
    const register unsigned short int EPI_READFIFO4_DATA27 = 27;
    sbit  EPI_READFIFO4_DATA27_bit at EPI0_READFIFO4.B27;
    const register unsigned short int EPI_READFIFO4_DATA28 = 28;
    sbit  EPI_READFIFO4_DATA28_bit at EPI0_READFIFO4.B28;
    const register unsigned short int EPI_READFIFO4_DATA29 = 29;
    sbit  EPI_READFIFO4_DATA29_bit at EPI0_READFIFO4.B29;
    const register unsigned short int EPI_READFIFO4_DATA30 = 30;
    sbit  EPI_READFIFO4_DATA30_bit at EPI0_READFIFO4.B30;
    const register unsigned short int EPI_READFIFO4_DATA31 = 31;
    sbit  EPI_READFIFO4_DATA31_bit at EPI0_READFIFO4.B31;

sfr unsigned long   volatile EPI0_READFIFO5       absolute 0x400D0084;
    const register unsigned short int EPI_READFIFO5_DATA0 = 0;
    sbit  EPI_READFIFO5_DATA0_bit at EPI0_READFIFO5.B0;
    const register unsigned short int EPI_READFIFO5_DATA1 = 1;
    sbit  EPI_READFIFO5_DATA1_bit at EPI0_READFIFO5.B1;
    const register unsigned short int EPI_READFIFO5_DATA2 = 2;
    sbit  EPI_READFIFO5_DATA2_bit at EPI0_READFIFO5.B2;
    const register unsigned short int EPI_READFIFO5_DATA3 = 3;
    sbit  EPI_READFIFO5_DATA3_bit at EPI0_READFIFO5.B3;
    const register unsigned short int EPI_READFIFO5_DATA4 = 4;
    sbit  EPI_READFIFO5_DATA4_bit at EPI0_READFIFO5.B4;
    const register unsigned short int EPI_READFIFO5_DATA5 = 5;
    sbit  EPI_READFIFO5_DATA5_bit at EPI0_READFIFO5.B5;
    const register unsigned short int EPI_READFIFO5_DATA6 = 6;
    sbit  EPI_READFIFO5_DATA6_bit at EPI0_READFIFO5.B6;
    const register unsigned short int EPI_READFIFO5_DATA7 = 7;
    sbit  EPI_READFIFO5_DATA7_bit at EPI0_READFIFO5.B7;
    const register unsigned short int EPI_READFIFO5_DATA8 = 8;
    sbit  EPI_READFIFO5_DATA8_bit at EPI0_READFIFO5.B8;
    const register unsigned short int EPI_READFIFO5_DATA9 = 9;
    sbit  EPI_READFIFO5_DATA9_bit at EPI0_READFIFO5.B9;
    const register unsigned short int EPI_READFIFO5_DATA10 = 10;
    sbit  EPI_READFIFO5_DATA10_bit at EPI0_READFIFO5.B10;
    const register unsigned short int EPI_READFIFO5_DATA11 = 11;
    sbit  EPI_READFIFO5_DATA11_bit at EPI0_READFIFO5.B11;
    const register unsigned short int EPI_READFIFO5_DATA12 = 12;
    sbit  EPI_READFIFO5_DATA12_bit at EPI0_READFIFO5.B12;
    const register unsigned short int EPI_READFIFO5_DATA13 = 13;
    sbit  EPI_READFIFO5_DATA13_bit at EPI0_READFIFO5.B13;
    const register unsigned short int EPI_READFIFO5_DATA14 = 14;
    sbit  EPI_READFIFO5_DATA14_bit at EPI0_READFIFO5.B14;
    const register unsigned short int EPI_READFIFO5_DATA15 = 15;
    sbit  EPI_READFIFO5_DATA15_bit at EPI0_READFIFO5.B15;
    const register unsigned short int EPI_READFIFO5_DATA16 = 16;
    sbit  EPI_READFIFO5_DATA16_bit at EPI0_READFIFO5.B16;
    const register unsigned short int EPI_READFIFO5_DATA17 = 17;
    sbit  EPI_READFIFO5_DATA17_bit at EPI0_READFIFO5.B17;
    const register unsigned short int EPI_READFIFO5_DATA18 = 18;
    sbit  EPI_READFIFO5_DATA18_bit at EPI0_READFIFO5.B18;
    const register unsigned short int EPI_READFIFO5_DATA19 = 19;
    sbit  EPI_READFIFO5_DATA19_bit at EPI0_READFIFO5.B19;
    const register unsigned short int EPI_READFIFO5_DATA20 = 20;
    sbit  EPI_READFIFO5_DATA20_bit at EPI0_READFIFO5.B20;
    const register unsigned short int EPI_READFIFO5_DATA21 = 21;
    sbit  EPI_READFIFO5_DATA21_bit at EPI0_READFIFO5.B21;
    const register unsigned short int EPI_READFIFO5_DATA22 = 22;
    sbit  EPI_READFIFO5_DATA22_bit at EPI0_READFIFO5.B22;
    const register unsigned short int EPI_READFIFO5_DATA23 = 23;
    sbit  EPI_READFIFO5_DATA23_bit at EPI0_READFIFO5.B23;
    const register unsigned short int EPI_READFIFO5_DATA24 = 24;
    sbit  EPI_READFIFO5_DATA24_bit at EPI0_READFIFO5.B24;
    const register unsigned short int EPI_READFIFO5_DATA25 = 25;
    sbit  EPI_READFIFO5_DATA25_bit at EPI0_READFIFO5.B25;
    const register unsigned short int EPI_READFIFO5_DATA26 = 26;
    sbit  EPI_READFIFO5_DATA26_bit at EPI0_READFIFO5.B26;
    const register unsigned short int EPI_READFIFO5_DATA27 = 27;
    sbit  EPI_READFIFO5_DATA27_bit at EPI0_READFIFO5.B27;
    const register unsigned short int EPI_READFIFO5_DATA28 = 28;
    sbit  EPI_READFIFO5_DATA28_bit at EPI0_READFIFO5.B28;
    const register unsigned short int EPI_READFIFO5_DATA29 = 29;
    sbit  EPI_READFIFO5_DATA29_bit at EPI0_READFIFO5.B29;
    const register unsigned short int EPI_READFIFO5_DATA30 = 30;
    sbit  EPI_READFIFO5_DATA30_bit at EPI0_READFIFO5.B30;
    const register unsigned short int EPI_READFIFO5_DATA31 = 31;
    sbit  EPI_READFIFO5_DATA31_bit at EPI0_READFIFO5.B31;

sfr unsigned long   volatile EPI0_READFIFO6       absolute 0x400D0088;
    const register unsigned short int EPI_READFIFO6_DATA0 = 0;
    sbit  EPI_READFIFO6_DATA0_bit at EPI0_READFIFO6.B0;
    const register unsigned short int EPI_READFIFO6_DATA1 = 1;
    sbit  EPI_READFIFO6_DATA1_bit at EPI0_READFIFO6.B1;
    const register unsigned short int EPI_READFIFO6_DATA2 = 2;
    sbit  EPI_READFIFO6_DATA2_bit at EPI0_READFIFO6.B2;
    const register unsigned short int EPI_READFIFO6_DATA3 = 3;
    sbit  EPI_READFIFO6_DATA3_bit at EPI0_READFIFO6.B3;
    const register unsigned short int EPI_READFIFO6_DATA4 = 4;
    sbit  EPI_READFIFO6_DATA4_bit at EPI0_READFIFO6.B4;
    const register unsigned short int EPI_READFIFO6_DATA5 = 5;
    sbit  EPI_READFIFO6_DATA5_bit at EPI0_READFIFO6.B5;
    const register unsigned short int EPI_READFIFO6_DATA6 = 6;
    sbit  EPI_READFIFO6_DATA6_bit at EPI0_READFIFO6.B6;
    const register unsigned short int EPI_READFIFO6_DATA7 = 7;
    sbit  EPI_READFIFO6_DATA7_bit at EPI0_READFIFO6.B7;
    const register unsigned short int EPI_READFIFO6_DATA8 = 8;
    sbit  EPI_READFIFO6_DATA8_bit at EPI0_READFIFO6.B8;
    const register unsigned short int EPI_READFIFO6_DATA9 = 9;
    sbit  EPI_READFIFO6_DATA9_bit at EPI0_READFIFO6.B9;
    const register unsigned short int EPI_READFIFO6_DATA10 = 10;
    sbit  EPI_READFIFO6_DATA10_bit at EPI0_READFIFO6.B10;
    const register unsigned short int EPI_READFIFO6_DATA11 = 11;
    sbit  EPI_READFIFO6_DATA11_bit at EPI0_READFIFO6.B11;
    const register unsigned short int EPI_READFIFO6_DATA12 = 12;
    sbit  EPI_READFIFO6_DATA12_bit at EPI0_READFIFO6.B12;
    const register unsigned short int EPI_READFIFO6_DATA13 = 13;
    sbit  EPI_READFIFO6_DATA13_bit at EPI0_READFIFO6.B13;
    const register unsigned short int EPI_READFIFO6_DATA14 = 14;
    sbit  EPI_READFIFO6_DATA14_bit at EPI0_READFIFO6.B14;
    const register unsigned short int EPI_READFIFO6_DATA15 = 15;
    sbit  EPI_READFIFO6_DATA15_bit at EPI0_READFIFO6.B15;
    const register unsigned short int EPI_READFIFO6_DATA16 = 16;
    sbit  EPI_READFIFO6_DATA16_bit at EPI0_READFIFO6.B16;
    const register unsigned short int EPI_READFIFO6_DATA17 = 17;
    sbit  EPI_READFIFO6_DATA17_bit at EPI0_READFIFO6.B17;
    const register unsigned short int EPI_READFIFO6_DATA18 = 18;
    sbit  EPI_READFIFO6_DATA18_bit at EPI0_READFIFO6.B18;
    const register unsigned short int EPI_READFIFO6_DATA19 = 19;
    sbit  EPI_READFIFO6_DATA19_bit at EPI0_READFIFO6.B19;
    const register unsigned short int EPI_READFIFO6_DATA20 = 20;
    sbit  EPI_READFIFO6_DATA20_bit at EPI0_READFIFO6.B20;
    const register unsigned short int EPI_READFIFO6_DATA21 = 21;
    sbit  EPI_READFIFO6_DATA21_bit at EPI0_READFIFO6.B21;
    const register unsigned short int EPI_READFIFO6_DATA22 = 22;
    sbit  EPI_READFIFO6_DATA22_bit at EPI0_READFIFO6.B22;
    const register unsigned short int EPI_READFIFO6_DATA23 = 23;
    sbit  EPI_READFIFO6_DATA23_bit at EPI0_READFIFO6.B23;
    const register unsigned short int EPI_READFIFO6_DATA24 = 24;
    sbit  EPI_READFIFO6_DATA24_bit at EPI0_READFIFO6.B24;
    const register unsigned short int EPI_READFIFO6_DATA25 = 25;
    sbit  EPI_READFIFO6_DATA25_bit at EPI0_READFIFO6.B25;
    const register unsigned short int EPI_READFIFO6_DATA26 = 26;
    sbit  EPI_READFIFO6_DATA26_bit at EPI0_READFIFO6.B26;
    const register unsigned short int EPI_READFIFO6_DATA27 = 27;
    sbit  EPI_READFIFO6_DATA27_bit at EPI0_READFIFO6.B27;
    const register unsigned short int EPI_READFIFO6_DATA28 = 28;
    sbit  EPI_READFIFO6_DATA28_bit at EPI0_READFIFO6.B28;
    const register unsigned short int EPI_READFIFO6_DATA29 = 29;
    sbit  EPI_READFIFO6_DATA29_bit at EPI0_READFIFO6.B29;
    const register unsigned short int EPI_READFIFO6_DATA30 = 30;
    sbit  EPI_READFIFO6_DATA30_bit at EPI0_READFIFO6.B30;
    const register unsigned short int EPI_READFIFO6_DATA31 = 31;
    sbit  EPI_READFIFO6_DATA31_bit at EPI0_READFIFO6.B31;

sfr unsigned long   volatile EPI0_READFIFO7       absolute 0x400D008C;
    const register unsigned short int EPI_READFIFO7_DATA0 = 0;
    sbit  EPI_READFIFO7_DATA0_bit at EPI0_READFIFO7.B0;
    const register unsigned short int EPI_READFIFO7_DATA1 = 1;
    sbit  EPI_READFIFO7_DATA1_bit at EPI0_READFIFO7.B1;
    const register unsigned short int EPI_READFIFO7_DATA2 = 2;
    sbit  EPI_READFIFO7_DATA2_bit at EPI0_READFIFO7.B2;
    const register unsigned short int EPI_READFIFO7_DATA3 = 3;
    sbit  EPI_READFIFO7_DATA3_bit at EPI0_READFIFO7.B3;
    const register unsigned short int EPI_READFIFO7_DATA4 = 4;
    sbit  EPI_READFIFO7_DATA4_bit at EPI0_READFIFO7.B4;
    const register unsigned short int EPI_READFIFO7_DATA5 = 5;
    sbit  EPI_READFIFO7_DATA5_bit at EPI0_READFIFO7.B5;
    const register unsigned short int EPI_READFIFO7_DATA6 = 6;
    sbit  EPI_READFIFO7_DATA6_bit at EPI0_READFIFO7.B6;
    const register unsigned short int EPI_READFIFO7_DATA7 = 7;
    sbit  EPI_READFIFO7_DATA7_bit at EPI0_READFIFO7.B7;
    const register unsigned short int EPI_READFIFO7_DATA8 = 8;
    sbit  EPI_READFIFO7_DATA8_bit at EPI0_READFIFO7.B8;
    const register unsigned short int EPI_READFIFO7_DATA9 = 9;
    sbit  EPI_READFIFO7_DATA9_bit at EPI0_READFIFO7.B9;
    const register unsigned short int EPI_READFIFO7_DATA10 = 10;
    sbit  EPI_READFIFO7_DATA10_bit at EPI0_READFIFO7.B10;
    const register unsigned short int EPI_READFIFO7_DATA11 = 11;
    sbit  EPI_READFIFO7_DATA11_bit at EPI0_READFIFO7.B11;
    const register unsigned short int EPI_READFIFO7_DATA12 = 12;
    sbit  EPI_READFIFO7_DATA12_bit at EPI0_READFIFO7.B12;
    const register unsigned short int EPI_READFIFO7_DATA13 = 13;
    sbit  EPI_READFIFO7_DATA13_bit at EPI0_READFIFO7.B13;
    const register unsigned short int EPI_READFIFO7_DATA14 = 14;
    sbit  EPI_READFIFO7_DATA14_bit at EPI0_READFIFO7.B14;
    const register unsigned short int EPI_READFIFO7_DATA15 = 15;
    sbit  EPI_READFIFO7_DATA15_bit at EPI0_READFIFO7.B15;
    const register unsigned short int EPI_READFIFO7_DATA16 = 16;
    sbit  EPI_READFIFO7_DATA16_bit at EPI0_READFIFO7.B16;
    const register unsigned short int EPI_READFIFO7_DATA17 = 17;
    sbit  EPI_READFIFO7_DATA17_bit at EPI0_READFIFO7.B17;
    const register unsigned short int EPI_READFIFO7_DATA18 = 18;
    sbit  EPI_READFIFO7_DATA18_bit at EPI0_READFIFO7.B18;
    const register unsigned short int EPI_READFIFO7_DATA19 = 19;
    sbit  EPI_READFIFO7_DATA19_bit at EPI0_READFIFO7.B19;
    const register unsigned short int EPI_READFIFO7_DATA20 = 20;
    sbit  EPI_READFIFO7_DATA20_bit at EPI0_READFIFO7.B20;
    const register unsigned short int EPI_READFIFO7_DATA21 = 21;
    sbit  EPI_READFIFO7_DATA21_bit at EPI0_READFIFO7.B21;
    const register unsigned short int EPI_READFIFO7_DATA22 = 22;
    sbit  EPI_READFIFO7_DATA22_bit at EPI0_READFIFO7.B22;
    const register unsigned short int EPI_READFIFO7_DATA23 = 23;
    sbit  EPI_READFIFO7_DATA23_bit at EPI0_READFIFO7.B23;
    const register unsigned short int EPI_READFIFO7_DATA24 = 24;
    sbit  EPI_READFIFO7_DATA24_bit at EPI0_READFIFO7.B24;
    const register unsigned short int EPI_READFIFO7_DATA25 = 25;
    sbit  EPI_READFIFO7_DATA25_bit at EPI0_READFIFO7.B25;
    const register unsigned short int EPI_READFIFO7_DATA26 = 26;
    sbit  EPI_READFIFO7_DATA26_bit at EPI0_READFIFO7.B26;
    const register unsigned short int EPI_READFIFO7_DATA27 = 27;
    sbit  EPI_READFIFO7_DATA27_bit at EPI0_READFIFO7.B27;
    const register unsigned short int EPI_READFIFO7_DATA28 = 28;
    sbit  EPI_READFIFO7_DATA28_bit at EPI0_READFIFO7.B28;
    const register unsigned short int EPI_READFIFO7_DATA29 = 29;
    sbit  EPI_READFIFO7_DATA29_bit at EPI0_READFIFO7.B29;
    const register unsigned short int EPI_READFIFO7_DATA30 = 30;
    sbit  EPI_READFIFO7_DATA30_bit at EPI0_READFIFO7.B30;
    const register unsigned short int EPI_READFIFO7_DATA31 = 31;
    sbit  EPI_READFIFO7_DATA31_bit at EPI0_READFIFO7.B31;

sfr unsigned long   volatile EPI0_FIFOLVL         absolute 0x400D0200;
    const register unsigned short int EPI_FIFOLVL_RDFIFO0 = 0;
    sbit  EPI_FIFOLVL_RDFIFO0_bit at EPI0_FIFOLVL.B0;
    const register unsigned short int EPI_FIFOLVL_RDFIFO1 = 1;
    sbit  EPI_FIFOLVL_RDFIFO1_bit at EPI0_FIFOLVL.B1;
    const register unsigned short int EPI_FIFOLVL_RDFIFO2 = 2;
    sbit  EPI_FIFOLVL_RDFIFO2_bit at EPI0_FIFOLVL.B2;
    const register unsigned short int EPI_FIFOLVL_WRFIFO4 = 4;
    sbit  EPI_FIFOLVL_WRFIFO4_bit at EPI0_FIFOLVL.B4;
    const register unsigned short int EPI_FIFOLVL_WRFIFO5 = 5;
    sbit  EPI_FIFOLVL_WRFIFO5_bit at EPI0_FIFOLVL.B5;
    const register unsigned short int EPI_FIFOLVL_WRFIFO6 = 6;
    sbit  EPI_FIFOLVL_WRFIFO6_bit at EPI0_FIFOLVL.B6;
    const register unsigned short int EPI_FIFOLVL_RSERR = 16;
    sbit  EPI_FIFOLVL_RSERR_bit at EPI0_FIFOLVL.B16;
    const register unsigned short int EPI_FIFOLVL_WFERR = 17;
    sbit  EPI_FIFOLVL_WFERR_bit at EPI0_FIFOLVL.B17;

sfr unsigned long   volatile EPI0_WFIFOCNT        absolute 0x400D0204;
    const register unsigned short int EPI_WFIFOCNT_WTAV0 = 0;
    sbit  EPI_WFIFOCNT_WTAV0_bit at EPI0_WFIFOCNT.B0;
    const register unsigned short int EPI_WFIFOCNT_WTAV1 = 1;
    sbit  EPI_WFIFOCNT_WTAV1_bit at EPI0_WFIFOCNT.B1;
    const register unsigned short int EPI_WFIFOCNT_WTAV2 = 2;
    sbit  EPI_WFIFOCNT_WTAV2_bit at EPI0_WFIFOCNT.B2;

sfr unsigned long   volatile EPI0_DMATXCNT        absolute 0x400D0208;
    const register unsigned short int EPI_DMATXCNT_TXCNT0 = 0;
    sbit  EPI_DMATXCNT_TXCNT0_bit at EPI0_DMATXCNT.B0;
    const register unsigned short int EPI_DMATXCNT_TXCNT1 = 1;
    sbit  EPI_DMATXCNT_TXCNT1_bit at EPI0_DMATXCNT.B1;
    const register unsigned short int EPI_DMATXCNT_TXCNT2 = 2;
    sbit  EPI_DMATXCNT_TXCNT2_bit at EPI0_DMATXCNT.B2;
    const register unsigned short int EPI_DMATXCNT_TXCNT3 = 3;
    sbit  EPI_DMATXCNT_TXCNT3_bit at EPI0_DMATXCNT.B3;
    const register unsigned short int EPI_DMATXCNT_TXCNT4 = 4;
    sbit  EPI_DMATXCNT_TXCNT4_bit at EPI0_DMATXCNT.B4;
    const register unsigned short int EPI_DMATXCNT_TXCNT5 = 5;
    sbit  EPI_DMATXCNT_TXCNT5_bit at EPI0_DMATXCNT.B5;
    const register unsigned short int EPI_DMATXCNT_TXCNT6 = 6;
    sbit  EPI_DMATXCNT_TXCNT6_bit at EPI0_DMATXCNT.B6;
    const register unsigned short int EPI_DMATXCNT_TXCNT7 = 7;
    sbit  EPI_DMATXCNT_TXCNT7_bit at EPI0_DMATXCNT.B7;
    const register unsigned short int EPI_DMATXCNT_TXCNT8 = 8;
    sbit  EPI_DMATXCNT_TXCNT8_bit at EPI0_DMATXCNT.B8;
    const register unsigned short int EPI_DMATXCNT_TXCNT9 = 9;
    sbit  EPI_DMATXCNT_TXCNT9_bit at EPI0_DMATXCNT.B9;
    const register unsigned short int EPI_DMATXCNT_TXCNT10 = 10;
    sbit  EPI_DMATXCNT_TXCNT10_bit at EPI0_DMATXCNT.B10;
    const register unsigned short int EPI_DMATXCNT_TXCNT11 = 11;
    sbit  EPI_DMATXCNT_TXCNT11_bit at EPI0_DMATXCNT.B11;
    const register unsigned short int EPI_DMATXCNT_TXCNT12 = 12;
    sbit  EPI_DMATXCNT_TXCNT12_bit at EPI0_DMATXCNT.B12;
    const register unsigned short int EPI_DMATXCNT_TXCNT13 = 13;
    sbit  EPI_DMATXCNT_TXCNT13_bit at EPI0_DMATXCNT.B13;
    const register unsigned short int EPI_DMATXCNT_TXCNT14 = 14;
    sbit  EPI_DMATXCNT_TXCNT14_bit at EPI0_DMATXCNT.B14;
    const register unsigned short int EPI_DMATXCNT_TXCNT15 = 15;
    sbit  EPI_DMATXCNT_TXCNT15_bit at EPI0_DMATXCNT.B15;

sfr unsigned long   volatile EPI0_IM              absolute 0x400D0210;
    const register unsigned short int EPI_IM_ERRIM = 0;
    sbit  EPI_IM_ERRIM_bit at EPI0_IM.B0;
    const register unsigned short int EPI_IM_RDIM = 1;
    sbit  EPI_IM_RDIM_bit at EPI0_IM.B1;
    const register unsigned short int EPI_IM_WRIM = 2;
    sbit  EPI_IM_WRIM_bit at EPI0_IM.B2;
    const register unsigned short int EPI_IM_DMARDIM = 3;
    sbit  EPI_IM_DMARDIM_bit at EPI0_IM.B3;
    const register unsigned short int EPI_IM_DMAWRIM = 4;
    sbit  EPI_IM_DMAWRIM_bit at EPI0_IM.B4;

sfr unsigned long   volatile EPI0_RIS             absolute 0x400D0214;
    const register unsigned short int EPI_RIS_ERRRIS = 0;
    sbit  EPI_RIS_ERRRIS_bit at EPI0_RIS.B0;
    const register unsigned short int EPI_RIS_RDRIS = 1;
    sbit  EPI_RIS_RDRIS_bit at EPI0_RIS.B1;
    const register unsigned short int EPI_RIS_WRRIS = 2;
    sbit  EPI_RIS_WRRIS_bit at EPI0_RIS.B2;
    const register unsigned short int EPI_RIS_DMARDRIS = 3;
    sbit  EPI_RIS_DMARDRIS_bit at EPI0_RIS.B3;
    const register unsigned short int EPI_RIS_DMAWRRIS = 4;
    sbit  EPI_RIS_DMAWRRIS_bit at EPI0_RIS.B4;

sfr unsigned long   volatile EPI0_MIS             absolute 0x400D0218;
    const register unsigned short int EPI_MIS_ERRMIS = 0;
    sbit  EPI_MIS_ERRMIS_bit at EPI0_MIS.B0;
    const register unsigned short int EPI_MIS_RDMIS = 1;
    sbit  EPI_MIS_RDMIS_bit at EPI0_MIS.B1;
    const register unsigned short int EPI_MIS_WRMIS = 2;
    sbit  EPI_MIS_WRMIS_bit at EPI0_MIS.B2;
    const register unsigned short int EPI_MIS_DMARDMIS = 3;
    sbit  EPI_MIS_DMARDMIS_bit at EPI0_MIS.B3;
    const register unsigned short int EPI_MIS_DMAWRMIS = 4;
    sbit  EPI_MIS_DMAWRMIS_bit at EPI0_MIS.B4;

sfr unsigned long   volatile EPI0_EISC            absolute 0x400D021C;
    const register unsigned short int EPI_EISC_TOUT = 0;
    sbit  EPI_EISC_TOUT_bit at EPI0_EISC.B0;
    const register unsigned short int EPI_EISC_RSTALL = 1;
    sbit  EPI_EISC_RSTALL_bit at EPI0_EISC.B1;
    const register unsigned short int EPI_EISC_WTFULL = 2;
    sbit  EPI_EISC_WTFULL_bit at EPI0_EISC.B2;
    const register unsigned short int EPI_EISC_DMARDIC = 3;
    sbit  EPI_EISC_DMARDIC_bit at EPI0_EISC.B3;
    const register unsigned short int EPI_EISC_DMAWRIC = 4;
    sbit  EPI_EISC_DMAWRIC_bit at EPI0_EISC.B4;

sfr unsigned long   volatile EPI0_HB8CFG3         absolute 0x400D0308;
    const register unsigned short int EPI_HB8CFG3_MODE0 = 0;
    sbit  EPI_HB8CFG3_MODE0_bit at EPI0_HB8CFG3.B0;
    const register unsigned short int EPI_HB8CFG3_MODE1 = 1;
    sbit  EPI_HB8CFG3_MODE1_bit at EPI0_HB8CFG3.B1;
    const register unsigned short int EPI_HB8CFG3_RDWS4 = 4;
    sbit  EPI_HB8CFG3_RDWS4_bit at EPI0_HB8CFG3.B4;
    const register unsigned short int EPI_HB8CFG3_RDWS5 = 5;
    sbit  EPI_HB8CFG3_RDWS5_bit at EPI0_HB8CFG3.B5;
    const register unsigned short int EPI_HB8CFG3_WRWS6 = 6;
    sbit  EPI_HB8CFG3_WRWS6_bit at EPI0_HB8CFG3.B6;
    const register unsigned short int EPI_HB8CFG3_WRWS7 = 7;
    sbit  EPI_HB8CFG3_WRWS7_bit at EPI0_HB8CFG3.B7;
    const register unsigned short int EPI_HB8CFG3_ALEHIGH = 19;
    sbit  EPI_HB8CFG3_ALEHIGH_bit at EPI0_HB8CFG3.B19;
    const register unsigned short int EPI_HB8CFG3_RDHIGH = 20;
    sbit  EPI_HB8CFG3_RDHIGH_bit at EPI0_HB8CFG3.B20;
    const register unsigned short int EPI_HB8CFG3_WRHIGH = 21;
    sbit  EPI_HB8CFG3_WRHIGH_bit at EPI0_HB8CFG3.B21;

sfr unsigned long   volatile EPI0_HB16CFG3        absolute 0x400D0308;
    const register unsigned short int EPI_HB16CFG3_MODE0 = 0;
    sbit  EPI_HB16CFG3_MODE0_bit at EPI0_HB16CFG3.B0;
    const register unsigned short int EPI_HB16CFG3_MODE1 = 1;
    sbit  EPI_HB16CFG3_MODE1_bit at EPI0_HB16CFG3.B1;
    const register unsigned short int EPI_HB16CFG3_RDWS4 = 4;
    sbit  EPI_HB16CFG3_RDWS4_bit at EPI0_HB16CFG3.B4;
    const register unsigned short int EPI_HB16CFG3_RDWS5 = 5;
    sbit  EPI_HB16CFG3_RDWS5_bit at EPI0_HB16CFG3.B5;
    const register unsigned short int EPI_HB16CFG3_WRWS6 = 6;
    sbit  EPI_HB16CFG3_WRWS6_bit at EPI0_HB16CFG3.B6;
    const register unsigned short int EPI_HB16CFG3_WRWS7 = 7;
    sbit  EPI_HB16CFG3_WRWS7_bit at EPI0_HB16CFG3.B7;
    const register unsigned short int EPI_HB16CFG3_BURST = 16;
    sbit  EPI_HB16CFG3_BURST_bit at EPI0_HB16CFG3.B16;
    const register unsigned short int EPI_HB16CFG3_RDCRE = 17;
    sbit  EPI_HB16CFG3_RDCRE_bit at EPI0_HB16CFG3.B17;
    const register unsigned short int EPI_HB16CFG3_WRCRE = 18;
    sbit  EPI_HB16CFG3_WRCRE_bit at EPI0_HB16CFG3.B18;
    const register unsigned short int EPI_HB16CFG3_ALEHIGH = 19;
    sbit  EPI_HB16CFG3_ALEHIGH_bit at EPI0_HB16CFG3.B19;
    const register unsigned short int EPI_HB16CFG3_RDHIGH = 20;
    sbit  EPI_HB16CFG3_RDHIGH_bit at EPI0_HB16CFG3.B20;
    const register unsigned short int EPI_HB16CFG3_WRHIGH = 21;
    sbit  EPI_HB16CFG3_WRHIGH_bit at EPI0_HB16CFG3.B21;

sfr unsigned long   volatile EPI0_HB16CFG4        absolute 0x400D030C;
    const register unsigned short int EPI_HB16CFG4_MODE0 = 0;
    sbit  EPI_HB16CFG4_MODE0_bit at EPI0_HB16CFG4.B0;
    const register unsigned short int EPI_HB16CFG4_MODE1 = 1;
    sbit  EPI_HB16CFG4_MODE1_bit at EPI0_HB16CFG4.B1;
    const register unsigned short int EPI_HB16CFG4_RDWS4 = 4;
    sbit  EPI_HB16CFG4_RDWS4_bit at EPI0_HB16CFG4.B4;
    const register unsigned short int EPI_HB16CFG4_RDWS5 = 5;
    sbit  EPI_HB16CFG4_RDWS5_bit at EPI0_HB16CFG4.B5;
    const register unsigned short int EPI_HB16CFG4_WRWS6 = 6;
    sbit  EPI_HB16CFG4_WRWS6_bit at EPI0_HB16CFG4.B6;
    const register unsigned short int EPI_HB16CFG4_WRWS7 = 7;
    sbit  EPI_HB16CFG4_WRWS7_bit at EPI0_HB16CFG4.B7;
    const register unsigned short int EPI_HB16CFG4_BURST = 16;
    sbit  EPI_HB16CFG4_BURST_bit at EPI0_HB16CFG4.B16;
    const register unsigned short int EPI_HB16CFG4_RDCRE = 17;
    sbit  EPI_HB16CFG4_RDCRE_bit at EPI0_HB16CFG4.B17;
    const register unsigned short int EPI_HB16CFG4_WRCRE = 18;
    sbit  EPI_HB16CFG4_WRCRE_bit at EPI0_HB16CFG4.B18;
    const register unsigned short int EPI_HB16CFG4_ALEHIGH = 19;
    sbit  EPI_HB16CFG4_ALEHIGH_bit at EPI0_HB16CFG4.B19;
    const register unsigned short int EPI_HB16CFG4_RDHIGH = 20;
    sbit  EPI_HB16CFG4_RDHIGH_bit at EPI0_HB16CFG4.B20;
    const register unsigned short int EPI_HB16CFG4_WRHIGH = 21;
    sbit  EPI_HB16CFG4_WRHIGH_bit at EPI0_HB16CFG4.B21;

sfr unsigned long   volatile EPI0_HB8CFG4         absolute 0x400D030C;
    const register unsigned short int EPI_HB8CFG4_MODE0 = 0;
    sbit  EPI_HB8CFG4_MODE0_bit at EPI0_HB8CFG4.B0;
    const register unsigned short int EPI_HB8CFG4_MODE1 = 1;
    sbit  EPI_HB8CFG4_MODE1_bit at EPI0_HB8CFG4.B1;
    const register unsigned short int EPI_HB8CFG4_RDWS4 = 4;
    sbit  EPI_HB8CFG4_RDWS4_bit at EPI0_HB8CFG4.B4;
    const register unsigned short int EPI_HB8CFG4_RDWS5 = 5;
    sbit  EPI_HB8CFG4_RDWS5_bit at EPI0_HB8CFG4.B5;
    const register unsigned short int EPI_HB8CFG4_WRWS6 = 6;
    sbit  EPI_HB8CFG4_WRWS6_bit at EPI0_HB8CFG4.B6;
    const register unsigned short int EPI_HB8CFG4_WRWS7 = 7;
    sbit  EPI_HB8CFG4_WRWS7_bit at EPI0_HB8CFG4.B7;
    const register unsigned short int EPI_HB8CFG4_ALEHIGH = 19;
    sbit  EPI_HB8CFG4_ALEHIGH_bit at EPI0_HB8CFG4.B19;
    const register unsigned short int EPI_HB8CFG4_RDHIGH = 20;
    sbit  EPI_HB8CFG4_RDHIGH_bit at EPI0_HB8CFG4.B20;
    const register unsigned short int EPI_HB8CFG4_WRHIGH = 21;
    sbit  EPI_HB8CFG4_WRHIGH_bit at EPI0_HB8CFG4.B21;

sfr unsigned long   volatile EPI0_HB8TIME         absolute 0x400D0310;
    const register unsigned short int EPI_HB8TIME_RDWSM = 0;
    sbit  EPI_HB8TIME_RDWSM_bit at EPI0_HB8TIME.B0;
    const register unsigned short int EPI_HB8TIME_WRWSM = 4;
    sbit  EPI_HB8TIME_WRWSM_bit at EPI0_HB8TIME.B4;
    const register unsigned short int EPI_HB8TIME_CAPWIDTH12 = 12;
    sbit  EPI_HB8TIME_CAPWIDTH12_bit at EPI0_HB8TIME.B12;
    const register unsigned short int EPI_HB8TIME_CAPWIDTH13 = 13;
    sbit  EPI_HB8TIME_CAPWIDTH13_bit at EPI0_HB8TIME.B13;
    const register unsigned short int EPI_HB8TIME_IRDYDLY24 = 24;
    sbit  EPI_HB8TIME_IRDYDLY24_bit at EPI0_HB8TIME.B24;
    const register unsigned short int EPI_HB8TIME_IRDYDLY25 = 25;
    sbit  EPI_HB8TIME_IRDYDLY25_bit at EPI0_HB8TIME.B25;

sfr unsigned long   volatile EPI0_HB16TIME        absolute 0x400D0310;
    const register unsigned short int EPI_HB16TIME_RDWSM = 0;
    sbit  EPI_HB16TIME_RDWSM_bit at EPI0_HB16TIME.B0;
    const register unsigned short int EPI_HB16TIME_WRWSM = 4;
    sbit  EPI_HB16TIME_WRWSM_bit at EPI0_HB16TIME.B4;
    const register unsigned short int EPI_HB16TIME_CAPWIDTH12 = 12;
    sbit  EPI_HB16TIME_CAPWIDTH12_bit at EPI0_HB16TIME.B12;
    const register unsigned short int EPI_HB16TIME_CAPWIDTH13 = 13;
    sbit  EPI_HB16TIME_CAPWIDTH13_bit at EPI0_HB16TIME.B13;
    const register unsigned short int EPI_HB16TIME_PSRAMSZ16 = 16;
    sbit  EPI_HB16TIME_PSRAMSZ16_bit at EPI0_HB16TIME.B16;
    const register unsigned short int EPI_HB16TIME_PSRAMSZ17 = 17;
    sbit  EPI_HB16TIME_PSRAMSZ17_bit at EPI0_HB16TIME.B17;
    const register unsigned short int EPI_HB16TIME_PSRAMSZ18 = 18;
    sbit  EPI_HB16TIME_PSRAMSZ18_bit at EPI0_HB16TIME.B18;
    const register unsigned short int EPI_HB16TIME_IRDYDLY24 = 24;
    sbit  EPI_HB16TIME_IRDYDLY24_bit at EPI0_HB16TIME.B24;
    const register unsigned short int EPI_HB16TIME_IRDYDLY25 = 25;
    sbit  EPI_HB16TIME_IRDYDLY25_bit at EPI0_HB16TIME.B25;

sfr unsigned long   volatile EPI0_HB8TIME2        absolute 0x400D0314;
    const register unsigned short int EPI_HB8TIME2_RDWSM = 0;
    sbit  EPI_HB8TIME2_RDWSM_bit at EPI0_HB8TIME2.B0;
    const register unsigned short int EPI_HB8TIME2_WRWSM = 4;
    sbit  EPI_HB8TIME2_WRWSM_bit at EPI0_HB8TIME2.B4;
    const register unsigned short int EPI_HB8TIME2_CAPWIDTH12 = 12;
    sbit  EPI_HB8TIME2_CAPWIDTH12_bit at EPI0_HB8TIME2.B12;
    const register unsigned short int EPI_HB8TIME2_CAPWIDTH13 = 13;
    sbit  EPI_HB8TIME2_CAPWIDTH13_bit at EPI0_HB8TIME2.B13;
    const register unsigned short int EPI_HB8TIME2_IRDYDLY24 = 24;
    sbit  EPI_HB8TIME2_IRDYDLY24_bit at EPI0_HB8TIME2.B24;
    const register unsigned short int EPI_HB8TIME2_IRDYDLY25 = 25;
    sbit  EPI_HB8TIME2_IRDYDLY25_bit at EPI0_HB8TIME2.B25;

sfr unsigned long   volatile EPI0_HB16TIME2       absolute 0x400D0314;
    const register unsigned short int EPI_HB16TIME2_RDWSM = 0;
    sbit  EPI_HB16TIME2_RDWSM_bit at EPI0_HB16TIME2.B0;
    const register unsigned short int EPI_HB16TIME2_WRWSM = 4;
    sbit  EPI_HB16TIME2_WRWSM_bit at EPI0_HB16TIME2.B4;
    const register unsigned short int EPI_HB16TIME2_CAPWIDTH12 = 12;
    sbit  EPI_HB16TIME2_CAPWIDTH12_bit at EPI0_HB16TIME2.B12;
    const register unsigned short int EPI_HB16TIME2_CAPWIDTH13 = 13;
    sbit  EPI_HB16TIME2_CAPWIDTH13_bit at EPI0_HB16TIME2.B13;
    const register unsigned short int EPI_HB16TIME2_PSRAMSZ16 = 16;
    sbit  EPI_HB16TIME2_PSRAMSZ16_bit at EPI0_HB16TIME2.B16;
    const register unsigned short int EPI_HB16TIME2_PSRAMSZ17 = 17;
    sbit  EPI_HB16TIME2_PSRAMSZ17_bit at EPI0_HB16TIME2.B17;
    const register unsigned short int EPI_HB16TIME2_PSRAMSZ18 = 18;
    sbit  EPI_HB16TIME2_PSRAMSZ18_bit at EPI0_HB16TIME2.B18;
    const register unsigned short int EPI_HB16TIME2_IRDYDLY24 = 24;
    sbit  EPI_HB16TIME2_IRDYDLY24_bit at EPI0_HB16TIME2.B24;
    const register unsigned short int EPI_HB16TIME2_IRDYDLY25 = 25;
    sbit  EPI_HB16TIME2_IRDYDLY25_bit at EPI0_HB16TIME2.B25;

sfr unsigned long   volatile EPI0_HB16TIME3       absolute 0x400D0318;
    const register unsigned short int EPI_HB16TIME3_RDWSM = 0;
    sbit  EPI_HB16TIME3_RDWSM_bit at EPI0_HB16TIME3.B0;
    const register unsigned short int EPI_HB16TIME3_WRWSM = 4;
    sbit  EPI_HB16TIME3_WRWSM_bit at EPI0_HB16TIME3.B4;
    const register unsigned short int EPI_HB16TIME3_CAPWIDTH12 = 12;
    sbit  EPI_HB16TIME3_CAPWIDTH12_bit at EPI0_HB16TIME3.B12;
    const register unsigned short int EPI_HB16TIME3_CAPWIDTH13 = 13;
    sbit  EPI_HB16TIME3_CAPWIDTH13_bit at EPI0_HB16TIME3.B13;
    const register unsigned short int EPI_HB16TIME3_PSRAMSZ16 = 16;
    sbit  EPI_HB16TIME3_PSRAMSZ16_bit at EPI0_HB16TIME3.B16;
    const register unsigned short int EPI_HB16TIME3_PSRAMSZ17 = 17;
    sbit  EPI_HB16TIME3_PSRAMSZ17_bit at EPI0_HB16TIME3.B17;
    const register unsigned short int EPI_HB16TIME3_PSRAMSZ18 = 18;
    sbit  EPI_HB16TIME3_PSRAMSZ18_bit at EPI0_HB16TIME3.B18;
    const register unsigned short int EPI_HB16TIME3_IRDYDLY24 = 24;
    sbit  EPI_HB16TIME3_IRDYDLY24_bit at EPI0_HB16TIME3.B24;
    const register unsigned short int EPI_HB16TIME3_IRDYDLY25 = 25;
    sbit  EPI_HB16TIME3_IRDYDLY25_bit at EPI0_HB16TIME3.B25;

sfr unsigned long   volatile EPI0_HB8TIME3        absolute 0x400D0318;
    const register unsigned short int EPI_HB8TIME3_RDWSM = 0;
    sbit  EPI_HB8TIME3_RDWSM_bit at EPI0_HB8TIME3.B0;
    const register unsigned short int EPI_HB8TIME3_WRWSM = 4;
    sbit  EPI_HB8TIME3_WRWSM_bit at EPI0_HB8TIME3.B4;
    const register unsigned short int EPI_HB8TIME3_CAPWIDTH12 = 12;
    sbit  EPI_HB8TIME3_CAPWIDTH12_bit at EPI0_HB8TIME3.B12;
    const register unsigned short int EPI_HB8TIME3_CAPWIDTH13 = 13;
    sbit  EPI_HB8TIME3_CAPWIDTH13_bit at EPI0_HB8TIME3.B13;
    const register unsigned short int EPI_HB8TIME3_IRDYDLY24 = 24;
    sbit  EPI_HB8TIME3_IRDYDLY24_bit at EPI0_HB8TIME3.B24;
    const register unsigned short int EPI_HB8TIME3_IRDYDLY25 = 25;
    sbit  EPI_HB8TIME3_IRDYDLY25_bit at EPI0_HB8TIME3.B25;

sfr unsigned long   volatile EPI0_HB8TIME4        absolute 0x400D031C;
    const register unsigned short int EPI_HB8TIME4_RDWSM = 0;
    sbit  EPI_HB8TIME4_RDWSM_bit at EPI0_HB8TIME4.B0;
    const register unsigned short int EPI_HB8TIME4_WRWSM = 4;
    sbit  EPI_HB8TIME4_WRWSM_bit at EPI0_HB8TIME4.B4;
    const register unsigned short int EPI_HB8TIME4_CAPWIDTH12 = 12;
    sbit  EPI_HB8TIME4_CAPWIDTH12_bit at EPI0_HB8TIME4.B12;
    const register unsigned short int EPI_HB8TIME4_CAPWIDTH13 = 13;
    sbit  EPI_HB8TIME4_CAPWIDTH13_bit at EPI0_HB8TIME4.B13;
    const register unsigned short int EPI_HB8TIME4_IRDYDLY24 = 24;
    sbit  EPI_HB8TIME4_IRDYDLY24_bit at EPI0_HB8TIME4.B24;
    const register unsigned short int EPI_HB8TIME4_IRDYDLY25 = 25;
    sbit  EPI_HB8TIME4_IRDYDLY25_bit at EPI0_HB8TIME4.B25;

sfr unsigned long   volatile EPI0_HB16TIME4       absolute 0x400D031C;
    const register unsigned short int EPI_HB16TIME4_RDWSM = 0;
    sbit  EPI_HB16TIME4_RDWSM_bit at EPI0_HB16TIME4.B0;
    const register unsigned short int EPI_HB16TIME4_WRWSM = 4;
    sbit  EPI_HB16TIME4_WRWSM_bit at EPI0_HB16TIME4.B4;
    const register unsigned short int EPI_HB16TIME4_CAPWIDTH12 = 12;
    sbit  EPI_HB16TIME4_CAPWIDTH12_bit at EPI0_HB16TIME4.B12;
    const register unsigned short int EPI_HB16TIME4_CAPWIDTH13 = 13;
    sbit  EPI_HB16TIME4_CAPWIDTH13_bit at EPI0_HB16TIME4.B13;
    const register unsigned short int EPI_HB16TIME4_PSRAMSZ16 = 16;
    sbit  EPI_HB16TIME4_PSRAMSZ16_bit at EPI0_HB16TIME4.B16;
    const register unsigned short int EPI_HB16TIME4_PSRAMSZ17 = 17;
    sbit  EPI_HB16TIME4_PSRAMSZ17_bit at EPI0_HB16TIME4.B17;
    const register unsigned short int EPI_HB16TIME4_PSRAMSZ18 = 18;
    sbit  EPI_HB16TIME4_PSRAMSZ18_bit at EPI0_HB16TIME4.B18;
    const register unsigned short int EPI_HB16TIME4_IRDYDLY24 = 24;
    sbit  EPI_HB16TIME4_IRDYDLY24_bit at EPI0_HB16TIME4.B24;
    const register unsigned short int EPI_HB16TIME4_IRDYDLY25 = 25;
    sbit  EPI_HB16TIME4_IRDYDLY25_bit at EPI0_HB16TIME4.B25;

sfr unsigned long   volatile EPI0_HBPSRAM         absolute 0x400D0360;
    const register unsigned short int EPI_HBPSRAM_CR0 = 0;
    sbit  EPI_HBPSRAM_CR0_bit at EPI0_HBPSRAM.B0;
    const register unsigned short int EPI_HBPSRAM_CR1 = 1;
    sbit  EPI_HBPSRAM_CR1_bit at EPI0_HBPSRAM.B1;
    const register unsigned short int EPI_HBPSRAM_CR2 = 2;
    sbit  EPI_HBPSRAM_CR2_bit at EPI0_HBPSRAM.B2;
    const register unsigned short int EPI_HBPSRAM_CR3 = 3;
    sbit  EPI_HBPSRAM_CR3_bit at EPI0_HBPSRAM.B3;
    const register unsigned short int EPI_HBPSRAM_CR4 = 4;
    sbit  EPI_HBPSRAM_CR4_bit at EPI0_HBPSRAM.B4;
    const register unsigned short int EPI_HBPSRAM_CR5 = 5;
    sbit  EPI_HBPSRAM_CR5_bit at EPI0_HBPSRAM.B5;
    const register unsigned short int EPI_HBPSRAM_CR6 = 6;
    sbit  EPI_HBPSRAM_CR6_bit at EPI0_HBPSRAM.B6;
    const register unsigned short int EPI_HBPSRAM_CR7 = 7;
    sbit  EPI_HBPSRAM_CR7_bit at EPI0_HBPSRAM.B7;
    const register unsigned short int EPI_HBPSRAM_CR8 = 8;
    sbit  EPI_HBPSRAM_CR8_bit at EPI0_HBPSRAM.B8;
    const register unsigned short int EPI_HBPSRAM_CR9 = 9;
    sbit  EPI_HBPSRAM_CR9_bit at EPI0_HBPSRAM.B9;
    const register unsigned short int EPI_HBPSRAM_CR10 = 10;
    sbit  EPI_HBPSRAM_CR10_bit at EPI0_HBPSRAM.B10;
    const register unsigned short int EPI_HBPSRAM_CR11 = 11;
    sbit  EPI_HBPSRAM_CR11_bit at EPI0_HBPSRAM.B11;
    const register unsigned short int EPI_HBPSRAM_CR12 = 12;
    sbit  EPI_HBPSRAM_CR12_bit at EPI0_HBPSRAM.B12;
    const register unsigned short int EPI_HBPSRAM_CR13 = 13;
    sbit  EPI_HBPSRAM_CR13_bit at EPI0_HBPSRAM.B13;
    const register unsigned short int EPI_HBPSRAM_CR14 = 14;
    sbit  EPI_HBPSRAM_CR14_bit at EPI0_HBPSRAM.B14;
    const register unsigned short int EPI_HBPSRAM_CR15 = 15;
    sbit  EPI_HBPSRAM_CR15_bit at EPI0_HBPSRAM.B15;
    const register unsigned short int EPI_HBPSRAM_CR16 = 16;
    sbit  EPI_HBPSRAM_CR16_bit at EPI0_HBPSRAM.B16;
    const register unsigned short int EPI_HBPSRAM_CR17 = 17;
    sbit  EPI_HBPSRAM_CR17_bit at EPI0_HBPSRAM.B17;
    const register unsigned short int EPI_HBPSRAM_CR18 = 18;
    sbit  EPI_HBPSRAM_CR18_bit at EPI0_HBPSRAM.B18;
    const register unsigned short int EPI_HBPSRAM_CR19 = 19;
    sbit  EPI_HBPSRAM_CR19_bit at EPI0_HBPSRAM.B19;
    const register unsigned short int EPI_HBPSRAM_CR20 = 20;
    sbit  EPI_HBPSRAM_CR20_bit at EPI0_HBPSRAM.B20;

sfr unsigned long   volatile TIMER6_CFG           absolute 0x400E0000;
    sbit  TIMER_CFG0_TIMER6_CFG_bit at TIMER6_CFG.B0;
    sbit  TIMER_CFG1_TIMER6_CFG_bit at TIMER6_CFG.B1;
    sbit  TIMER_CFG2_TIMER6_CFG_bit at TIMER6_CFG.B2;

sfr unsigned long   volatile TIMER6_TAMR          absolute 0x400E0004;
    sbit  TIMER_TAMR_TAMR0_TIMER6_TAMR_bit at TIMER6_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER6_TAMR_bit at TIMER6_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER6_TAMR_bit at TIMER6_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER6_TAMR_bit at TIMER6_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER6_TAMR_bit at TIMER6_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER6_TAMR_bit at TIMER6_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER6_TAMR_bit at TIMER6_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER6_TAMR_bit at TIMER6_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER6_TAMR_bit at TIMER6_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER6_TAMR_bit at TIMER6_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER6_TAMR_bit at TIMER6_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER6_TAMR_bit at TIMER6_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER6_TAMR_bit at TIMER6_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER6_TAMR_bit at TIMER6_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER6_TAMR_bit at TIMER6_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER6_TAMR_bit at TIMER6_TAMR.B15;

sfr unsigned long   volatile TIMER6_TBMR          absolute 0x400E0008;
    sbit  TIMER_TBMR_TBMR0_TIMER6_TBMR_bit at TIMER6_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER6_TBMR_bit at TIMER6_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER6_TBMR_bit at TIMER6_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER6_TBMR_bit at TIMER6_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER6_TBMR_bit at TIMER6_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER6_TBMR_bit at TIMER6_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER6_TBMR_bit at TIMER6_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER6_TBMR_bit at TIMER6_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER6_TBMR_bit at TIMER6_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER6_TBMR_bit at TIMER6_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER6_TBMR_bit at TIMER6_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER6_TBMR_bit at TIMER6_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER6_TBMR_bit at TIMER6_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER6_TBMR_bit at TIMER6_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER6_TBMR_bit at TIMER6_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER6_TBMR_bit at TIMER6_TBMR.B15;

sfr unsigned long   volatile TIMER6_CTL           absolute 0x400E000C;
    sbit  TIMER_CTL_TAEN_TIMER6_CTL_bit at TIMER6_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER6_CTL_bit at TIMER6_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER6_CTL_bit at TIMER6_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER6_CTL_bit at TIMER6_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER6_CTL_bit at TIMER6_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER6_CTL_bit at TIMER6_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER6_CTL_bit at TIMER6_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER6_CTL_bit at TIMER6_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER6_CTL_bit at TIMER6_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER6_CTL_bit at TIMER6_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER6_CTL_bit at TIMER6_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER6_CTL_bit at TIMER6_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER6_CTL_bit at TIMER6_CTL.B14;

sfr unsigned long   volatile TIMER6_SYNC          absolute 0x400E0010;
    sbit  TIMER_SYNC_SYNCT00_TIMER6_SYNC_bit at TIMER6_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER6_SYNC_bit at TIMER6_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER6_SYNC_bit at TIMER6_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER6_SYNC_bit at TIMER6_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER6_SYNC_bit at TIMER6_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER6_SYNC_bit at TIMER6_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER6_SYNC_bit at TIMER6_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER6_SYNC_bit at TIMER6_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER6_SYNC_bit at TIMER6_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER6_SYNC_bit at TIMER6_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER6_SYNC_bit at TIMER6_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER6_SYNC_bit at TIMER6_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER6_SYNC_bit at TIMER6_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER6_SYNC_bit at TIMER6_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER6_SYNC_bit at TIMER6_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER6_SYNC_bit at TIMER6_SYNC.B15;

sfr unsigned long   volatile TIMER6_IMR           absolute 0x400E0018;
    sbit  TIMER_IMR_TATOIM_TIMER6_IMR_bit at TIMER6_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER6_IMR_bit at TIMER6_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER6_IMR_bit at TIMER6_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER6_IMR_bit at TIMER6_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER6_IMR_bit at TIMER6_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER6_IMR_bit at TIMER6_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER6_IMR_bit at TIMER6_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER6_IMR_bit at TIMER6_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER6_IMR_bit at TIMER6_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER6_IMR_bit at TIMER6_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER6_IMR_bit at TIMER6_IMR.B13;

sfr unsigned long   volatile TIMER6_RIS           absolute 0x400E001C;
    sbit  TIMER_RIS_TATORIS_TIMER6_RIS_bit at TIMER6_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER6_RIS_bit at TIMER6_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER6_RIS_bit at TIMER6_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER6_RIS_bit at TIMER6_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER6_RIS_bit at TIMER6_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER6_RIS_bit at TIMER6_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER6_RIS_bit at TIMER6_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER6_RIS_bit at TIMER6_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER6_RIS_bit at TIMER6_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER6_RIS_bit at TIMER6_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER6_RIS_bit at TIMER6_RIS.B13;

sfr unsigned long   volatile TIMER6_MIS           absolute 0x400E0020;
    sbit  TIMER_MIS_TATOMIS_TIMER6_MIS_bit at TIMER6_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER6_MIS_bit at TIMER6_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER6_MIS_bit at TIMER6_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER6_MIS_bit at TIMER6_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER6_MIS_bit at TIMER6_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER6_MIS_bit at TIMER6_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER6_MIS_bit at TIMER6_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER6_MIS_bit at TIMER6_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER6_MIS_bit at TIMER6_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER6_MIS_bit at TIMER6_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER6_MIS_bit at TIMER6_MIS.B13;

sfr unsigned long   volatile TIMER6_ICR           absolute 0x400E0024;
    sbit  TIMER_ICR_TATOCINT_TIMER6_ICR_bit at TIMER6_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER6_ICR_bit at TIMER6_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER6_ICR_bit at TIMER6_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER6_ICR_bit at TIMER6_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER6_ICR_bit at TIMER6_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER6_ICR_bit at TIMER6_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER6_ICR_bit at TIMER6_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER6_ICR_bit at TIMER6_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER6_ICR_bit at TIMER6_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER6_ICR_bit at TIMER6_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER6_ICR_bit at TIMER6_ICR.B13;

sfr unsigned long   volatile TIMER6_TAILR         absolute 0x400E0028;
sfr unsigned long   volatile TIMER6_TBILR         absolute 0x400E002C;
sfr unsigned long   volatile TIMER6_TAMATCHR      absolute 0x400E0030;
sfr unsigned long   volatile TIMER6_TBMATCHR      absolute 0x400E0034;
sfr unsigned long   volatile TIMER6_TAPR          absolute 0x400E0038;
    sbit  TIMER_TAPR_TAPSR0_TIMER6_TAPR_bit at TIMER6_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER6_TAPR_bit at TIMER6_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER6_TAPR_bit at TIMER6_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER6_TAPR_bit at TIMER6_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER6_TAPR_bit at TIMER6_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER6_TAPR_bit at TIMER6_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER6_TAPR_bit at TIMER6_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER6_TAPR_bit at TIMER6_TAPR.B7;

sfr unsigned long   volatile TIMER6_TBPR          absolute 0x400E003C;
    sbit  TIMER_TBPR_TBPSR0_TIMER6_TBPR_bit at TIMER6_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER6_TBPR_bit at TIMER6_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER6_TBPR_bit at TIMER6_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER6_TBPR_bit at TIMER6_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER6_TBPR_bit at TIMER6_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER6_TBPR_bit at TIMER6_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER6_TBPR_bit at TIMER6_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER6_TBPR_bit at TIMER6_TBPR.B7;

sfr unsigned long   volatile TIMER6_TAPMR         absolute 0x400E0040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER6_TAPMR_bit at TIMER6_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER6_TAPMR_bit at TIMER6_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER6_TAPMR_bit at TIMER6_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER6_TAPMR_bit at TIMER6_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER6_TAPMR_bit at TIMER6_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER6_TAPMR_bit at TIMER6_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER6_TAPMR_bit at TIMER6_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER6_TAPMR_bit at TIMER6_TAPMR.B7;

sfr unsigned long   volatile TIMER6_TBPMR         absolute 0x400E0044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER6_TBPMR_bit at TIMER6_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER6_TBPMR_bit at TIMER6_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER6_TBPMR_bit at TIMER6_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER6_TBPMR_bit at TIMER6_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER6_TBPMR_bit at TIMER6_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER6_TBPMR_bit at TIMER6_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER6_TBPMR_bit at TIMER6_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER6_TBPMR_bit at TIMER6_TBPMR.B7;

sfr unsigned long   volatile TIMER6_TAR           absolute 0x400E0048;
sfr unsigned long   volatile TIMER6_TBR           absolute 0x400E004C;
sfr unsigned long   volatile TIMER6_TAV           absolute 0x400E0050;
sfr unsigned long   volatile TIMER6_TBV           absolute 0x400E0054;
sfr unsigned long   volatile TIMER6_RTCPD         absolute 0x400E0058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER6_RTCPD_bit at TIMER6_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER6_RTCPD_bit at TIMER6_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER6_RTCPD_bit at TIMER6_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER6_RTCPD_bit at TIMER6_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER6_RTCPD_bit at TIMER6_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER6_RTCPD_bit at TIMER6_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER6_RTCPD_bit at TIMER6_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER6_RTCPD_bit at TIMER6_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER6_RTCPD_bit at TIMER6_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER6_RTCPD_bit at TIMER6_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER6_RTCPD_bit at TIMER6_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER6_RTCPD_bit at TIMER6_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER6_RTCPD_bit at TIMER6_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER6_RTCPD_bit at TIMER6_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER6_RTCPD_bit at TIMER6_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER6_RTCPD_bit at TIMER6_RTCPD.B15;

sfr unsigned long   volatile TIMER6_TAPS          absolute 0x400E005C;
    sbit  TIMER_TAPS_PSS0_TIMER6_TAPS_bit at TIMER6_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER6_TAPS_bit at TIMER6_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER6_TAPS_bit at TIMER6_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER6_TAPS_bit at TIMER6_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER6_TAPS_bit at TIMER6_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER6_TAPS_bit at TIMER6_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER6_TAPS_bit at TIMER6_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER6_TAPS_bit at TIMER6_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER6_TAPS_bit at TIMER6_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER6_TAPS_bit at TIMER6_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER6_TAPS_bit at TIMER6_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER6_TAPS_bit at TIMER6_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER6_TAPS_bit at TIMER6_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER6_TAPS_bit at TIMER6_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER6_TAPS_bit at TIMER6_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER6_TAPS_bit at TIMER6_TAPS.B15;

sfr unsigned long   volatile TIMER6_TBPS          absolute 0x400E0060;
    sbit  TIMER_TBPS_PSS0_TIMER6_TBPS_bit at TIMER6_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER6_TBPS_bit at TIMER6_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER6_TBPS_bit at TIMER6_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER6_TBPS_bit at TIMER6_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER6_TBPS_bit at TIMER6_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER6_TBPS_bit at TIMER6_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER6_TBPS_bit at TIMER6_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER6_TBPS_bit at TIMER6_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER6_TBPS_bit at TIMER6_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER6_TBPS_bit at TIMER6_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER6_TBPS_bit at TIMER6_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER6_TBPS_bit at TIMER6_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER6_TBPS_bit at TIMER6_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER6_TBPS_bit at TIMER6_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER6_TBPS_bit at TIMER6_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER6_TBPS_bit at TIMER6_TBPS.B15;

sfr unsigned long   volatile TIMER6_DMAEV         absolute 0x400E006C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER6_DMAEV_bit at TIMER6_DMAEV.B11;

sfr unsigned long   volatile TIMER6_ADCEV         absolute 0x400E0070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER6_ADCEV_bit at TIMER6_ADCEV.B11;

sfr unsigned long   volatile TIMER6_PP            absolute 0x400E0FC0;
    sbit  TIMER_PP_SIZE0_TIMER6_PP_bit at TIMER6_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER6_PP_bit at TIMER6_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER6_PP_bit at TIMER6_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER6_PP_bit at TIMER6_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER6_PP_bit at TIMER6_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER6_PP_bit at TIMER6_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER6_PP_bit at TIMER6_PP.B6;

sfr unsigned long   volatile TIMER6_CC            absolute 0x400E0FC8;
    sbit  TIMER_CC_ALTCLK_TIMER6_CC_bit at TIMER6_CC.B0;

sfr unsigned long   volatile TIMER7_CFG           absolute 0x400E1000;
    sbit  TIMER_CFG0_TIMER7_CFG_bit at TIMER7_CFG.B0;
    sbit  TIMER_CFG1_TIMER7_CFG_bit at TIMER7_CFG.B1;
    sbit  TIMER_CFG2_TIMER7_CFG_bit at TIMER7_CFG.B2;

sfr unsigned long   volatile TIMER7_TAMR          absolute 0x400E1004;
    sbit  TIMER_TAMR_TAMR0_TIMER7_TAMR_bit at TIMER7_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER7_TAMR_bit at TIMER7_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER7_TAMR_bit at TIMER7_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER7_TAMR_bit at TIMER7_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER7_TAMR_bit at TIMER7_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER7_TAMR_bit at TIMER7_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER7_TAMR_bit at TIMER7_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER7_TAMR_bit at TIMER7_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER7_TAMR_bit at TIMER7_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER7_TAMR_bit at TIMER7_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER7_TAMR_bit at TIMER7_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER7_TAMR_bit at TIMER7_TAMR.B11;
    sbit  TIMER_TAMR_TACINTD_TIMER7_TAMR_bit at TIMER7_TAMR.B12;
    sbit  TIMER_TAMR_TCACT13_TIMER7_TAMR_bit at TIMER7_TAMR.B13;
    sbit  TIMER_TAMR_TCACT14_TIMER7_TAMR_bit at TIMER7_TAMR.B14;
    sbit  TIMER_TAMR_TCACT15_TIMER7_TAMR_bit at TIMER7_TAMR.B15;

sfr unsigned long   volatile TIMER7_TBMR          absolute 0x400E1008;
    sbit  TIMER_TBMR_TBMR0_TIMER7_TBMR_bit at TIMER7_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER7_TBMR_bit at TIMER7_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER7_TBMR_bit at TIMER7_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER7_TBMR_bit at TIMER7_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER7_TBMR_bit at TIMER7_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER7_TBMR_bit at TIMER7_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER7_TBMR_bit at TIMER7_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER7_TBMR_bit at TIMER7_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER7_TBMR_bit at TIMER7_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER7_TBMR_bit at TIMER7_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER7_TBMR_bit at TIMER7_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER7_TBMR_bit at TIMER7_TBMR.B11;
    sbit  TIMER_TBMR_TBCINTD_TIMER7_TBMR_bit at TIMER7_TBMR.B12;
    sbit  TIMER_TBMR_TCACT13_TIMER7_TBMR_bit at TIMER7_TBMR.B13;
    sbit  TIMER_TBMR_TCACT14_TIMER7_TBMR_bit at TIMER7_TBMR.B14;
    sbit  TIMER_TBMR_TCACT15_TIMER7_TBMR_bit at TIMER7_TBMR.B15;

sfr unsigned long   volatile TIMER7_CTL           absolute 0x400E100C;
    sbit  TIMER_CTL_TAEN_TIMER7_CTL_bit at TIMER7_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER7_CTL_bit at TIMER7_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER7_CTL_bit at TIMER7_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER7_CTL_bit at TIMER7_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER7_CTL_bit at TIMER7_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER7_CTL_bit at TIMER7_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER7_CTL_bit at TIMER7_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER7_CTL_bit at TIMER7_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER7_CTL_bit at TIMER7_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER7_CTL_bit at TIMER7_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER7_CTL_bit at TIMER7_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER7_CTL_bit at TIMER7_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER7_CTL_bit at TIMER7_CTL.B14;

sfr unsigned long   volatile TIMER7_SYNC          absolute 0x400E1010;
    sbit  TIMER_SYNC_SYNCT00_TIMER7_SYNC_bit at TIMER7_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER7_SYNC_bit at TIMER7_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER7_SYNC_bit at TIMER7_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER7_SYNC_bit at TIMER7_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER7_SYNC_bit at TIMER7_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER7_SYNC_bit at TIMER7_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER7_SYNC_bit at TIMER7_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER7_SYNC_bit at TIMER7_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER7_SYNC_bit at TIMER7_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER7_SYNC_bit at TIMER7_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER7_SYNC_bit at TIMER7_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER7_SYNC_bit at TIMER7_SYNC.B11;
    sbit  TIMER_SYNC_SYNCT612_TIMER7_SYNC_bit at TIMER7_SYNC.B12;
    sbit  TIMER_SYNC_SYNCT613_TIMER7_SYNC_bit at TIMER7_SYNC.B13;
    sbit  TIMER_SYNC_SYNCT714_TIMER7_SYNC_bit at TIMER7_SYNC.B14;
    sbit  TIMER_SYNC_SYNCT715_TIMER7_SYNC_bit at TIMER7_SYNC.B15;

sfr unsigned long   volatile TIMER7_IMR           absolute 0x400E1018;
    sbit  TIMER_IMR_TATOIM_TIMER7_IMR_bit at TIMER7_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER7_IMR_bit at TIMER7_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER7_IMR_bit at TIMER7_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER7_IMR_bit at TIMER7_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER7_IMR_bit at TIMER7_IMR.B4;
    sbit  TIMER_IMR_DMAAIM_TIMER7_IMR_bit at TIMER7_IMR.B5;
    sbit  TIMER_IMR_TBTOIM_TIMER7_IMR_bit at TIMER7_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER7_IMR_bit at TIMER7_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER7_IMR_bit at TIMER7_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER7_IMR_bit at TIMER7_IMR.B11;
    sbit  TIMER_IMR_DMABIM_TIMER7_IMR_bit at TIMER7_IMR.B13;

sfr unsigned long   volatile TIMER7_RIS           absolute 0x400E101C;
    sbit  TIMER_RIS_TATORIS_TIMER7_RIS_bit at TIMER7_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER7_RIS_bit at TIMER7_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER7_RIS_bit at TIMER7_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER7_RIS_bit at TIMER7_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER7_RIS_bit at TIMER7_RIS.B4;
    sbit  TIMER_RIS_DMAARIS_TIMER7_RIS_bit at TIMER7_RIS.B5;
    sbit  TIMER_RIS_TBTORIS_TIMER7_RIS_bit at TIMER7_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER7_RIS_bit at TIMER7_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER7_RIS_bit at TIMER7_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER7_RIS_bit at TIMER7_RIS.B11;
    sbit  TIMER_RIS_DMABRIS_TIMER7_RIS_bit at TIMER7_RIS.B13;

sfr unsigned long   volatile TIMER7_MIS           absolute 0x400E1020;
    sbit  TIMER_MIS_TATOMIS_TIMER7_MIS_bit at TIMER7_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER7_MIS_bit at TIMER7_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER7_MIS_bit at TIMER7_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER7_MIS_bit at TIMER7_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER7_MIS_bit at TIMER7_MIS.B4;
    sbit  TIMER_MIS_DMAAMIS_TIMER7_MIS_bit at TIMER7_MIS.B5;
    sbit  TIMER_MIS_TBTOMIS_TIMER7_MIS_bit at TIMER7_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER7_MIS_bit at TIMER7_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER7_MIS_bit at TIMER7_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER7_MIS_bit at TIMER7_MIS.B11;
    sbit  TIMER_MIS_DMABMIS_TIMER7_MIS_bit at TIMER7_MIS.B13;

sfr unsigned long   volatile TIMER7_ICR           absolute 0x400E1024;
    sbit  TIMER_ICR_TATOCINT_TIMER7_ICR_bit at TIMER7_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER7_ICR_bit at TIMER7_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER7_ICR_bit at TIMER7_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER7_ICR_bit at TIMER7_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER7_ICR_bit at TIMER7_ICR.B4;
    sbit  TIMER_ICR_DMAAINT_TIMER7_ICR_bit at TIMER7_ICR.B5;
    sbit  TIMER_ICR_TBTOCINT_TIMER7_ICR_bit at TIMER7_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER7_ICR_bit at TIMER7_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER7_ICR_bit at TIMER7_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER7_ICR_bit at TIMER7_ICR.B11;
    sbit  TIMER_ICR_DMABINT_TIMER7_ICR_bit at TIMER7_ICR.B13;

sfr unsigned long   volatile TIMER7_TAILR         absolute 0x400E1028;
sfr unsigned long   volatile TIMER7_TBILR         absolute 0x400E102C;
sfr unsigned long   volatile TIMER7_TAMATCHR      absolute 0x400E1030;
sfr unsigned long   volatile TIMER7_TBMATCHR      absolute 0x400E1034;
sfr unsigned long   volatile TIMER7_TAPR          absolute 0x400E1038;
    sbit  TIMER_TAPR_TAPSR0_TIMER7_TAPR_bit at TIMER7_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER7_TAPR_bit at TIMER7_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER7_TAPR_bit at TIMER7_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER7_TAPR_bit at TIMER7_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER7_TAPR_bit at TIMER7_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER7_TAPR_bit at TIMER7_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER7_TAPR_bit at TIMER7_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER7_TAPR_bit at TIMER7_TAPR.B7;

sfr unsigned long   volatile TIMER7_TBPR          absolute 0x400E103C;
    sbit  TIMER_TBPR_TBPSR0_TIMER7_TBPR_bit at TIMER7_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER7_TBPR_bit at TIMER7_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER7_TBPR_bit at TIMER7_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER7_TBPR_bit at TIMER7_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER7_TBPR_bit at TIMER7_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER7_TBPR_bit at TIMER7_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER7_TBPR_bit at TIMER7_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER7_TBPR_bit at TIMER7_TBPR.B7;

sfr unsigned long   volatile TIMER7_TAPMR         absolute 0x400E1040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER7_TAPMR_bit at TIMER7_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER7_TAPMR_bit at TIMER7_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER7_TAPMR_bit at TIMER7_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER7_TAPMR_bit at TIMER7_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER7_TAPMR_bit at TIMER7_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER7_TAPMR_bit at TIMER7_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER7_TAPMR_bit at TIMER7_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER7_TAPMR_bit at TIMER7_TAPMR.B7;

sfr unsigned long   volatile TIMER7_TBPMR         absolute 0x400E1044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER7_TBPMR_bit at TIMER7_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER7_TBPMR_bit at TIMER7_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER7_TBPMR_bit at TIMER7_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER7_TBPMR_bit at TIMER7_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER7_TBPMR_bit at TIMER7_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER7_TBPMR_bit at TIMER7_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER7_TBPMR_bit at TIMER7_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER7_TBPMR_bit at TIMER7_TBPMR.B7;

sfr unsigned long   volatile TIMER7_TAR           absolute 0x400E1048;
sfr unsigned long   volatile TIMER7_TBR           absolute 0x400E104C;
sfr unsigned long   volatile TIMER7_TAV           absolute 0x400E1050;
sfr unsigned long   volatile TIMER7_TBV           absolute 0x400E1054;
sfr unsigned long   volatile TIMER7_RTCPD         absolute 0x400E1058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER7_RTCPD_bit at TIMER7_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER7_RTCPD_bit at TIMER7_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER7_RTCPD_bit at TIMER7_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER7_RTCPD_bit at TIMER7_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER7_RTCPD_bit at TIMER7_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER7_RTCPD_bit at TIMER7_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER7_RTCPD_bit at TIMER7_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER7_RTCPD_bit at TIMER7_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER7_RTCPD_bit at TIMER7_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER7_RTCPD_bit at TIMER7_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER7_RTCPD_bit at TIMER7_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER7_RTCPD_bit at TIMER7_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER7_RTCPD_bit at TIMER7_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER7_RTCPD_bit at TIMER7_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER7_RTCPD_bit at TIMER7_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER7_RTCPD_bit at TIMER7_RTCPD.B15;

sfr unsigned long   volatile TIMER7_TAPS          absolute 0x400E105C;
    sbit  TIMER_TAPS_PSS0_TIMER7_TAPS_bit at TIMER7_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER7_TAPS_bit at TIMER7_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER7_TAPS_bit at TIMER7_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER7_TAPS_bit at TIMER7_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER7_TAPS_bit at TIMER7_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER7_TAPS_bit at TIMER7_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER7_TAPS_bit at TIMER7_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER7_TAPS_bit at TIMER7_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER7_TAPS_bit at TIMER7_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER7_TAPS_bit at TIMER7_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER7_TAPS_bit at TIMER7_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER7_TAPS_bit at TIMER7_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER7_TAPS_bit at TIMER7_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER7_TAPS_bit at TIMER7_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER7_TAPS_bit at TIMER7_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER7_TAPS_bit at TIMER7_TAPS.B15;

sfr unsigned long   volatile TIMER7_TBPS          absolute 0x400E1060;
    sbit  TIMER_TBPS_PSS0_TIMER7_TBPS_bit at TIMER7_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER7_TBPS_bit at TIMER7_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER7_TBPS_bit at TIMER7_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER7_TBPS_bit at TIMER7_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER7_TBPS_bit at TIMER7_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER7_TBPS_bit at TIMER7_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER7_TBPS_bit at TIMER7_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER7_TBPS_bit at TIMER7_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER7_TBPS_bit at TIMER7_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER7_TBPS_bit at TIMER7_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER7_TBPS_bit at TIMER7_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER7_TBPS_bit at TIMER7_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER7_TBPS_bit at TIMER7_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER7_TBPS_bit at TIMER7_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER7_TBPS_bit at TIMER7_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER7_TBPS_bit at TIMER7_TBPS.B15;

sfr unsigned long   volatile TIMER7_DMAEV         absolute 0x400E106C;
    sbit  TIMER_DMAEV_TATODMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B0;
    sbit  TIMER_DMAEV_CAMDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B1;
    sbit  TIMER_DMAEV_CAEDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B2;
    sbit  TIMER_DMAEV_RTCDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B3;
    sbit  TIMER_DMAEV_TAMDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B4;
    sbit  TIMER_DMAEV_TBTODMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B8;
    sbit  TIMER_DMAEV_CBMDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B9;
    sbit  TIMER_DMAEV_CBEDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B10;
    sbit  TIMER_DMAEV_TBMDMAEN_TIMER7_DMAEV_bit at TIMER7_DMAEV.B11;

sfr unsigned long   volatile TIMER7_ADCEV         absolute 0x400E1070;
    sbit  TIMER_ADCEV_TATOADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B0;
    sbit  TIMER_ADCEV_CAMADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B1;
    sbit  TIMER_ADCEV_CAEADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B2;
    sbit  TIMER_ADCEV_RTCADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B3;
    sbit  TIMER_ADCEV_TAMADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B4;
    sbit  TIMER_ADCEV_TBTOADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B8;
    sbit  TIMER_ADCEV_CBMADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B9;
    sbit  TIMER_ADCEV_CBEADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B10;
    sbit  TIMER_ADCEV_TBMADCEN_TIMER7_ADCEV_bit at TIMER7_ADCEV.B11;

sfr unsigned long   volatile TIMER7_PP            absolute 0x400E1FC0;
    sbit  TIMER_PP_SIZE0_TIMER7_PP_bit at TIMER7_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER7_PP_bit at TIMER7_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER7_PP_bit at TIMER7_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER7_PP_bit at TIMER7_PP.B3;
    sbit  TIMER_PP_CHAIN_TIMER7_PP_bit at TIMER7_PP.B4;
    sbit  TIMER_PP_SYNCCNT_TIMER7_PP_bit at TIMER7_PP.B5;
    sbit  TIMER_PP_ALTCLK_TIMER7_PP_bit at TIMER7_PP.B6;

sfr unsigned long   volatile TIMER7_CC            absolute 0x400E1FC8;
    sbit  TIMER_CC_ALTCLK_TIMER7_CC_bit at TIMER7_CC.B0;

sfr unsigned long   volatile EMAC0_CFG            absolute 0x400EC000;
    const register unsigned short int EMAC_CFG_PRELEN0 = 0;
    sbit  EMAC_CFG_PRELEN0_bit at EMAC0_CFG.B0;
    const register unsigned short int EMAC_CFG_PRELEN1 = 1;
    sbit  EMAC_CFG_PRELEN1_bit at EMAC0_CFG.B1;
    const register unsigned short int EMAC_CFG_RE = 2;
    sbit  EMAC_CFG_RE_bit at EMAC0_CFG.B2;
    const register unsigned short int EMAC_CFG_TE = 3;
    sbit  EMAC_CFG_TE_bit at EMAC0_CFG.B3;
    const register unsigned short int EMAC_CFG_DC = 4;
    sbit  EMAC_CFG_DC_bit at EMAC0_CFG.B4;
    const register unsigned short int EMAC_CFG_BL5 = 5;
    sbit  EMAC_CFG_BL5_bit at EMAC0_CFG.B5;
    const register unsigned short int EMAC_CFG_BL6 = 6;
    sbit  EMAC_CFG_BL6_bit at EMAC0_CFG.B6;
    const register unsigned short int EMAC_CFG_ACS = 7;
    sbit  EMAC_CFG_ACS_bit at EMAC0_CFG.B7;
    const register unsigned short int EMAC_CFG_DR = 9;
    sbit  EMAC_CFG_DR_bit at EMAC0_CFG.B9;
    const register unsigned short int EMAC_CFG_IPC = 10;
    sbit  EMAC_CFG_IPC_bit at EMAC0_CFG.B10;
    const register unsigned short int EMAC_CFG_DUPM = 11;
    sbit  EMAC_CFG_DUPM_bit at EMAC0_CFG.B11;
    const register unsigned short int EMAC_CFG_LOOPBM = 12;
    sbit  EMAC_CFG_LOOPBM_bit at EMAC0_CFG.B12;
    const register unsigned short int EMAC_CFG_DRO = 13;
    sbit  EMAC_CFG_DRO_bit at EMAC0_CFG.B13;
    const register unsigned short int EMAC_CFG_FES = 14;
    sbit  EMAC_CFG_FES_bit at EMAC0_CFG.B14;
    const register unsigned short int EMAC_CFG_PS = 15;
    sbit  EMAC_CFG_PS_bit at EMAC0_CFG.B15;
    const register unsigned short int EMAC_CFG_DISCRS = 16;
    sbit  EMAC_CFG_DISCRS_bit at EMAC0_CFG.B16;
    const register unsigned short int EMAC_CFG_IFG17 = 17;
    sbit  EMAC_CFG_IFG17_bit at EMAC0_CFG.B17;
    const register unsigned short int EMAC_CFG_IFG18 = 18;
    sbit  EMAC_CFG_IFG18_bit at EMAC0_CFG.B18;
    const register unsigned short int EMAC_CFG_IFG19 = 19;
    sbit  EMAC_CFG_IFG19_bit at EMAC0_CFG.B19;
    const register unsigned short int EMAC_CFG_JFEN = 20;
    sbit  EMAC_CFG_JFEN_bit at EMAC0_CFG.B20;
    const register unsigned short int EMAC_CFG_JD = 22;
    sbit  EMAC_CFG_JD_bit at EMAC0_CFG.B22;
    const register unsigned short int EMAC_CFG_WDDIS = 23;
    sbit  EMAC_CFG_WDDIS_bit at EMAC0_CFG.B23;
    const register unsigned short int EMAC_CFG_CST = 25;
    sbit  EMAC_CFG_CST_bit at EMAC0_CFG.B25;
    const register unsigned short int EMAC_CFG_TWOKPEN = 27;
    sbit  EMAC_CFG_TWOKPEN_bit at EMAC0_CFG.B27;

sfr unsigned long   volatile EMAC0_FRAMEFLTR      absolute 0x400EC004;
    const register unsigned short int EMAC_FRAMEFLTR_PR = 0;
    sbit  EMAC_FRAMEFLTR_PR_bit at EMAC0_FRAMEFLTR.B0;
    const register unsigned short int EMAC_FRAMEFLTR_HUC = 1;
    sbit  EMAC_FRAMEFLTR_HUC_bit at EMAC0_FRAMEFLTR.B1;
    const register unsigned short int EMAC_FRAMEFLTR_HMC = 2;
    sbit  EMAC_FRAMEFLTR_HMC_bit at EMAC0_FRAMEFLTR.B2;
    const register unsigned short int EMAC_FRAMEFLTR_DAIF = 3;
    sbit  EMAC_FRAMEFLTR_DAIF_bit at EMAC0_FRAMEFLTR.B3;
    const register unsigned short int EMAC_FRAMEFLTR_PM = 4;
    sbit  EMAC_FRAMEFLTR_PM_bit at EMAC0_FRAMEFLTR.B4;
    const register unsigned short int EMAC_FRAMEFLTR_DBF = 5;
    sbit  EMAC_FRAMEFLTR_DBF_bit at EMAC0_FRAMEFLTR.B5;
    const register unsigned short int EMAC_FRAMEFLTR_PCF6 = 6;
    sbit  EMAC_FRAMEFLTR_PCF6_bit at EMAC0_FRAMEFLTR.B6;
    const register unsigned short int EMAC_FRAMEFLTR_PCF7 = 7;
    sbit  EMAC_FRAMEFLTR_PCF7_bit at EMAC0_FRAMEFLTR.B7;
    const register unsigned short int EMAC_FRAMEFLTR_SAIF = 8;
    sbit  EMAC_FRAMEFLTR_SAIF_bit at EMAC0_FRAMEFLTR.B8;
    const register unsigned short int EMAC_FRAMEFLTR_SAF = 9;
    sbit  EMAC_FRAMEFLTR_SAF_bit at EMAC0_FRAMEFLTR.B9;
    const register unsigned short int EMAC_FRAMEFLTR_HPF = 10;
    sbit  EMAC_FRAMEFLTR_HPF_bit at EMAC0_FRAMEFLTR.B10;
    const register unsigned short int EMAC_FRAMEFLTR_VTFE = 16;
    sbit  EMAC_FRAMEFLTR_VTFE_bit at EMAC0_FRAMEFLTR.B16;
    const register unsigned short int EMAC_FRAMEFLTR_RA = 31;
    sbit  EMAC_FRAMEFLTR_RA_bit at EMAC0_FRAMEFLTR.B31;

sfr unsigned long   volatile EMAC0_HASHTBLH       absolute 0x400EC008;
    const register unsigned short int EMAC_HASHTBLH_HTH0 = 0;
    sbit  EMAC_HASHTBLH_HTH0_bit at EMAC0_HASHTBLH.B0;
    const register unsigned short int EMAC_HASHTBLH_HTH1 = 1;
    sbit  EMAC_HASHTBLH_HTH1_bit at EMAC0_HASHTBLH.B1;
    const register unsigned short int EMAC_HASHTBLH_HTH2 = 2;
    sbit  EMAC_HASHTBLH_HTH2_bit at EMAC0_HASHTBLH.B2;
    const register unsigned short int EMAC_HASHTBLH_HTH3 = 3;
    sbit  EMAC_HASHTBLH_HTH3_bit at EMAC0_HASHTBLH.B3;
    const register unsigned short int EMAC_HASHTBLH_HTH4 = 4;
    sbit  EMAC_HASHTBLH_HTH4_bit at EMAC0_HASHTBLH.B4;
    const register unsigned short int EMAC_HASHTBLH_HTH5 = 5;
    sbit  EMAC_HASHTBLH_HTH5_bit at EMAC0_HASHTBLH.B5;
    const register unsigned short int EMAC_HASHTBLH_HTH6 = 6;
    sbit  EMAC_HASHTBLH_HTH6_bit at EMAC0_HASHTBLH.B6;
    const register unsigned short int EMAC_HASHTBLH_HTH7 = 7;
    sbit  EMAC_HASHTBLH_HTH7_bit at EMAC0_HASHTBLH.B7;
    const register unsigned short int EMAC_HASHTBLH_HTH8 = 8;
    sbit  EMAC_HASHTBLH_HTH8_bit at EMAC0_HASHTBLH.B8;
    const register unsigned short int EMAC_HASHTBLH_HTH9 = 9;
    sbit  EMAC_HASHTBLH_HTH9_bit at EMAC0_HASHTBLH.B9;
    const register unsigned short int EMAC_HASHTBLH_HTH10 = 10;
    sbit  EMAC_HASHTBLH_HTH10_bit at EMAC0_HASHTBLH.B10;
    const register unsigned short int EMAC_HASHTBLH_HTH11 = 11;
    sbit  EMAC_HASHTBLH_HTH11_bit at EMAC0_HASHTBLH.B11;
    const register unsigned short int EMAC_HASHTBLH_HTH12 = 12;
    sbit  EMAC_HASHTBLH_HTH12_bit at EMAC0_HASHTBLH.B12;
    const register unsigned short int EMAC_HASHTBLH_HTH13 = 13;
    sbit  EMAC_HASHTBLH_HTH13_bit at EMAC0_HASHTBLH.B13;
    const register unsigned short int EMAC_HASHTBLH_HTH14 = 14;
    sbit  EMAC_HASHTBLH_HTH14_bit at EMAC0_HASHTBLH.B14;
    const register unsigned short int EMAC_HASHTBLH_HTH15 = 15;
    sbit  EMAC_HASHTBLH_HTH15_bit at EMAC0_HASHTBLH.B15;
    const register unsigned short int EMAC_HASHTBLH_HTH16 = 16;
    sbit  EMAC_HASHTBLH_HTH16_bit at EMAC0_HASHTBLH.B16;
    const register unsigned short int EMAC_HASHTBLH_HTH17 = 17;
    sbit  EMAC_HASHTBLH_HTH17_bit at EMAC0_HASHTBLH.B17;
    const register unsigned short int EMAC_HASHTBLH_HTH18 = 18;
    sbit  EMAC_HASHTBLH_HTH18_bit at EMAC0_HASHTBLH.B18;
    const register unsigned short int EMAC_HASHTBLH_HTH19 = 19;
    sbit  EMAC_HASHTBLH_HTH19_bit at EMAC0_HASHTBLH.B19;
    const register unsigned short int EMAC_HASHTBLH_HTH20 = 20;
    sbit  EMAC_HASHTBLH_HTH20_bit at EMAC0_HASHTBLH.B20;
    const register unsigned short int EMAC_HASHTBLH_HTH21 = 21;
    sbit  EMAC_HASHTBLH_HTH21_bit at EMAC0_HASHTBLH.B21;
    const register unsigned short int EMAC_HASHTBLH_HTH22 = 22;
    sbit  EMAC_HASHTBLH_HTH22_bit at EMAC0_HASHTBLH.B22;
    const register unsigned short int EMAC_HASHTBLH_HTH23 = 23;
    sbit  EMAC_HASHTBLH_HTH23_bit at EMAC0_HASHTBLH.B23;
    const register unsigned short int EMAC_HASHTBLH_HTH24 = 24;
    sbit  EMAC_HASHTBLH_HTH24_bit at EMAC0_HASHTBLH.B24;
    const register unsigned short int EMAC_HASHTBLH_HTH25 = 25;
    sbit  EMAC_HASHTBLH_HTH25_bit at EMAC0_HASHTBLH.B25;
    const register unsigned short int EMAC_HASHTBLH_HTH26 = 26;
    sbit  EMAC_HASHTBLH_HTH26_bit at EMAC0_HASHTBLH.B26;
    const register unsigned short int EMAC_HASHTBLH_HTH27 = 27;
    sbit  EMAC_HASHTBLH_HTH27_bit at EMAC0_HASHTBLH.B27;
    const register unsigned short int EMAC_HASHTBLH_HTH28 = 28;
    sbit  EMAC_HASHTBLH_HTH28_bit at EMAC0_HASHTBLH.B28;
    const register unsigned short int EMAC_HASHTBLH_HTH29 = 29;
    sbit  EMAC_HASHTBLH_HTH29_bit at EMAC0_HASHTBLH.B29;
    const register unsigned short int EMAC_HASHTBLH_HTH30 = 30;
    sbit  EMAC_HASHTBLH_HTH30_bit at EMAC0_HASHTBLH.B30;
    const register unsigned short int EMAC_HASHTBLH_HTH31 = 31;
    sbit  EMAC_HASHTBLH_HTH31_bit at EMAC0_HASHTBLH.B31;

sfr unsigned long   volatile EMAC0_HASHTBLL       absolute 0x400EC00C;
    const register unsigned short int EMAC_HASHTBLL_HTL0 = 0;
    sbit  EMAC_HASHTBLL_HTL0_bit at EMAC0_HASHTBLL.B0;
    const register unsigned short int EMAC_HASHTBLL_HTL1 = 1;
    sbit  EMAC_HASHTBLL_HTL1_bit at EMAC0_HASHTBLL.B1;
    const register unsigned short int EMAC_HASHTBLL_HTL2 = 2;
    sbit  EMAC_HASHTBLL_HTL2_bit at EMAC0_HASHTBLL.B2;
    const register unsigned short int EMAC_HASHTBLL_HTL3 = 3;
    sbit  EMAC_HASHTBLL_HTL3_bit at EMAC0_HASHTBLL.B3;
    const register unsigned short int EMAC_HASHTBLL_HTL4 = 4;
    sbit  EMAC_HASHTBLL_HTL4_bit at EMAC0_HASHTBLL.B4;
    const register unsigned short int EMAC_HASHTBLL_HTL5 = 5;
    sbit  EMAC_HASHTBLL_HTL5_bit at EMAC0_HASHTBLL.B5;
    const register unsigned short int EMAC_HASHTBLL_HTL6 = 6;
    sbit  EMAC_HASHTBLL_HTL6_bit at EMAC0_HASHTBLL.B6;
    const register unsigned short int EMAC_HASHTBLL_HTL7 = 7;
    sbit  EMAC_HASHTBLL_HTL7_bit at EMAC0_HASHTBLL.B7;
    const register unsigned short int EMAC_HASHTBLL_HTL8 = 8;
    sbit  EMAC_HASHTBLL_HTL8_bit at EMAC0_HASHTBLL.B8;
    const register unsigned short int EMAC_HASHTBLL_HTL9 = 9;
    sbit  EMAC_HASHTBLL_HTL9_bit at EMAC0_HASHTBLL.B9;
    const register unsigned short int EMAC_HASHTBLL_HTL10 = 10;
    sbit  EMAC_HASHTBLL_HTL10_bit at EMAC0_HASHTBLL.B10;
    const register unsigned short int EMAC_HASHTBLL_HTL11 = 11;
    sbit  EMAC_HASHTBLL_HTL11_bit at EMAC0_HASHTBLL.B11;
    const register unsigned short int EMAC_HASHTBLL_HTL12 = 12;
    sbit  EMAC_HASHTBLL_HTL12_bit at EMAC0_HASHTBLL.B12;
    const register unsigned short int EMAC_HASHTBLL_HTL13 = 13;
    sbit  EMAC_HASHTBLL_HTL13_bit at EMAC0_HASHTBLL.B13;
    const register unsigned short int EMAC_HASHTBLL_HTL14 = 14;
    sbit  EMAC_HASHTBLL_HTL14_bit at EMAC0_HASHTBLL.B14;
    const register unsigned short int EMAC_HASHTBLL_HTL15 = 15;
    sbit  EMAC_HASHTBLL_HTL15_bit at EMAC0_HASHTBLL.B15;
    const register unsigned short int EMAC_HASHTBLL_HTL16 = 16;
    sbit  EMAC_HASHTBLL_HTL16_bit at EMAC0_HASHTBLL.B16;
    const register unsigned short int EMAC_HASHTBLL_HTL17 = 17;
    sbit  EMAC_HASHTBLL_HTL17_bit at EMAC0_HASHTBLL.B17;
    const register unsigned short int EMAC_HASHTBLL_HTL18 = 18;
    sbit  EMAC_HASHTBLL_HTL18_bit at EMAC0_HASHTBLL.B18;
    const register unsigned short int EMAC_HASHTBLL_HTL19 = 19;
    sbit  EMAC_HASHTBLL_HTL19_bit at EMAC0_HASHTBLL.B19;
    const register unsigned short int EMAC_HASHTBLL_HTL20 = 20;
    sbit  EMAC_HASHTBLL_HTL20_bit at EMAC0_HASHTBLL.B20;
    const register unsigned short int EMAC_HASHTBLL_HTL21 = 21;
    sbit  EMAC_HASHTBLL_HTL21_bit at EMAC0_HASHTBLL.B21;
    const register unsigned short int EMAC_HASHTBLL_HTL22 = 22;
    sbit  EMAC_HASHTBLL_HTL22_bit at EMAC0_HASHTBLL.B22;
    const register unsigned short int EMAC_HASHTBLL_HTL23 = 23;
    sbit  EMAC_HASHTBLL_HTL23_bit at EMAC0_HASHTBLL.B23;
    const register unsigned short int EMAC_HASHTBLL_HTL24 = 24;
    sbit  EMAC_HASHTBLL_HTL24_bit at EMAC0_HASHTBLL.B24;
    const register unsigned short int EMAC_HASHTBLL_HTL25 = 25;
    sbit  EMAC_HASHTBLL_HTL25_bit at EMAC0_HASHTBLL.B25;
    const register unsigned short int EMAC_HASHTBLL_HTL26 = 26;
    sbit  EMAC_HASHTBLL_HTL26_bit at EMAC0_HASHTBLL.B26;
    const register unsigned short int EMAC_HASHTBLL_HTL27 = 27;
    sbit  EMAC_HASHTBLL_HTL27_bit at EMAC0_HASHTBLL.B27;
    const register unsigned short int EMAC_HASHTBLL_HTL28 = 28;
    sbit  EMAC_HASHTBLL_HTL28_bit at EMAC0_HASHTBLL.B28;
    const register unsigned short int EMAC_HASHTBLL_HTL29 = 29;
    sbit  EMAC_HASHTBLL_HTL29_bit at EMAC0_HASHTBLL.B29;
    const register unsigned short int EMAC_HASHTBLL_HTL30 = 30;
    sbit  EMAC_HASHTBLL_HTL30_bit at EMAC0_HASHTBLL.B30;
    const register unsigned short int EMAC_HASHTBLL_HTL31 = 31;
    sbit  EMAC_HASHTBLL_HTL31_bit at EMAC0_HASHTBLL.B31;

sfr unsigned long   volatile EMAC0_MIIADDR        absolute 0x400EC010;
    const register unsigned short int EMAC_MIIADDR_MIIB = 0;
    sbit  EMAC_MIIADDR_MIIB_bit at EMAC0_MIIADDR.B0;
    const register unsigned short int EMAC_MIIADDR_MIIW = 1;
    sbit  EMAC_MIIADDR_MIIW_bit at EMAC0_MIIADDR.B1;
    const register unsigned short int EMAC_MIIADDR_CR2 = 2;
    sbit  EMAC_MIIADDR_CR2_bit at EMAC0_MIIADDR.B2;
    const register unsigned short int EMAC_MIIADDR_CR3 = 3;
    sbit  EMAC_MIIADDR_CR3_bit at EMAC0_MIIADDR.B3;
    const register unsigned short int EMAC_MIIADDR_CR4 = 4;
    sbit  EMAC_MIIADDR_CR4_bit at EMAC0_MIIADDR.B4;
    const register unsigned short int EMAC_MIIADDR_CR5 = 5;
    sbit  EMAC_MIIADDR_CR5_bit at EMAC0_MIIADDR.B5;
    const register unsigned short int EMAC_MIIADDR_MII6 = 6;
    sbit  EMAC_MIIADDR_MII6_bit at EMAC0_MIIADDR.B6;
    const register unsigned short int EMAC_MIIADDR_MII7 = 7;
    sbit  EMAC_MIIADDR_MII7_bit at EMAC0_MIIADDR.B7;
    const register unsigned short int EMAC_MIIADDR_MII8 = 8;
    sbit  EMAC_MIIADDR_MII8_bit at EMAC0_MIIADDR.B8;
    const register unsigned short int EMAC_MIIADDR_MII9 = 9;
    sbit  EMAC_MIIADDR_MII9_bit at EMAC0_MIIADDR.B9;
    const register unsigned short int EMAC_MIIADDR_MII10 = 10;
    sbit  EMAC_MIIADDR_MII10_bit at EMAC0_MIIADDR.B10;
    const register unsigned short int EMAC_MIIADDR_PLA11 = 11;
    sbit  EMAC_MIIADDR_PLA11_bit at EMAC0_MIIADDR.B11;
    const register unsigned short int EMAC_MIIADDR_PLA12 = 12;
    sbit  EMAC_MIIADDR_PLA12_bit at EMAC0_MIIADDR.B12;
    const register unsigned short int EMAC_MIIADDR_PLA13 = 13;
    sbit  EMAC_MIIADDR_PLA13_bit at EMAC0_MIIADDR.B13;
    const register unsigned short int EMAC_MIIADDR_PLA14 = 14;
    sbit  EMAC_MIIADDR_PLA14_bit at EMAC0_MIIADDR.B14;
    const register unsigned short int EMAC_MIIADDR_PLA15 = 15;
    sbit  EMAC_MIIADDR_PLA15_bit at EMAC0_MIIADDR.B15;

sfr unsigned long   volatile EMAC0_MIIDATA        absolute 0x400EC014;
    const register unsigned short int EMAC_MIIDATA_DATA0 = 0;
    sbit  EMAC_MIIDATA_DATA0_bit at EMAC0_MIIDATA.B0;
    const register unsigned short int EMAC_MIIDATA_DATA1 = 1;
    sbit  EMAC_MIIDATA_DATA1_bit at EMAC0_MIIDATA.B1;
    const register unsigned short int EMAC_MIIDATA_DATA2 = 2;
    sbit  EMAC_MIIDATA_DATA2_bit at EMAC0_MIIDATA.B2;
    const register unsigned short int EMAC_MIIDATA_DATA3 = 3;
    sbit  EMAC_MIIDATA_DATA3_bit at EMAC0_MIIDATA.B3;
    const register unsigned short int EMAC_MIIDATA_DATA4 = 4;
    sbit  EMAC_MIIDATA_DATA4_bit at EMAC0_MIIDATA.B4;
    const register unsigned short int EMAC_MIIDATA_DATA5 = 5;
    sbit  EMAC_MIIDATA_DATA5_bit at EMAC0_MIIDATA.B5;
    const register unsigned short int EMAC_MIIDATA_DATA6 = 6;
    sbit  EMAC_MIIDATA_DATA6_bit at EMAC0_MIIDATA.B6;
    const register unsigned short int EMAC_MIIDATA_DATA7 = 7;
    sbit  EMAC_MIIDATA_DATA7_bit at EMAC0_MIIDATA.B7;
    const register unsigned short int EMAC_MIIDATA_DATA8 = 8;
    sbit  EMAC_MIIDATA_DATA8_bit at EMAC0_MIIDATA.B8;
    const register unsigned short int EMAC_MIIDATA_DATA9 = 9;
    sbit  EMAC_MIIDATA_DATA9_bit at EMAC0_MIIDATA.B9;
    const register unsigned short int EMAC_MIIDATA_DATA10 = 10;
    sbit  EMAC_MIIDATA_DATA10_bit at EMAC0_MIIDATA.B10;
    const register unsigned short int EMAC_MIIDATA_DATA11 = 11;
    sbit  EMAC_MIIDATA_DATA11_bit at EMAC0_MIIDATA.B11;
    const register unsigned short int EMAC_MIIDATA_DATA12 = 12;
    sbit  EMAC_MIIDATA_DATA12_bit at EMAC0_MIIDATA.B12;
    const register unsigned short int EMAC_MIIDATA_DATA13 = 13;
    sbit  EMAC_MIIDATA_DATA13_bit at EMAC0_MIIDATA.B13;
    const register unsigned short int EMAC_MIIDATA_DATA14 = 14;
    sbit  EMAC_MIIDATA_DATA14_bit at EMAC0_MIIDATA.B14;
    const register unsigned short int EMAC_MIIDATA_DATA15 = 15;
    sbit  EMAC_MIIDATA_DATA15_bit at EMAC0_MIIDATA.B15;

sfr unsigned long   volatile EMAC0_FLOWCTL        absolute 0x400EC018;
    const register unsigned short int EMAC_FLOWCTL_FCBBPA = 0;
    sbit  EMAC_FLOWCTL_FCBBPA_bit at EMAC0_FLOWCTL.B0;
    const register unsigned short int EMAC_FLOWCTL_TFE = 1;
    sbit  EMAC_FLOWCTL_TFE_bit at EMAC0_FLOWCTL.B1;
    const register unsigned short int EMAC_FLOWCTL_RFE = 2;
    sbit  EMAC_FLOWCTL_RFE_bit at EMAC0_FLOWCTL.B2;
    const register unsigned short int EMAC_FLOWCTL_UP = 3;
    sbit  EMAC_FLOWCTL_UP_bit at EMAC0_FLOWCTL.B3;
    const register unsigned short int EMAC_FLOWCTL_PLT4 = 4;
    sbit  EMAC_FLOWCTL_PLT4_bit at EMAC0_FLOWCTL.B4;
    const register unsigned short int EMAC_FLOWCTL_PLT5 = 5;
    sbit  EMAC_FLOWCTL_PLT5_bit at EMAC0_FLOWCTL.B5;
    const register unsigned short int EMAC_FLOWCTL_DZQP = 7;
    sbit  EMAC_FLOWCTL_DZQP_bit at EMAC0_FLOWCTL.B7;
    const register unsigned short int EMAC_FLOWCTL_PT16 = 16;
    sbit  EMAC_FLOWCTL_PT16_bit at EMAC0_FLOWCTL.B16;
    const register unsigned short int EMAC_FLOWCTL_PT17 = 17;
    sbit  EMAC_FLOWCTL_PT17_bit at EMAC0_FLOWCTL.B17;
    const register unsigned short int EMAC_FLOWCTL_PT18 = 18;
    sbit  EMAC_FLOWCTL_PT18_bit at EMAC0_FLOWCTL.B18;
    const register unsigned short int EMAC_FLOWCTL_PT19 = 19;
    sbit  EMAC_FLOWCTL_PT19_bit at EMAC0_FLOWCTL.B19;
    const register unsigned short int EMAC_FLOWCTL_PT20 = 20;
    sbit  EMAC_FLOWCTL_PT20_bit at EMAC0_FLOWCTL.B20;
    const register unsigned short int EMAC_FLOWCTL_PT21 = 21;
    sbit  EMAC_FLOWCTL_PT21_bit at EMAC0_FLOWCTL.B21;
    const register unsigned short int EMAC_FLOWCTL_PT22 = 22;
    sbit  EMAC_FLOWCTL_PT22_bit at EMAC0_FLOWCTL.B22;
    const register unsigned short int EMAC_FLOWCTL_PT23 = 23;
    sbit  EMAC_FLOWCTL_PT23_bit at EMAC0_FLOWCTL.B23;
    const register unsigned short int EMAC_FLOWCTL_PT24 = 24;
    sbit  EMAC_FLOWCTL_PT24_bit at EMAC0_FLOWCTL.B24;
    const register unsigned short int EMAC_FLOWCTL_PT25 = 25;
    sbit  EMAC_FLOWCTL_PT25_bit at EMAC0_FLOWCTL.B25;
    const register unsigned short int EMAC_FLOWCTL_PT26 = 26;
    sbit  EMAC_FLOWCTL_PT26_bit at EMAC0_FLOWCTL.B26;
    const register unsigned short int EMAC_FLOWCTL_PT27 = 27;
    sbit  EMAC_FLOWCTL_PT27_bit at EMAC0_FLOWCTL.B27;
    const register unsigned short int EMAC_FLOWCTL_PT28 = 28;
    sbit  EMAC_FLOWCTL_PT28_bit at EMAC0_FLOWCTL.B28;
    const register unsigned short int EMAC_FLOWCTL_PT29 = 29;
    sbit  EMAC_FLOWCTL_PT29_bit at EMAC0_FLOWCTL.B29;
    const register unsigned short int EMAC_FLOWCTL_PT30 = 30;
    sbit  EMAC_FLOWCTL_PT30_bit at EMAC0_FLOWCTL.B30;
    const register unsigned short int EMAC_FLOWCTL_PT31 = 31;
    sbit  EMAC_FLOWCTL_PT31_bit at EMAC0_FLOWCTL.B31;

sfr unsigned long   volatile EMAC0_VLANTG         absolute 0x400EC01C;
    const register unsigned short int EMAC_VLANTG_VL0 = 0;
    sbit  EMAC_VLANTG_VL0_bit at EMAC0_VLANTG.B0;
    const register unsigned short int EMAC_VLANTG_VL1 = 1;
    sbit  EMAC_VLANTG_VL1_bit at EMAC0_VLANTG.B1;
    const register unsigned short int EMAC_VLANTG_VL2 = 2;
    sbit  EMAC_VLANTG_VL2_bit at EMAC0_VLANTG.B2;
    const register unsigned short int EMAC_VLANTG_VL3 = 3;
    sbit  EMAC_VLANTG_VL3_bit at EMAC0_VLANTG.B3;
    const register unsigned short int EMAC_VLANTG_VL4 = 4;
    sbit  EMAC_VLANTG_VL4_bit at EMAC0_VLANTG.B4;
    const register unsigned short int EMAC_VLANTG_VL5 = 5;
    sbit  EMAC_VLANTG_VL5_bit at EMAC0_VLANTG.B5;
    const register unsigned short int EMAC_VLANTG_VL6 = 6;
    sbit  EMAC_VLANTG_VL6_bit at EMAC0_VLANTG.B6;
    const register unsigned short int EMAC_VLANTG_VL7 = 7;
    sbit  EMAC_VLANTG_VL7_bit at EMAC0_VLANTG.B7;
    const register unsigned short int EMAC_VLANTG_VL8 = 8;
    sbit  EMAC_VLANTG_VL8_bit at EMAC0_VLANTG.B8;
    const register unsigned short int EMAC_VLANTG_VL9 = 9;
    sbit  EMAC_VLANTG_VL9_bit at EMAC0_VLANTG.B9;
    const register unsigned short int EMAC_VLANTG_VL10 = 10;
    sbit  EMAC_VLANTG_VL10_bit at EMAC0_VLANTG.B10;
    const register unsigned short int EMAC_VLANTG_VL11 = 11;
    sbit  EMAC_VLANTG_VL11_bit at EMAC0_VLANTG.B11;
    const register unsigned short int EMAC_VLANTG_VL12 = 12;
    sbit  EMAC_VLANTG_VL12_bit at EMAC0_VLANTG.B12;
    const register unsigned short int EMAC_VLANTG_VL13 = 13;
    sbit  EMAC_VLANTG_VL13_bit at EMAC0_VLANTG.B13;
    const register unsigned short int EMAC_VLANTG_VL14 = 14;
    sbit  EMAC_VLANTG_VL14_bit at EMAC0_VLANTG.B14;
    const register unsigned short int EMAC_VLANTG_VL15 = 15;
    sbit  EMAC_VLANTG_VL15_bit at EMAC0_VLANTG.B15;
    const register unsigned short int EMAC_VLANTG_ETV = 16;
    sbit  EMAC_VLANTG_ETV_bit at EMAC0_VLANTG.B16;
    const register unsigned short int EMAC_VLANTG_VTIM = 17;
    sbit  EMAC_VLANTG_VTIM_bit at EMAC0_VLANTG.B17;
    const register unsigned short int EMAC_VLANTG_ESVL = 18;
    sbit  EMAC_VLANTG_ESVL_bit at EMAC0_VLANTG.B18;
    const register unsigned short int EMAC_VLANTG_VTHM = 19;
    sbit  EMAC_VLANTG_VTHM_bit at EMAC0_VLANTG.B19;

sfr unsigned long   volatile EMAC0_STATUS         absolute 0x400EC024;
    const register unsigned short int EMAC_STATUS_RPE = 0;
    sbit  EMAC_STATUS_RPE_bit at EMAC0_STATUS.B0;
    const register unsigned short int EMAC_STATUS_RFCFC1 = 1;
    sbit  EMAC_STATUS_RFCFC1_bit at EMAC0_STATUS.B1;
    const register unsigned short int EMAC_STATUS_RFCFC2 = 2;
    sbit  EMAC_STATUS_RFCFC2_bit at EMAC0_STATUS.B2;
    const register unsigned short int EMAC_STATUS_RWC = 4;
    sbit  EMAC_STATUS_RWC_bit at EMAC0_STATUS.B4;
    const register unsigned short int EMAC_STATUS_RRC5 = 5;
    sbit  EMAC_STATUS_RRC5_bit at EMAC0_STATUS.B5;
    const register unsigned short int EMAC_STATUS_RRC6 = 6;
    sbit  EMAC_STATUS_RRC6_bit at EMAC0_STATUS.B6;
    const register unsigned short int EMAC_STATUS_RXF8 = 8;
    sbit  EMAC_STATUS_RXF8_bit at EMAC0_STATUS.B8;
    const register unsigned short int EMAC_STATUS_RXF9 = 9;
    sbit  EMAC_STATUS_RXF9_bit at EMAC0_STATUS.B9;
    const register unsigned short int EMAC_STATUS_TPE = 16;
    sbit  EMAC_STATUS_TPE_bit at EMAC0_STATUS.B16;
    const register unsigned short int EMAC_STATUS_TFC17 = 17;
    sbit  EMAC_STATUS_TFC17_bit at EMAC0_STATUS.B17;
    const register unsigned short int EMAC_STATUS_TFC18 = 18;
    sbit  EMAC_STATUS_TFC18_bit at EMAC0_STATUS.B18;
    const register unsigned short int EMAC_STATUS_TXPAUSED = 19;
    sbit  EMAC_STATUS_TXPAUSED_bit at EMAC0_STATUS.B19;
    const register unsigned short int EMAC_STATUS_TRC20 = 20;
    sbit  EMAC_STATUS_TRC20_bit at EMAC0_STATUS.B20;
    const register unsigned short int EMAC_STATUS_TRC21 = 21;
    sbit  EMAC_STATUS_TRC21_bit at EMAC0_STATUS.B21;
    const register unsigned short int EMAC_STATUS_TWC = 22;
    sbit  EMAC_STATUS_TWC_bit at EMAC0_STATUS.B22;
    const register unsigned short int EMAC_STATUS_TXFE = 24;
    sbit  EMAC_STATUS_TXFE_bit at EMAC0_STATUS.B24;
    const register unsigned short int EMAC_STATUS_TXFF = 25;
    sbit  EMAC_STATUS_TXFF_bit at EMAC0_STATUS.B25;

sfr unsigned long   volatile EMAC0_RWUFF          absolute 0x400EC028;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL0 = 0;
    sbit  EMAC_RWUFF_WAKEUPFIL0_bit at EMAC0_RWUFF.B0;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL1 = 1;
    sbit  EMAC_RWUFF_WAKEUPFIL1_bit at EMAC0_RWUFF.B1;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL2 = 2;
    sbit  EMAC_RWUFF_WAKEUPFIL2_bit at EMAC0_RWUFF.B2;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL3 = 3;
    sbit  EMAC_RWUFF_WAKEUPFIL3_bit at EMAC0_RWUFF.B3;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL4 = 4;
    sbit  EMAC_RWUFF_WAKEUPFIL4_bit at EMAC0_RWUFF.B4;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL5 = 5;
    sbit  EMAC_RWUFF_WAKEUPFIL5_bit at EMAC0_RWUFF.B5;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL6 = 6;
    sbit  EMAC_RWUFF_WAKEUPFIL6_bit at EMAC0_RWUFF.B6;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL7 = 7;
    sbit  EMAC_RWUFF_WAKEUPFIL7_bit at EMAC0_RWUFF.B7;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL8 = 8;
    sbit  EMAC_RWUFF_WAKEUPFIL8_bit at EMAC0_RWUFF.B8;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL9 = 9;
    sbit  EMAC_RWUFF_WAKEUPFIL9_bit at EMAC0_RWUFF.B9;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL10 = 10;
    sbit  EMAC_RWUFF_WAKEUPFIL10_bit at EMAC0_RWUFF.B10;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL11 = 11;
    sbit  EMAC_RWUFF_WAKEUPFIL11_bit at EMAC0_RWUFF.B11;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL12 = 12;
    sbit  EMAC_RWUFF_WAKEUPFIL12_bit at EMAC0_RWUFF.B12;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL13 = 13;
    sbit  EMAC_RWUFF_WAKEUPFIL13_bit at EMAC0_RWUFF.B13;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL14 = 14;
    sbit  EMAC_RWUFF_WAKEUPFIL14_bit at EMAC0_RWUFF.B14;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL15 = 15;
    sbit  EMAC_RWUFF_WAKEUPFIL15_bit at EMAC0_RWUFF.B15;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL16 = 16;
    sbit  EMAC_RWUFF_WAKEUPFIL16_bit at EMAC0_RWUFF.B16;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL17 = 17;
    sbit  EMAC_RWUFF_WAKEUPFIL17_bit at EMAC0_RWUFF.B17;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL18 = 18;
    sbit  EMAC_RWUFF_WAKEUPFIL18_bit at EMAC0_RWUFF.B18;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL19 = 19;
    sbit  EMAC_RWUFF_WAKEUPFIL19_bit at EMAC0_RWUFF.B19;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL20 = 20;
    sbit  EMAC_RWUFF_WAKEUPFIL20_bit at EMAC0_RWUFF.B20;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL21 = 21;
    sbit  EMAC_RWUFF_WAKEUPFIL21_bit at EMAC0_RWUFF.B21;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL22 = 22;
    sbit  EMAC_RWUFF_WAKEUPFIL22_bit at EMAC0_RWUFF.B22;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL23 = 23;
    sbit  EMAC_RWUFF_WAKEUPFIL23_bit at EMAC0_RWUFF.B23;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL24 = 24;
    sbit  EMAC_RWUFF_WAKEUPFIL24_bit at EMAC0_RWUFF.B24;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL25 = 25;
    sbit  EMAC_RWUFF_WAKEUPFIL25_bit at EMAC0_RWUFF.B25;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL26 = 26;
    sbit  EMAC_RWUFF_WAKEUPFIL26_bit at EMAC0_RWUFF.B26;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL27 = 27;
    sbit  EMAC_RWUFF_WAKEUPFIL27_bit at EMAC0_RWUFF.B27;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL28 = 28;
    sbit  EMAC_RWUFF_WAKEUPFIL28_bit at EMAC0_RWUFF.B28;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL29 = 29;
    sbit  EMAC_RWUFF_WAKEUPFIL29_bit at EMAC0_RWUFF.B29;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL30 = 30;
    sbit  EMAC_RWUFF_WAKEUPFIL30_bit at EMAC0_RWUFF.B30;
    const register unsigned short int EMAC_RWUFF_WAKEUPFIL31 = 31;
    sbit  EMAC_RWUFF_WAKEUPFIL31_bit at EMAC0_RWUFF.B31;

sfr unsigned long   volatile EMAC0_PMTCTLSTAT     absolute 0x400EC02C;
    const register unsigned short int EMAC_PMTCTLSTAT_PWRDWN = 0;
    sbit  EMAC_PMTCTLSTAT_PWRDWN_bit at EMAC0_PMTCTLSTAT.B0;
    const register unsigned short int EMAC_PMTCTLSTAT_MGKPKTEN = 1;
    sbit  EMAC_PMTCTLSTAT_MGKPKTEN_bit at EMAC0_PMTCTLSTAT.B1;
    const register unsigned short int EMAC_PMTCTLSTAT_WUPFREN = 2;
    sbit  EMAC_PMTCTLSTAT_WUPFREN_bit at EMAC0_PMTCTLSTAT.B2;
    const register unsigned short int EMAC_PMTCTLSTAT_MGKPRX = 5;
    sbit  EMAC_PMTCTLSTAT_MGKPRX_bit at EMAC0_PMTCTLSTAT.B5;
    const register unsigned short int EMAC_PMTCTLSTAT_WUPRX = 6;
    sbit  EMAC_PMTCTLSTAT_WUPRX_bit at EMAC0_PMTCTLSTAT.B6;
    const register unsigned short int EMAC_PMTCTLSTAT_GLBLUCAST = 9;
    sbit  EMAC_PMTCTLSTAT_GLBLUCAST_bit at EMAC0_PMTCTLSTAT.B9;
    const register unsigned short int EMAC_PMTCTLSTAT_RWKPTR24 = 24;
    sbit  EMAC_PMTCTLSTAT_RWKPTR24_bit at EMAC0_PMTCTLSTAT.B24;
    const register unsigned short int EMAC_PMTCTLSTAT_RWKPTR25 = 25;
    sbit  EMAC_PMTCTLSTAT_RWKPTR25_bit at EMAC0_PMTCTLSTAT.B25;
    const register unsigned short int EMAC_PMTCTLSTAT_RWKPTR26 = 26;
    sbit  EMAC_PMTCTLSTAT_RWKPTR26_bit at EMAC0_PMTCTLSTAT.B26;
    const register unsigned short int EMAC_PMTCTLSTAT_WUPFRRST = 31;
    sbit  EMAC_PMTCTLSTAT_WUPFRRST_bit at EMAC0_PMTCTLSTAT.B31;

sfr unsigned long   volatile EMAC0_RIS            absolute 0x400EC038;
    const register unsigned short int EMAC_RIS_PMT = 3;
    sbit  EMAC_RIS_PMT_bit at EMAC0_RIS.B3;
    const register unsigned short int EMAC_RIS_MMC = 4;
    sbit  EMAC_RIS_MMC_bit at EMAC0_RIS.B4;
    const register unsigned short int EMAC_RIS_MMCRX = 5;
    sbit  EMAC_RIS_MMCRX_bit at EMAC0_RIS.B5;
    const register unsigned short int EMAC_RIS_MMCTX = 6;
    sbit  EMAC_RIS_MMCTX_bit at EMAC0_RIS.B6;
    const register unsigned short int EMAC_RIS_TS = 9;
    sbit  EMAC_RIS_TS_bit at EMAC0_RIS.B9;

sfr unsigned long   volatile EMAC0_IM             absolute 0x400EC03C;
    const register unsigned short int EMAC_IM_PMT = 3;
    sbit  EMAC_IM_PMT_bit at EMAC0_IM.B3;
    const register unsigned short int EMAC_IM_TSI = 9;
    sbit  EMAC_IM_TSI_bit at EMAC0_IM.B9;

sfr unsigned long   volatile EMAC0_ADDR0H         absolute 0x400EC040;
    const register unsigned short int EMAC_ADDR0H_ADDRHI0 = 0;
    sbit  EMAC_ADDR0H_ADDRHI0_bit at EMAC0_ADDR0H.B0;
    const register unsigned short int EMAC_ADDR0H_ADDRHI1 = 1;
    sbit  EMAC_ADDR0H_ADDRHI1_bit at EMAC0_ADDR0H.B1;
    const register unsigned short int EMAC_ADDR0H_ADDRHI2 = 2;
    sbit  EMAC_ADDR0H_ADDRHI2_bit at EMAC0_ADDR0H.B2;
    const register unsigned short int EMAC_ADDR0H_ADDRHI3 = 3;
    sbit  EMAC_ADDR0H_ADDRHI3_bit at EMAC0_ADDR0H.B3;
    const register unsigned short int EMAC_ADDR0H_ADDRHI4 = 4;
    sbit  EMAC_ADDR0H_ADDRHI4_bit at EMAC0_ADDR0H.B4;
    const register unsigned short int EMAC_ADDR0H_ADDRHI5 = 5;
    sbit  EMAC_ADDR0H_ADDRHI5_bit at EMAC0_ADDR0H.B5;
    const register unsigned short int EMAC_ADDR0H_ADDRHI6 = 6;
    sbit  EMAC_ADDR0H_ADDRHI6_bit at EMAC0_ADDR0H.B6;
    const register unsigned short int EMAC_ADDR0H_ADDRHI7 = 7;
    sbit  EMAC_ADDR0H_ADDRHI7_bit at EMAC0_ADDR0H.B7;
    const register unsigned short int EMAC_ADDR0H_ADDRHI8 = 8;
    sbit  EMAC_ADDR0H_ADDRHI8_bit at EMAC0_ADDR0H.B8;
    const register unsigned short int EMAC_ADDR0H_ADDRHI9 = 9;
    sbit  EMAC_ADDR0H_ADDRHI9_bit at EMAC0_ADDR0H.B9;
    const register unsigned short int EMAC_ADDR0H_ADDRHI10 = 10;
    sbit  EMAC_ADDR0H_ADDRHI10_bit at EMAC0_ADDR0H.B10;
    const register unsigned short int EMAC_ADDR0H_ADDRHI11 = 11;
    sbit  EMAC_ADDR0H_ADDRHI11_bit at EMAC0_ADDR0H.B11;
    const register unsigned short int EMAC_ADDR0H_ADDRHI12 = 12;
    sbit  EMAC_ADDR0H_ADDRHI12_bit at EMAC0_ADDR0H.B12;
    const register unsigned short int EMAC_ADDR0H_ADDRHI13 = 13;
    sbit  EMAC_ADDR0H_ADDRHI13_bit at EMAC0_ADDR0H.B13;
    const register unsigned short int EMAC_ADDR0H_ADDRHI14 = 14;
    sbit  EMAC_ADDR0H_ADDRHI14_bit at EMAC0_ADDR0H.B14;
    const register unsigned short int EMAC_ADDR0H_ADDRHI15 = 15;
    sbit  EMAC_ADDR0H_ADDRHI15_bit at EMAC0_ADDR0H.B15;
    const register unsigned short int EMAC_ADDR0H_AE = 31;
    sbit  EMAC_ADDR0H_AE_bit at EMAC0_ADDR0H.B31;

sfr unsigned long   volatile EMAC0_ADDR0L         absolute 0x400EC044;
    const register unsigned short int EMAC_ADDR0L_ADDRLO0 = 0;
    sbit  EMAC_ADDR0L_ADDRLO0_bit at EMAC0_ADDR0L.B0;
    const register unsigned short int EMAC_ADDR0L_ADDRLO1 = 1;
    sbit  EMAC_ADDR0L_ADDRLO1_bit at EMAC0_ADDR0L.B1;
    const register unsigned short int EMAC_ADDR0L_ADDRLO2 = 2;
    sbit  EMAC_ADDR0L_ADDRLO2_bit at EMAC0_ADDR0L.B2;
    const register unsigned short int EMAC_ADDR0L_ADDRLO3 = 3;
    sbit  EMAC_ADDR0L_ADDRLO3_bit at EMAC0_ADDR0L.B3;
    const register unsigned short int EMAC_ADDR0L_ADDRLO4 = 4;
    sbit  EMAC_ADDR0L_ADDRLO4_bit at EMAC0_ADDR0L.B4;
    const register unsigned short int EMAC_ADDR0L_ADDRLO5 = 5;
    sbit  EMAC_ADDR0L_ADDRLO5_bit at EMAC0_ADDR0L.B5;
    const register unsigned short int EMAC_ADDR0L_ADDRLO6 = 6;
    sbit  EMAC_ADDR0L_ADDRLO6_bit at EMAC0_ADDR0L.B6;
    const register unsigned short int EMAC_ADDR0L_ADDRLO7 = 7;
    sbit  EMAC_ADDR0L_ADDRLO7_bit at EMAC0_ADDR0L.B7;
    const register unsigned short int EMAC_ADDR0L_ADDRLO8 = 8;
    sbit  EMAC_ADDR0L_ADDRLO8_bit at EMAC0_ADDR0L.B8;
    const register unsigned short int EMAC_ADDR0L_ADDRLO9 = 9;
    sbit  EMAC_ADDR0L_ADDRLO9_bit at EMAC0_ADDR0L.B9;
    const register unsigned short int EMAC_ADDR0L_ADDRLO10 = 10;
    sbit  EMAC_ADDR0L_ADDRLO10_bit at EMAC0_ADDR0L.B10;
    const register unsigned short int EMAC_ADDR0L_ADDRLO11 = 11;
    sbit  EMAC_ADDR0L_ADDRLO11_bit at EMAC0_ADDR0L.B11;
    const register unsigned short int EMAC_ADDR0L_ADDRLO12 = 12;
    sbit  EMAC_ADDR0L_ADDRLO12_bit at EMAC0_ADDR0L.B12;
    const register unsigned short int EMAC_ADDR0L_ADDRLO13 = 13;
    sbit  EMAC_ADDR0L_ADDRLO13_bit at EMAC0_ADDR0L.B13;
    const register unsigned short int EMAC_ADDR0L_ADDRLO14 = 14;
    sbit  EMAC_ADDR0L_ADDRLO14_bit at EMAC0_ADDR0L.B14;
    const register unsigned short int EMAC_ADDR0L_ADDRLO15 = 15;
    sbit  EMAC_ADDR0L_ADDRLO15_bit at EMAC0_ADDR0L.B15;
    const register unsigned short int EMAC_ADDR0L_ADDRLO16 = 16;
    sbit  EMAC_ADDR0L_ADDRLO16_bit at EMAC0_ADDR0L.B16;
    const register unsigned short int EMAC_ADDR0L_ADDRLO17 = 17;
    sbit  EMAC_ADDR0L_ADDRLO17_bit at EMAC0_ADDR0L.B17;
    const register unsigned short int EMAC_ADDR0L_ADDRLO18 = 18;
    sbit  EMAC_ADDR0L_ADDRLO18_bit at EMAC0_ADDR0L.B18;
    const register unsigned short int EMAC_ADDR0L_ADDRLO19 = 19;
    sbit  EMAC_ADDR0L_ADDRLO19_bit at EMAC0_ADDR0L.B19;
    const register unsigned short int EMAC_ADDR0L_ADDRLO20 = 20;
    sbit  EMAC_ADDR0L_ADDRLO20_bit at EMAC0_ADDR0L.B20;
    const register unsigned short int EMAC_ADDR0L_ADDRLO21 = 21;
    sbit  EMAC_ADDR0L_ADDRLO21_bit at EMAC0_ADDR0L.B21;
    const register unsigned short int EMAC_ADDR0L_ADDRLO22 = 22;
    sbit  EMAC_ADDR0L_ADDRLO22_bit at EMAC0_ADDR0L.B22;
    const register unsigned short int EMAC_ADDR0L_ADDRLO23 = 23;
    sbit  EMAC_ADDR0L_ADDRLO23_bit at EMAC0_ADDR0L.B23;
    const register unsigned short int EMAC_ADDR0L_ADDRLO24 = 24;
    sbit  EMAC_ADDR0L_ADDRLO24_bit at EMAC0_ADDR0L.B24;
    const register unsigned short int EMAC_ADDR0L_ADDRLO25 = 25;
    sbit  EMAC_ADDR0L_ADDRLO25_bit at EMAC0_ADDR0L.B25;
    const register unsigned short int EMAC_ADDR0L_ADDRLO26 = 26;
    sbit  EMAC_ADDR0L_ADDRLO26_bit at EMAC0_ADDR0L.B26;
    const register unsigned short int EMAC_ADDR0L_ADDRLO27 = 27;
    sbit  EMAC_ADDR0L_ADDRLO27_bit at EMAC0_ADDR0L.B27;
    const register unsigned short int EMAC_ADDR0L_ADDRLO28 = 28;
    sbit  EMAC_ADDR0L_ADDRLO28_bit at EMAC0_ADDR0L.B28;
    const register unsigned short int EMAC_ADDR0L_ADDRLO29 = 29;
    sbit  EMAC_ADDR0L_ADDRLO29_bit at EMAC0_ADDR0L.B29;
    const register unsigned short int EMAC_ADDR0L_ADDRLO30 = 30;
    sbit  EMAC_ADDR0L_ADDRLO30_bit at EMAC0_ADDR0L.B30;
    const register unsigned short int EMAC_ADDR0L_ADDRLO31 = 31;
    sbit  EMAC_ADDR0L_ADDRLO31_bit at EMAC0_ADDR0L.B31;

sfr unsigned long   volatile EMAC0_ADDR1H         absolute 0x400EC048;
    const register unsigned short int EMAC_ADDR1H_ADDRHI0 = 0;
    sbit  EMAC_ADDR1H_ADDRHI0_bit at EMAC0_ADDR1H.B0;
    const register unsigned short int EMAC_ADDR1H_ADDRHI1 = 1;
    sbit  EMAC_ADDR1H_ADDRHI1_bit at EMAC0_ADDR1H.B1;
    const register unsigned short int EMAC_ADDR1H_ADDRHI2 = 2;
    sbit  EMAC_ADDR1H_ADDRHI2_bit at EMAC0_ADDR1H.B2;
    const register unsigned short int EMAC_ADDR1H_ADDRHI3 = 3;
    sbit  EMAC_ADDR1H_ADDRHI3_bit at EMAC0_ADDR1H.B3;
    const register unsigned short int EMAC_ADDR1H_ADDRHI4 = 4;
    sbit  EMAC_ADDR1H_ADDRHI4_bit at EMAC0_ADDR1H.B4;
    const register unsigned short int EMAC_ADDR1H_ADDRHI5 = 5;
    sbit  EMAC_ADDR1H_ADDRHI5_bit at EMAC0_ADDR1H.B5;
    const register unsigned short int EMAC_ADDR1H_ADDRHI6 = 6;
    sbit  EMAC_ADDR1H_ADDRHI6_bit at EMAC0_ADDR1H.B6;
    const register unsigned short int EMAC_ADDR1H_ADDRHI7 = 7;
    sbit  EMAC_ADDR1H_ADDRHI7_bit at EMAC0_ADDR1H.B7;
    const register unsigned short int EMAC_ADDR1H_ADDRHI8 = 8;
    sbit  EMAC_ADDR1H_ADDRHI8_bit at EMAC0_ADDR1H.B8;
    const register unsigned short int EMAC_ADDR1H_ADDRHI9 = 9;
    sbit  EMAC_ADDR1H_ADDRHI9_bit at EMAC0_ADDR1H.B9;
    const register unsigned short int EMAC_ADDR1H_ADDRHI10 = 10;
    sbit  EMAC_ADDR1H_ADDRHI10_bit at EMAC0_ADDR1H.B10;
    const register unsigned short int EMAC_ADDR1H_ADDRHI11 = 11;
    sbit  EMAC_ADDR1H_ADDRHI11_bit at EMAC0_ADDR1H.B11;
    const register unsigned short int EMAC_ADDR1H_ADDRHI12 = 12;
    sbit  EMAC_ADDR1H_ADDRHI12_bit at EMAC0_ADDR1H.B12;
    const register unsigned short int EMAC_ADDR1H_ADDRHI13 = 13;
    sbit  EMAC_ADDR1H_ADDRHI13_bit at EMAC0_ADDR1H.B13;
    const register unsigned short int EMAC_ADDR1H_ADDRHI14 = 14;
    sbit  EMAC_ADDR1H_ADDRHI14_bit at EMAC0_ADDR1H.B14;
    const register unsigned short int EMAC_ADDR1H_ADDRHI15 = 15;
    sbit  EMAC_ADDR1H_ADDRHI15_bit at EMAC0_ADDR1H.B15;
    const register unsigned short int EMAC_ADDR1H_MBC24 = 24;
    sbit  EMAC_ADDR1H_MBC24_bit at EMAC0_ADDR1H.B24;
    const register unsigned short int EMAC_ADDR1H_MBC25 = 25;
    sbit  EMAC_ADDR1H_MBC25_bit at EMAC0_ADDR1H.B25;
    const register unsigned short int EMAC_ADDR1H_MBC26 = 26;
    sbit  EMAC_ADDR1H_MBC26_bit at EMAC0_ADDR1H.B26;
    const register unsigned short int EMAC_ADDR1H_MBC27 = 27;
    sbit  EMAC_ADDR1H_MBC27_bit at EMAC0_ADDR1H.B27;
    const register unsigned short int EMAC_ADDR1H_MBC28 = 28;
    sbit  EMAC_ADDR1H_MBC28_bit at EMAC0_ADDR1H.B28;
    const register unsigned short int EMAC_ADDR1H_MBC29 = 29;
    sbit  EMAC_ADDR1H_MBC29_bit at EMAC0_ADDR1H.B29;
    const register unsigned short int EMAC_ADDR1H_SA = 30;
    sbit  EMAC_ADDR1H_SA_bit at EMAC0_ADDR1H.B30;
    const register unsigned short int EMAC_ADDR1H_AE = 31;
    sbit  EMAC_ADDR1H_AE_bit at EMAC0_ADDR1H.B31;

sfr unsigned long   volatile EMAC0_ADDR1L         absolute 0x400EC04C;
    const register unsigned short int EMAC_ADDR1L_ADDRLO0 = 0;
    sbit  EMAC_ADDR1L_ADDRLO0_bit at EMAC0_ADDR1L.B0;
    const register unsigned short int EMAC_ADDR1L_ADDRLO1 = 1;
    sbit  EMAC_ADDR1L_ADDRLO1_bit at EMAC0_ADDR1L.B1;
    const register unsigned short int EMAC_ADDR1L_ADDRLO2 = 2;
    sbit  EMAC_ADDR1L_ADDRLO2_bit at EMAC0_ADDR1L.B2;
    const register unsigned short int EMAC_ADDR1L_ADDRLO3 = 3;
    sbit  EMAC_ADDR1L_ADDRLO3_bit at EMAC0_ADDR1L.B3;
    const register unsigned short int EMAC_ADDR1L_ADDRLO4 = 4;
    sbit  EMAC_ADDR1L_ADDRLO4_bit at EMAC0_ADDR1L.B4;
    const register unsigned short int EMAC_ADDR1L_ADDRLO5 = 5;
    sbit  EMAC_ADDR1L_ADDRLO5_bit at EMAC0_ADDR1L.B5;
    const register unsigned short int EMAC_ADDR1L_ADDRLO6 = 6;
    sbit  EMAC_ADDR1L_ADDRLO6_bit at EMAC0_ADDR1L.B6;
    const register unsigned short int EMAC_ADDR1L_ADDRLO7 = 7;
    sbit  EMAC_ADDR1L_ADDRLO7_bit at EMAC0_ADDR1L.B7;
    const register unsigned short int EMAC_ADDR1L_ADDRLO8 = 8;
    sbit  EMAC_ADDR1L_ADDRLO8_bit at EMAC0_ADDR1L.B8;
    const register unsigned short int EMAC_ADDR1L_ADDRLO9 = 9;
    sbit  EMAC_ADDR1L_ADDRLO9_bit at EMAC0_ADDR1L.B9;
    const register unsigned short int EMAC_ADDR1L_ADDRLO10 = 10;
    sbit  EMAC_ADDR1L_ADDRLO10_bit at EMAC0_ADDR1L.B10;
    const register unsigned short int EMAC_ADDR1L_ADDRLO11 = 11;
    sbit  EMAC_ADDR1L_ADDRLO11_bit at EMAC0_ADDR1L.B11;
    const register unsigned short int EMAC_ADDR1L_ADDRLO12 = 12;
    sbit  EMAC_ADDR1L_ADDRLO12_bit at EMAC0_ADDR1L.B12;
    const register unsigned short int EMAC_ADDR1L_ADDRLO13 = 13;
    sbit  EMAC_ADDR1L_ADDRLO13_bit at EMAC0_ADDR1L.B13;
    const register unsigned short int EMAC_ADDR1L_ADDRLO14 = 14;
    sbit  EMAC_ADDR1L_ADDRLO14_bit at EMAC0_ADDR1L.B14;
    const register unsigned short int EMAC_ADDR1L_ADDRLO15 = 15;
    sbit  EMAC_ADDR1L_ADDRLO15_bit at EMAC0_ADDR1L.B15;
    const register unsigned short int EMAC_ADDR1L_ADDRLO16 = 16;
    sbit  EMAC_ADDR1L_ADDRLO16_bit at EMAC0_ADDR1L.B16;
    const register unsigned short int EMAC_ADDR1L_ADDRLO17 = 17;
    sbit  EMAC_ADDR1L_ADDRLO17_bit at EMAC0_ADDR1L.B17;
    const register unsigned short int EMAC_ADDR1L_ADDRLO18 = 18;
    sbit  EMAC_ADDR1L_ADDRLO18_bit at EMAC0_ADDR1L.B18;
    const register unsigned short int EMAC_ADDR1L_ADDRLO19 = 19;
    sbit  EMAC_ADDR1L_ADDRLO19_bit at EMAC0_ADDR1L.B19;
    const register unsigned short int EMAC_ADDR1L_ADDRLO20 = 20;
    sbit  EMAC_ADDR1L_ADDRLO20_bit at EMAC0_ADDR1L.B20;
    const register unsigned short int EMAC_ADDR1L_ADDRLO21 = 21;
    sbit  EMAC_ADDR1L_ADDRLO21_bit at EMAC0_ADDR1L.B21;
    const register unsigned short int EMAC_ADDR1L_ADDRLO22 = 22;
    sbit  EMAC_ADDR1L_ADDRLO22_bit at EMAC0_ADDR1L.B22;
    const register unsigned short int EMAC_ADDR1L_ADDRLO23 = 23;
    sbit  EMAC_ADDR1L_ADDRLO23_bit at EMAC0_ADDR1L.B23;
    const register unsigned short int EMAC_ADDR1L_ADDRLO24 = 24;
    sbit  EMAC_ADDR1L_ADDRLO24_bit at EMAC0_ADDR1L.B24;
    const register unsigned short int EMAC_ADDR1L_ADDRLO25 = 25;
    sbit  EMAC_ADDR1L_ADDRLO25_bit at EMAC0_ADDR1L.B25;
    const register unsigned short int EMAC_ADDR1L_ADDRLO26 = 26;
    sbit  EMAC_ADDR1L_ADDRLO26_bit at EMAC0_ADDR1L.B26;
    const register unsigned short int EMAC_ADDR1L_ADDRLO27 = 27;
    sbit  EMAC_ADDR1L_ADDRLO27_bit at EMAC0_ADDR1L.B27;
    const register unsigned short int EMAC_ADDR1L_ADDRLO28 = 28;
    sbit  EMAC_ADDR1L_ADDRLO28_bit at EMAC0_ADDR1L.B28;
    const register unsigned short int EMAC_ADDR1L_ADDRLO29 = 29;
    sbit  EMAC_ADDR1L_ADDRLO29_bit at EMAC0_ADDR1L.B29;
    const register unsigned short int EMAC_ADDR1L_ADDRLO30 = 30;
    sbit  EMAC_ADDR1L_ADDRLO30_bit at EMAC0_ADDR1L.B30;
    const register unsigned short int EMAC_ADDR1L_ADDRLO31 = 31;
    sbit  EMAC_ADDR1L_ADDRLO31_bit at EMAC0_ADDR1L.B31;

sfr unsigned long   volatile EMAC0_ADDR2H         absolute 0x400EC050;
    const register unsigned short int EMAC_ADDR2H_ADDRHI0 = 0;
    sbit  EMAC_ADDR2H_ADDRHI0_bit at EMAC0_ADDR2H.B0;
    const register unsigned short int EMAC_ADDR2H_ADDRHI1 = 1;
    sbit  EMAC_ADDR2H_ADDRHI1_bit at EMAC0_ADDR2H.B1;
    const register unsigned short int EMAC_ADDR2H_ADDRHI2 = 2;
    sbit  EMAC_ADDR2H_ADDRHI2_bit at EMAC0_ADDR2H.B2;
    const register unsigned short int EMAC_ADDR2H_ADDRHI3 = 3;
    sbit  EMAC_ADDR2H_ADDRHI3_bit at EMAC0_ADDR2H.B3;
    const register unsigned short int EMAC_ADDR2H_ADDRHI4 = 4;
    sbit  EMAC_ADDR2H_ADDRHI4_bit at EMAC0_ADDR2H.B4;
    const register unsigned short int EMAC_ADDR2H_ADDRHI5 = 5;
    sbit  EMAC_ADDR2H_ADDRHI5_bit at EMAC0_ADDR2H.B5;
    const register unsigned short int EMAC_ADDR2H_ADDRHI6 = 6;
    sbit  EMAC_ADDR2H_ADDRHI6_bit at EMAC0_ADDR2H.B6;
    const register unsigned short int EMAC_ADDR2H_ADDRHI7 = 7;
    sbit  EMAC_ADDR2H_ADDRHI7_bit at EMAC0_ADDR2H.B7;
    const register unsigned short int EMAC_ADDR2H_ADDRHI8 = 8;
    sbit  EMAC_ADDR2H_ADDRHI8_bit at EMAC0_ADDR2H.B8;
    const register unsigned short int EMAC_ADDR2H_ADDRHI9 = 9;
    sbit  EMAC_ADDR2H_ADDRHI9_bit at EMAC0_ADDR2H.B9;
    const register unsigned short int EMAC_ADDR2H_ADDRHI10 = 10;
    sbit  EMAC_ADDR2H_ADDRHI10_bit at EMAC0_ADDR2H.B10;
    const register unsigned short int EMAC_ADDR2H_ADDRHI11 = 11;
    sbit  EMAC_ADDR2H_ADDRHI11_bit at EMAC0_ADDR2H.B11;
    const register unsigned short int EMAC_ADDR2H_ADDRHI12 = 12;
    sbit  EMAC_ADDR2H_ADDRHI12_bit at EMAC0_ADDR2H.B12;
    const register unsigned short int EMAC_ADDR2H_ADDRHI13 = 13;
    sbit  EMAC_ADDR2H_ADDRHI13_bit at EMAC0_ADDR2H.B13;
    const register unsigned short int EMAC_ADDR2H_ADDRHI14 = 14;
    sbit  EMAC_ADDR2H_ADDRHI14_bit at EMAC0_ADDR2H.B14;
    const register unsigned short int EMAC_ADDR2H_ADDRHI15 = 15;
    sbit  EMAC_ADDR2H_ADDRHI15_bit at EMAC0_ADDR2H.B15;
    const register unsigned short int EMAC_ADDR2H_MBC24 = 24;
    sbit  EMAC_ADDR2H_MBC24_bit at EMAC0_ADDR2H.B24;
    const register unsigned short int EMAC_ADDR2H_MBC25 = 25;
    sbit  EMAC_ADDR2H_MBC25_bit at EMAC0_ADDR2H.B25;
    const register unsigned short int EMAC_ADDR2H_MBC26 = 26;
    sbit  EMAC_ADDR2H_MBC26_bit at EMAC0_ADDR2H.B26;
    const register unsigned short int EMAC_ADDR2H_MBC27 = 27;
    sbit  EMAC_ADDR2H_MBC27_bit at EMAC0_ADDR2H.B27;
    const register unsigned short int EMAC_ADDR2H_MBC28 = 28;
    sbit  EMAC_ADDR2H_MBC28_bit at EMAC0_ADDR2H.B28;
    const register unsigned short int EMAC_ADDR2H_MBC29 = 29;
    sbit  EMAC_ADDR2H_MBC29_bit at EMAC0_ADDR2H.B29;
    const register unsigned short int EMAC_ADDR2H_SA = 30;
    sbit  EMAC_ADDR2H_SA_bit at EMAC0_ADDR2H.B30;
    const register unsigned short int EMAC_ADDR2H_AE = 31;
    sbit  EMAC_ADDR2H_AE_bit at EMAC0_ADDR2H.B31;

sfr unsigned long   volatile EMAC0_ADDR2L         absolute 0x400EC054;
    const register unsigned short int EMAC_ADDR2L_ADDRLO0 = 0;
    sbit  EMAC_ADDR2L_ADDRLO0_bit at EMAC0_ADDR2L.B0;
    const register unsigned short int EMAC_ADDR2L_ADDRLO1 = 1;
    sbit  EMAC_ADDR2L_ADDRLO1_bit at EMAC0_ADDR2L.B1;
    const register unsigned short int EMAC_ADDR2L_ADDRLO2 = 2;
    sbit  EMAC_ADDR2L_ADDRLO2_bit at EMAC0_ADDR2L.B2;
    const register unsigned short int EMAC_ADDR2L_ADDRLO3 = 3;
    sbit  EMAC_ADDR2L_ADDRLO3_bit at EMAC0_ADDR2L.B3;
    const register unsigned short int EMAC_ADDR2L_ADDRLO4 = 4;
    sbit  EMAC_ADDR2L_ADDRLO4_bit at EMAC0_ADDR2L.B4;
    const register unsigned short int EMAC_ADDR2L_ADDRLO5 = 5;
    sbit  EMAC_ADDR2L_ADDRLO5_bit at EMAC0_ADDR2L.B5;
    const register unsigned short int EMAC_ADDR2L_ADDRLO6 = 6;
    sbit  EMAC_ADDR2L_ADDRLO6_bit at EMAC0_ADDR2L.B6;
    const register unsigned short int EMAC_ADDR2L_ADDRLO7 = 7;
    sbit  EMAC_ADDR2L_ADDRLO7_bit at EMAC0_ADDR2L.B7;
    const register unsigned short int EMAC_ADDR2L_ADDRLO8 = 8;
    sbit  EMAC_ADDR2L_ADDRLO8_bit at EMAC0_ADDR2L.B8;
    const register unsigned short int EMAC_ADDR2L_ADDRLO9 = 9;
    sbit  EMAC_ADDR2L_ADDRLO9_bit at EMAC0_ADDR2L.B9;
    const register unsigned short int EMAC_ADDR2L_ADDRLO10 = 10;
    sbit  EMAC_ADDR2L_ADDRLO10_bit at EMAC0_ADDR2L.B10;
    const register unsigned short int EMAC_ADDR2L_ADDRLO11 = 11;
    sbit  EMAC_ADDR2L_ADDRLO11_bit at EMAC0_ADDR2L.B11;
    const register unsigned short int EMAC_ADDR2L_ADDRLO12 = 12;
    sbit  EMAC_ADDR2L_ADDRLO12_bit at EMAC0_ADDR2L.B12;
    const register unsigned short int EMAC_ADDR2L_ADDRLO13 = 13;
    sbit  EMAC_ADDR2L_ADDRLO13_bit at EMAC0_ADDR2L.B13;
    const register unsigned short int EMAC_ADDR2L_ADDRLO14 = 14;
    sbit  EMAC_ADDR2L_ADDRLO14_bit at EMAC0_ADDR2L.B14;
    const register unsigned short int EMAC_ADDR2L_ADDRLO15 = 15;
    sbit  EMAC_ADDR2L_ADDRLO15_bit at EMAC0_ADDR2L.B15;
    const register unsigned short int EMAC_ADDR2L_ADDRLO16 = 16;
    sbit  EMAC_ADDR2L_ADDRLO16_bit at EMAC0_ADDR2L.B16;
    const register unsigned short int EMAC_ADDR2L_ADDRLO17 = 17;
    sbit  EMAC_ADDR2L_ADDRLO17_bit at EMAC0_ADDR2L.B17;
    const register unsigned short int EMAC_ADDR2L_ADDRLO18 = 18;
    sbit  EMAC_ADDR2L_ADDRLO18_bit at EMAC0_ADDR2L.B18;
    const register unsigned short int EMAC_ADDR2L_ADDRLO19 = 19;
    sbit  EMAC_ADDR2L_ADDRLO19_bit at EMAC0_ADDR2L.B19;
    const register unsigned short int EMAC_ADDR2L_ADDRLO20 = 20;
    sbit  EMAC_ADDR2L_ADDRLO20_bit at EMAC0_ADDR2L.B20;
    const register unsigned short int EMAC_ADDR2L_ADDRLO21 = 21;
    sbit  EMAC_ADDR2L_ADDRLO21_bit at EMAC0_ADDR2L.B21;
    const register unsigned short int EMAC_ADDR2L_ADDRLO22 = 22;
    sbit  EMAC_ADDR2L_ADDRLO22_bit at EMAC0_ADDR2L.B22;
    const register unsigned short int EMAC_ADDR2L_ADDRLO23 = 23;
    sbit  EMAC_ADDR2L_ADDRLO23_bit at EMAC0_ADDR2L.B23;
    const register unsigned short int EMAC_ADDR2L_ADDRLO24 = 24;
    sbit  EMAC_ADDR2L_ADDRLO24_bit at EMAC0_ADDR2L.B24;
    const register unsigned short int EMAC_ADDR2L_ADDRLO25 = 25;
    sbit  EMAC_ADDR2L_ADDRLO25_bit at EMAC0_ADDR2L.B25;
    const register unsigned short int EMAC_ADDR2L_ADDRLO26 = 26;
    sbit  EMAC_ADDR2L_ADDRLO26_bit at EMAC0_ADDR2L.B26;
    const register unsigned short int EMAC_ADDR2L_ADDRLO27 = 27;
    sbit  EMAC_ADDR2L_ADDRLO27_bit at EMAC0_ADDR2L.B27;
    const register unsigned short int EMAC_ADDR2L_ADDRLO28 = 28;
    sbit  EMAC_ADDR2L_ADDRLO28_bit at EMAC0_ADDR2L.B28;
    const register unsigned short int EMAC_ADDR2L_ADDRLO29 = 29;
    sbit  EMAC_ADDR2L_ADDRLO29_bit at EMAC0_ADDR2L.B29;
    const register unsigned short int EMAC_ADDR2L_ADDRLO30 = 30;
    sbit  EMAC_ADDR2L_ADDRLO30_bit at EMAC0_ADDR2L.B30;
    const register unsigned short int EMAC_ADDR2L_ADDRLO31 = 31;
    sbit  EMAC_ADDR2L_ADDRLO31_bit at EMAC0_ADDR2L.B31;

sfr unsigned long   volatile EMAC0_ADDR3H         absolute 0x400EC058;
    const register unsigned short int EMAC_ADDR3H_ADDRHI0 = 0;
    sbit  EMAC_ADDR3H_ADDRHI0_bit at EMAC0_ADDR3H.B0;
    const register unsigned short int EMAC_ADDR3H_ADDRHI1 = 1;
    sbit  EMAC_ADDR3H_ADDRHI1_bit at EMAC0_ADDR3H.B1;
    const register unsigned short int EMAC_ADDR3H_ADDRHI2 = 2;
    sbit  EMAC_ADDR3H_ADDRHI2_bit at EMAC0_ADDR3H.B2;
    const register unsigned short int EMAC_ADDR3H_ADDRHI3 = 3;
    sbit  EMAC_ADDR3H_ADDRHI3_bit at EMAC0_ADDR3H.B3;
    const register unsigned short int EMAC_ADDR3H_ADDRHI4 = 4;
    sbit  EMAC_ADDR3H_ADDRHI4_bit at EMAC0_ADDR3H.B4;
    const register unsigned short int EMAC_ADDR3H_ADDRHI5 = 5;
    sbit  EMAC_ADDR3H_ADDRHI5_bit at EMAC0_ADDR3H.B5;
    const register unsigned short int EMAC_ADDR3H_ADDRHI6 = 6;
    sbit  EMAC_ADDR3H_ADDRHI6_bit at EMAC0_ADDR3H.B6;
    const register unsigned short int EMAC_ADDR3H_ADDRHI7 = 7;
    sbit  EMAC_ADDR3H_ADDRHI7_bit at EMAC0_ADDR3H.B7;
    const register unsigned short int EMAC_ADDR3H_ADDRHI8 = 8;
    sbit  EMAC_ADDR3H_ADDRHI8_bit at EMAC0_ADDR3H.B8;
    const register unsigned short int EMAC_ADDR3H_ADDRHI9 = 9;
    sbit  EMAC_ADDR3H_ADDRHI9_bit at EMAC0_ADDR3H.B9;
    const register unsigned short int EMAC_ADDR3H_ADDRHI10 = 10;
    sbit  EMAC_ADDR3H_ADDRHI10_bit at EMAC0_ADDR3H.B10;
    const register unsigned short int EMAC_ADDR3H_ADDRHI11 = 11;
    sbit  EMAC_ADDR3H_ADDRHI11_bit at EMAC0_ADDR3H.B11;
    const register unsigned short int EMAC_ADDR3H_ADDRHI12 = 12;
    sbit  EMAC_ADDR3H_ADDRHI12_bit at EMAC0_ADDR3H.B12;
    const register unsigned short int EMAC_ADDR3H_ADDRHI13 = 13;
    sbit  EMAC_ADDR3H_ADDRHI13_bit at EMAC0_ADDR3H.B13;
    const register unsigned short int EMAC_ADDR3H_ADDRHI14 = 14;
    sbit  EMAC_ADDR3H_ADDRHI14_bit at EMAC0_ADDR3H.B14;
    const register unsigned short int EMAC_ADDR3H_ADDRHI15 = 15;
    sbit  EMAC_ADDR3H_ADDRHI15_bit at EMAC0_ADDR3H.B15;
    const register unsigned short int EMAC_ADDR3H_MBC24 = 24;
    sbit  EMAC_ADDR3H_MBC24_bit at EMAC0_ADDR3H.B24;
    const register unsigned short int EMAC_ADDR3H_MBC25 = 25;
    sbit  EMAC_ADDR3H_MBC25_bit at EMAC0_ADDR3H.B25;
    const register unsigned short int EMAC_ADDR3H_MBC26 = 26;
    sbit  EMAC_ADDR3H_MBC26_bit at EMAC0_ADDR3H.B26;
    const register unsigned short int EMAC_ADDR3H_MBC27 = 27;
    sbit  EMAC_ADDR3H_MBC27_bit at EMAC0_ADDR3H.B27;
    const register unsigned short int EMAC_ADDR3H_MBC28 = 28;
    sbit  EMAC_ADDR3H_MBC28_bit at EMAC0_ADDR3H.B28;
    const register unsigned short int EMAC_ADDR3H_MBC29 = 29;
    sbit  EMAC_ADDR3H_MBC29_bit at EMAC0_ADDR3H.B29;
    const register unsigned short int EMAC_ADDR3H_SA = 30;
    sbit  EMAC_ADDR3H_SA_bit at EMAC0_ADDR3H.B30;
    const register unsigned short int EMAC_ADDR3H_AE = 31;
    sbit  EMAC_ADDR3H_AE_bit at EMAC0_ADDR3H.B31;

sfr unsigned long   volatile EMAC0_ADDR3L         absolute 0x400EC05C;
    const register unsigned short int EMAC_ADDR3L_ADDRLO0 = 0;
    sbit  EMAC_ADDR3L_ADDRLO0_bit at EMAC0_ADDR3L.B0;
    const register unsigned short int EMAC_ADDR3L_ADDRLO1 = 1;
    sbit  EMAC_ADDR3L_ADDRLO1_bit at EMAC0_ADDR3L.B1;
    const register unsigned short int EMAC_ADDR3L_ADDRLO2 = 2;
    sbit  EMAC_ADDR3L_ADDRLO2_bit at EMAC0_ADDR3L.B2;
    const register unsigned short int EMAC_ADDR3L_ADDRLO3 = 3;
    sbit  EMAC_ADDR3L_ADDRLO3_bit at EMAC0_ADDR3L.B3;
    const register unsigned short int EMAC_ADDR3L_ADDRLO4 = 4;
    sbit  EMAC_ADDR3L_ADDRLO4_bit at EMAC0_ADDR3L.B4;
    const register unsigned short int EMAC_ADDR3L_ADDRLO5 = 5;
    sbit  EMAC_ADDR3L_ADDRLO5_bit at EMAC0_ADDR3L.B5;
    const register unsigned short int EMAC_ADDR3L_ADDRLO6 = 6;
    sbit  EMAC_ADDR3L_ADDRLO6_bit at EMAC0_ADDR3L.B6;
    const register unsigned short int EMAC_ADDR3L_ADDRLO7 = 7;
    sbit  EMAC_ADDR3L_ADDRLO7_bit at EMAC0_ADDR3L.B7;
    const register unsigned short int EMAC_ADDR3L_ADDRLO8 = 8;
    sbit  EMAC_ADDR3L_ADDRLO8_bit at EMAC0_ADDR3L.B8;
    const register unsigned short int EMAC_ADDR3L_ADDRLO9 = 9;
    sbit  EMAC_ADDR3L_ADDRLO9_bit at EMAC0_ADDR3L.B9;
    const register unsigned short int EMAC_ADDR3L_ADDRLO10 = 10;
    sbit  EMAC_ADDR3L_ADDRLO10_bit at EMAC0_ADDR3L.B10;
    const register unsigned short int EMAC_ADDR3L_ADDRLO11 = 11;
    sbit  EMAC_ADDR3L_ADDRLO11_bit at EMAC0_ADDR3L.B11;
    const register unsigned short int EMAC_ADDR3L_ADDRLO12 = 12;
    sbit  EMAC_ADDR3L_ADDRLO12_bit at EMAC0_ADDR3L.B12;
    const register unsigned short int EMAC_ADDR3L_ADDRLO13 = 13;
    sbit  EMAC_ADDR3L_ADDRLO13_bit at EMAC0_ADDR3L.B13;
    const register unsigned short int EMAC_ADDR3L_ADDRLO14 = 14;
    sbit  EMAC_ADDR3L_ADDRLO14_bit at EMAC0_ADDR3L.B14;
    const register unsigned short int EMAC_ADDR3L_ADDRLO15 = 15;
    sbit  EMAC_ADDR3L_ADDRLO15_bit at EMAC0_ADDR3L.B15;
    const register unsigned short int EMAC_ADDR3L_ADDRLO16 = 16;
    sbit  EMAC_ADDR3L_ADDRLO16_bit at EMAC0_ADDR3L.B16;
    const register unsigned short int EMAC_ADDR3L_ADDRLO17 = 17;
    sbit  EMAC_ADDR3L_ADDRLO17_bit at EMAC0_ADDR3L.B17;
    const register unsigned short int EMAC_ADDR3L_ADDRLO18 = 18;
    sbit  EMAC_ADDR3L_ADDRLO18_bit at EMAC0_ADDR3L.B18;
    const register unsigned short int EMAC_ADDR3L_ADDRLO19 = 19;
    sbit  EMAC_ADDR3L_ADDRLO19_bit at EMAC0_ADDR3L.B19;
    const register unsigned short int EMAC_ADDR3L_ADDRLO20 = 20;
    sbit  EMAC_ADDR3L_ADDRLO20_bit at EMAC0_ADDR3L.B20;
    const register unsigned short int EMAC_ADDR3L_ADDRLO21 = 21;
    sbit  EMAC_ADDR3L_ADDRLO21_bit at EMAC0_ADDR3L.B21;
    const register unsigned short int EMAC_ADDR3L_ADDRLO22 = 22;
    sbit  EMAC_ADDR3L_ADDRLO22_bit at EMAC0_ADDR3L.B22;
    const register unsigned short int EMAC_ADDR3L_ADDRLO23 = 23;
    sbit  EMAC_ADDR3L_ADDRLO23_bit at EMAC0_ADDR3L.B23;
    const register unsigned short int EMAC_ADDR3L_ADDRLO24 = 24;
    sbit  EMAC_ADDR3L_ADDRLO24_bit at EMAC0_ADDR3L.B24;
    const register unsigned short int EMAC_ADDR3L_ADDRLO25 = 25;
    sbit  EMAC_ADDR3L_ADDRLO25_bit at EMAC0_ADDR3L.B25;
    const register unsigned short int EMAC_ADDR3L_ADDRLO26 = 26;
    sbit  EMAC_ADDR3L_ADDRLO26_bit at EMAC0_ADDR3L.B26;
    const register unsigned short int EMAC_ADDR3L_ADDRLO27 = 27;
    sbit  EMAC_ADDR3L_ADDRLO27_bit at EMAC0_ADDR3L.B27;
    const register unsigned short int EMAC_ADDR3L_ADDRLO28 = 28;
    sbit  EMAC_ADDR3L_ADDRLO28_bit at EMAC0_ADDR3L.B28;
    const register unsigned short int EMAC_ADDR3L_ADDRLO29 = 29;
    sbit  EMAC_ADDR3L_ADDRLO29_bit at EMAC0_ADDR3L.B29;
    const register unsigned short int EMAC_ADDR3L_ADDRLO30 = 30;
    sbit  EMAC_ADDR3L_ADDRLO30_bit at EMAC0_ADDR3L.B30;
    const register unsigned short int EMAC_ADDR3L_ADDRLO31 = 31;
    sbit  EMAC_ADDR3L_ADDRLO31_bit at EMAC0_ADDR3L.B31;

sfr unsigned long   volatile EMAC0_WDOGTO         absolute 0x400EC0DC;
    const register unsigned short int EMAC_WDOGTO_WTO0 = 0;
    sbit  EMAC_WDOGTO_WTO0_bit at EMAC0_WDOGTO.B0;
    const register unsigned short int EMAC_WDOGTO_WTO1 = 1;
    sbit  EMAC_WDOGTO_WTO1_bit at EMAC0_WDOGTO.B1;
    const register unsigned short int EMAC_WDOGTO_WTO2 = 2;
    sbit  EMAC_WDOGTO_WTO2_bit at EMAC0_WDOGTO.B2;
    const register unsigned short int EMAC_WDOGTO_WTO3 = 3;
    sbit  EMAC_WDOGTO_WTO3_bit at EMAC0_WDOGTO.B3;
    const register unsigned short int EMAC_WDOGTO_WTO4 = 4;
    sbit  EMAC_WDOGTO_WTO4_bit at EMAC0_WDOGTO.B4;
    const register unsigned short int EMAC_WDOGTO_WTO5 = 5;
    sbit  EMAC_WDOGTO_WTO5_bit at EMAC0_WDOGTO.B5;
    const register unsigned short int EMAC_WDOGTO_WTO6 = 6;
    sbit  EMAC_WDOGTO_WTO6_bit at EMAC0_WDOGTO.B6;
    const register unsigned short int EMAC_WDOGTO_WTO7 = 7;
    sbit  EMAC_WDOGTO_WTO7_bit at EMAC0_WDOGTO.B7;
    const register unsigned short int EMAC_WDOGTO_WTO8 = 8;
    sbit  EMAC_WDOGTO_WTO8_bit at EMAC0_WDOGTO.B8;
    const register unsigned short int EMAC_WDOGTO_WTO9 = 9;
    sbit  EMAC_WDOGTO_WTO9_bit at EMAC0_WDOGTO.B9;
    const register unsigned short int EMAC_WDOGTO_WTO10 = 10;
    sbit  EMAC_WDOGTO_WTO10_bit at EMAC0_WDOGTO.B10;
    const register unsigned short int EMAC_WDOGTO_WTO11 = 11;
    sbit  EMAC_WDOGTO_WTO11_bit at EMAC0_WDOGTO.B11;
    const register unsigned short int EMAC_WDOGTO_WTO12 = 12;
    sbit  EMAC_WDOGTO_WTO12_bit at EMAC0_WDOGTO.B12;
    const register unsigned short int EMAC_WDOGTO_WTO13 = 13;
    sbit  EMAC_WDOGTO_WTO13_bit at EMAC0_WDOGTO.B13;
    const register unsigned short int EMAC_WDOGTO_PWE = 16;
    sbit  EMAC_WDOGTO_PWE_bit at EMAC0_WDOGTO.B16;

sfr unsigned long   volatile EMAC0_MMCCTRL        absolute 0x400EC100;
    const register unsigned short int EMAC_MMCCTRL_CNTRST = 0;
    sbit  EMAC_MMCCTRL_CNTRST_bit at EMAC0_MMCCTRL.B0;
    const register unsigned short int EMAC_MMCCTRL_CNTSTPRO = 1;
    sbit  EMAC_MMCCTRL_CNTSTPRO_bit at EMAC0_MMCCTRL.B1;
    const register unsigned short int EMAC_MMCCTRL_RSTONRD = 2;
    sbit  EMAC_MMCCTRL_RSTONRD_bit at EMAC0_MMCCTRL.B2;
    const register unsigned short int EMAC_MMCCTRL_CNTFREEZ = 3;
    sbit  EMAC_MMCCTRL_CNTFREEZ_bit at EMAC0_MMCCTRL.B3;
    const register unsigned short int EMAC_MMCCTRL_CNTPRST = 4;
    sbit  EMAC_MMCCTRL_CNTPRST_bit at EMAC0_MMCCTRL.B4;
    const register unsigned short int EMAC_MMCCTRL_CNTPRSTLVL = 5;
    sbit  EMAC_MMCCTRL_CNTPRSTLVL_bit at EMAC0_MMCCTRL.B5;
    const register unsigned short int EMAC_MMCCTRL_UCDBC = 8;
    sbit  EMAC_MMCCTRL_UCDBC_bit at EMAC0_MMCCTRL.B8;

sfr unsigned long   volatile EMAC0_MMCRXRIS       absolute 0x400EC104;
    const register unsigned short int EMAC_MMCRXRIS_GBF = 0;
    sbit  EMAC_MMCRXRIS_GBF_bit at EMAC0_MMCRXRIS.B0;
    const register unsigned short int EMAC_MMCRXRIS_CRCERR = 5;
    sbit  EMAC_MMCRXRIS_CRCERR_bit at EMAC0_MMCRXRIS.B5;
    const register unsigned short int EMAC_MMCRXRIS_ALGNERR = 6;
    sbit  EMAC_MMCRXRIS_ALGNERR_bit at EMAC0_MMCRXRIS.B6;
    const register unsigned short int EMAC_MMCRXRIS_UCGF = 17;
    sbit  EMAC_MMCRXRIS_UCGF_bit at EMAC0_MMCRXRIS.B17;

sfr unsigned long   volatile EMAC0_MMCTXRIS       absolute 0x400EC108;
    const register unsigned short int EMAC_MMCTXRIS_GBF = 1;
    sbit  EMAC_MMCTXRIS_GBF_bit at EMAC0_MMCTXRIS.B1;
    const register unsigned short int EMAC_MMCTXRIS_SCOLLGF = 14;
    sbit  EMAC_MMCTXRIS_SCOLLGF_bit at EMAC0_MMCTXRIS.B14;
    const register unsigned short int EMAC_MMCTXRIS_MCOLLGF = 15;
    sbit  EMAC_MMCTXRIS_MCOLLGF_bit at EMAC0_MMCTXRIS.B15;
    const register unsigned short int EMAC_MMCTXRIS_OCTCNT = 20;
    sbit  EMAC_MMCTXRIS_OCTCNT_bit at EMAC0_MMCTXRIS.B20;

sfr unsigned long   volatile EMAC0_MMCRXIM        absolute 0x400EC10C;
    const register unsigned short int EMAC_MMCRXIM_GBF = 0;
    sbit  EMAC_MMCRXIM_GBF_bit at EMAC0_MMCRXIM.B0;
    const register unsigned short int EMAC_MMCRXIM_CRCERR = 5;
    sbit  EMAC_MMCRXIM_CRCERR_bit at EMAC0_MMCRXIM.B5;
    const register unsigned short int EMAC_MMCRXIM_ALGNERR = 6;
    sbit  EMAC_MMCRXIM_ALGNERR_bit at EMAC0_MMCRXIM.B6;
    const register unsigned short int EMAC_MMCRXIM_UCGF = 17;
    sbit  EMAC_MMCRXIM_UCGF_bit at EMAC0_MMCRXIM.B17;

sfr unsigned long   volatile EMAC0_MMCTXIM        absolute 0x400EC110;
    const register unsigned short int EMAC_MMCTXIM_GBF = 1;
    sbit  EMAC_MMCTXIM_GBF_bit at EMAC0_MMCTXIM.B1;
    const register unsigned short int EMAC_MMCTXIM_SCOLLGF = 14;
    sbit  EMAC_MMCTXIM_SCOLLGF_bit at EMAC0_MMCTXIM.B14;
    const register unsigned short int EMAC_MMCTXIM_MCOLLGF = 15;
    sbit  EMAC_MMCTXIM_MCOLLGF_bit at EMAC0_MMCTXIM.B15;
    const register unsigned short int EMAC_MMCTXIM_OCTCNT = 20;
    sbit  EMAC_MMCTXIM_OCTCNT_bit at EMAC0_MMCTXIM.B20;

sfr unsigned long   volatile EMAC0_TXCNTGB        absolute 0x400EC118;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB0 = 0;
    sbit  EMAC_TXCNTGB_TXFRMGB0_bit at EMAC0_TXCNTGB.B0;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB1 = 1;
    sbit  EMAC_TXCNTGB_TXFRMGB1_bit at EMAC0_TXCNTGB.B1;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB2 = 2;
    sbit  EMAC_TXCNTGB_TXFRMGB2_bit at EMAC0_TXCNTGB.B2;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB3 = 3;
    sbit  EMAC_TXCNTGB_TXFRMGB3_bit at EMAC0_TXCNTGB.B3;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB4 = 4;
    sbit  EMAC_TXCNTGB_TXFRMGB4_bit at EMAC0_TXCNTGB.B4;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB5 = 5;
    sbit  EMAC_TXCNTGB_TXFRMGB5_bit at EMAC0_TXCNTGB.B5;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB6 = 6;
    sbit  EMAC_TXCNTGB_TXFRMGB6_bit at EMAC0_TXCNTGB.B6;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB7 = 7;
    sbit  EMAC_TXCNTGB_TXFRMGB7_bit at EMAC0_TXCNTGB.B7;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB8 = 8;
    sbit  EMAC_TXCNTGB_TXFRMGB8_bit at EMAC0_TXCNTGB.B8;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB9 = 9;
    sbit  EMAC_TXCNTGB_TXFRMGB9_bit at EMAC0_TXCNTGB.B9;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB10 = 10;
    sbit  EMAC_TXCNTGB_TXFRMGB10_bit at EMAC0_TXCNTGB.B10;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB11 = 11;
    sbit  EMAC_TXCNTGB_TXFRMGB11_bit at EMAC0_TXCNTGB.B11;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB12 = 12;
    sbit  EMAC_TXCNTGB_TXFRMGB12_bit at EMAC0_TXCNTGB.B12;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB13 = 13;
    sbit  EMAC_TXCNTGB_TXFRMGB13_bit at EMAC0_TXCNTGB.B13;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB14 = 14;
    sbit  EMAC_TXCNTGB_TXFRMGB14_bit at EMAC0_TXCNTGB.B14;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB15 = 15;
    sbit  EMAC_TXCNTGB_TXFRMGB15_bit at EMAC0_TXCNTGB.B15;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB16 = 16;
    sbit  EMAC_TXCNTGB_TXFRMGB16_bit at EMAC0_TXCNTGB.B16;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB17 = 17;
    sbit  EMAC_TXCNTGB_TXFRMGB17_bit at EMAC0_TXCNTGB.B17;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB18 = 18;
    sbit  EMAC_TXCNTGB_TXFRMGB18_bit at EMAC0_TXCNTGB.B18;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB19 = 19;
    sbit  EMAC_TXCNTGB_TXFRMGB19_bit at EMAC0_TXCNTGB.B19;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB20 = 20;
    sbit  EMAC_TXCNTGB_TXFRMGB20_bit at EMAC0_TXCNTGB.B20;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB21 = 21;
    sbit  EMAC_TXCNTGB_TXFRMGB21_bit at EMAC0_TXCNTGB.B21;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB22 = 22;
    sbit  EMAC_TXCNTGB_TXFRMGB22_bit at EMAC0_TXCNTGB.B22;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB23 = 23;
    sbit  EMAC_TXCNTGB_TXFRMGB23_bit at EMAC0_TXCNTGB.B23;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB24 = 24;
    sbit  EMAC_TXCNTGB_TXFRMGB24_bit at EMAC0_TXCNTGB.B24;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB25 = 25;
    sbit  EMAC_TXCNTGB_TXFRMGB25_bit at EMAC0_TXCNTGB.B25;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB26 = 26;
    sbit  EMAC_TXCNTGB_TXFRMGB26_bit at EMAC0_TXCNTGB.B26;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB27 = 27;
    sbit  EMAC_TXCNTGB_TXFRMGB27_bit at EMAC0_TXCNTGB.B27;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB28 = 28;
    sbit  EMAC_TXCNTGB_TXFRMGB28_bit at EMAC0_TXCNTGB.B28;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB29 = 29;
    sbit  EMAC_TXCNTGB_TXFRMGB29_bit at EMAC0_TXCNTGB.B29;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB30 = 30;
    sbit  EMAC_TXCNTGB_TXFRMGB30_bit at EMAC0_TXCNTGB.B30;
    const register unsigned short int EMAC_TXCNTGB_TXFRMGB31 = 31;
    sbit  EMAC_TXCNTGB_TXFRMGB31_bit at EMAC0_TXCNTGB.B31;

sfr unsigned long   volatile EMAC0_TXCNTSCOL      absolute 0x400EC14C;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG0 = 0;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG0_bit at EMAC0_TXCNTSCOL.B0;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG1 = 1;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG1_bit at EMAC0_TXCNTSCOL.B1;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG2 = 2;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG2_bit at EMAC0_TXCNTSCOL.B2;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG3 = 3;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG3_bit at EMAC0_TXCNTSCOL.B3;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG4 = 4;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG4_bit at EMAC0_TXCNTSCOL.B4;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG5 = 5;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG5_bit at EMAC0_TXCNTSCOL.B5;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG6 = 6;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG6_bit at EMAC0_TXCNTSCOL.B6;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG7 = 7;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG7_bit at EMAC0_TXCNTSCOL.B7;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG8 = 8;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG8_bit at EMAC0_TXCNTSCOL.B8;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG9 = 9;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG9_bit at EMAC0_TXCNTSCOL.B9;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG10 = 10;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG10_bit at EMAC0_TXCNTSCOL.B10;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG11 = 11;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG11_bit at EMAC0_TXCNTSCOL.B11;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG12 = 12;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG12_bit at EMAC0_TXCNTSCOL.B12;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG13 = 13;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG13_bit at EMAC0_TXCNTSCOL.B13;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG14 = 14;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG14_bit at EMAC0_TXCNTSCOL.B14;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG15 = 15;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG15_bit at EMAC0_TXCNTSCOL.B15;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG16 = 16;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG16_bit at EMAC0_TXCNTSCOL.B16;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG17 = 17;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG17_bit at EMAC0_TXCNTSCOL.B17;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG18 = 18;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG18_bit at EMAC0_TXCNTSCOL.B18;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG19 = 19;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG19_bit at EMAC0_TXCNTSCOL.B19;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG20 = 20;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG20_bit at EMAC0_TXCNTSCOL.B20;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG21 = 21;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG21_bit at EMAC0_TXCNTSCOL.B21;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG22 = 22;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG22_bit at EMAC0_TXCNTSCOL.B22;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG23 = 23;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG23_bit at EMAC0_TXCNTSCOL.B23;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG24 = 24;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG24_bit at EMAC0_TXCNTSCOL.B24;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG25 = 25;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG25_bit at EMAC0_TXCNTSCOL.B25;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG26 = 26;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG26_bit at EMAC0_TXCNTSCOL.B26;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG27 = 27;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG27_bit at EMAC0_TXCNTSCOL.B27;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG28 = 28;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG28_bit at EMAC0_TXCNTSCOL.B28;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG29 = 29;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG29_bit at EMAC0_TXCNTSCOL.B29;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG30 = 30;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG30_bit at EMAC0_TXCNTSCOL.B30;
    const register unsigned short int EMAC_TXCNTSCOL_TXSNGLCOLG31 = 31;
    sbit  EMAC_TXCNTSCOL_TXSNGLCOLG31_bit at EMAC0_TXCNTSCOL.B31;

sfr unsigned long   volatile EMAC0_TXCNTMCOL      absolute 0x400EC150;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG0 = 0;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG0_bit at EMAC0_TXCNTMCOL.B0;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG1 = 1;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG1_bit at EMAC0_TXCNTMCOL.B1;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG2 = 2;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG2_bit at EMAC0_TXCNTMCOL.B2;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG3 = 3;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG3_bit at EMAC0_TXCNTMCOL.B3;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG4 = 4;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG4_bit at EMAC0_TXCNTMCOL.B4;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG5 = 5;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG5_bit at EMAC0_TXCNTMCOL.B5;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG6 = 6;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG6_bit at EMAC0_TXCNTMCOL.B6;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG7 = 7;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG7_bit at EMAC0_TXCNTMCOL.B7;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG8 = 8;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG8_bit at EMAC0_TXCNTMCOL.B8;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG9 = 9;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG9_bit at EMAC0_TXCNTMCOL.B9;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG10 = 10;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG10_bit at EMAC0_TXCNTMCOL.B10;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG11 = 11;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG11_bit at EMAC0_TXCNTMCOL.B11;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG12 = 12;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG12_bit at EMAC0_TXCNTMCOL.B12;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG13 = 13;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG13_bit at EMAC0_TXCNTMCOL.B13;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG14 = 14;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG14_bit at EMAC0_TXCNTMCOL.B14;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG15 = 15;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG15_bit at EMAC0_TXCNTMCOL.B15;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG16 = 16;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG16_bit at EMAC0_TXCNTMCOL.B16;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG17 = 17;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG17_bit at EMAC0_TXCNTMCOL.B17;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG18 = 18;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG18_bit at EMAC0_TXCNTMCOL.B18;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG19 = 19;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG19_bit at EMAC0_TXCNTMCOL.B19;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG20 = 20;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG20_bit at EMAC0_TXCNTMCOL.B20;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG21 = 21;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG21_bit at EMAC0_TXCNTMCOL.B21;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG22 = 22;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG22_bit at EMAC0_TXCNTMCOL.B22;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG23 = 23;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG23_bit at EMAC0_TXCNTMCOL.B23;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG24 = 24;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG24_bit at EMAC0_TXCNTMCOL.B24;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG25 = 25;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG25_bit at EMAC0_TXCNTMCOL.B25;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG26 = 26;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG26_bit at EMAC0_TXCNTMCOL.B26;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG27 = 27;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG27_bit at EMAC0_TXCNTMCOL.B27;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG28 = 28;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG28_bit at EMAC0_TXCNTMCOL.B28;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG29 = 29;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG29_bit at EMAC0_TXCNTMCOL.B29;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG30 = 30;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG30_bit at EMAC0_TXCNTMCOL.B30;
    const register unsigned short int EMAC_TXCNTMCOL_TXMULTCOLG31 = 31;
    sbit  EMAC_TXCNTMCOL_TXMULTCOLG31_bit at EMAC0_TXCNTMCOL.B31;

sfr unsigned long   volatile EMAC0_TXOCTCNTG      absolute 0x400EC164;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG0 = 0;
    sbit  EMAC_TXOCTCNTG_TXOCTG0_bit at EMAC0_TXOCTCNTG.B0;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG1 = 1;
    sbit  EMAC_TXOCTCNTG_TXOCTG1_bit at EMAC0_TXOCTCNTG.B1;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG2 = 2;
    sbit  EMAC_TXOCTCNTG_TXOCTG2_bit at EMAC0_TXOCTCNTG.B2;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG3 = 3;
    sbit  EMAC_TXOCTCNTG_TXOCTG3_bit at EMAC0_TXOCTCNTG.B3;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG4 = 4;
    sbit  EMAC_TXOCTCNTG_TXOCTG4_bit at EMAC0_TXOCTCNTG.B4;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG5 = 5;
    sbit  EMAC_TXOCTCNTG_TXOCTG5_bit at EMAC0_TXOCTCNTG.B5;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG6 = 6;
    sbit  EMAC_TXOCTCNTG_TXOCTG6_bit at EMAC0_TXOCTCNTG.B6;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG7 = 7;
    sbit  EMAC_TXOCTCNTG_TXOCTG7_bit at EMAC0_TXOCTCNTG.B7;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG8 = 8;
    sbit  EMAC_TXOCTCNTG_TXOCTG8_bit at EMAC0_TXOCTCNTG.B8;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG9 = 9;
    sbit  EMAC_TXOCTCNTG_TXOCTG9_bit at EMAC0_TXOCTCNTG.B9;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG10 = 10;
    sbit  EMAC_TXOCTCNTG_TXOCTG10_bit at EMAC0_TXOCTCNTG.B10;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG11 = 11;
    sbit  EMAC_TXOCTCNTG_TXOCTG11_bit at EMAC0_TXOCTCNTG.B11;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG12 = 12;
    sbit  EMAC_TXOCTCNTG_TXOCTG12_bit at EMAC0_TXOCTCNTG.B12;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG13 = 13;
    sbit  EMAC_TXOCTCNTG_TXOCTG13_bit at EMAC0_TXOCTCNTG.B13;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG14 = 14;
    sbit  EMAC_TXOCTCNTG_TXOCTG14_bit at EMAC0_TXOCTCNTG.B14;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG15 = 15;
    sbit  EMAC_TXOCTCNTG_TXOCTG15_bit at EMAC0_TXOCTCNTG.B15;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG16 = 16;
    sbit  EMAC_TXOCTCNTG_TXOCTG16_bit at EMAC0_TXOCTCNTG.B16;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG17 = 17;
    sbit  EMAC_TXOCTCNTG_TXOCTG17_bit at EMAC0_TXOCTCNTG.B17;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG18 = 18;
    sbit  EMAC_TXOCTCNTG_TXOCTG18_bit at EMAC0_TXOCTCNTG.B18;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG19 = 19;
    sbit  EMAC_TXOCTCNTG_TXOCTG19_bit at EMAC0_TXOCTCNTG.B19;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG20 = 20;
    sbit  EMAC_TXOCTCNTG_TXOCTG20_bit at EMAC0_TXOCTCNTG.B20;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG21 = 21;
    sbit  EMAC_TXOCTCNTG_TXOCTG21_bit at EMAC0_TXOCTCNTG.B21;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG22 = 22;
    sbit  EMAC_TXOCTCNTG_TXOCTG22_bit at EMAC0_TXOCTCNTG.B22;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG23 = 23;
    sbit  EMAC_TXOCTCNTG_TXOCTG23_bit at EMAC0_TXOCTCNTG.B23;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG24 = 24;
    sbit  EMAC_TXOCTCNTG_TXOCTG24_bit at EMAC0_TXOCTCNTG.B24;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG25 = 25;
    sbit  EMAC_TXOCTCNTG_TXOCTG25_bit at EMAC0_TXOCTCNTG.B25;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG26 = 26;
    sbit  EMAC_TXOCTCNTG_TXOCTG26_bit at EMAC0_TXOCTCNTG.B26;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG27 = 27;
    sbit  EMAC_TXOCTCNTG_TXOCTG27_bit at EMAC0_TXOCTCNTG.B27;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG28 = 28;
    sbit  EMAC_TXOCTCNTG_TXOCTG28_bit at EMAC0_TXOCTCNTG.B28;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG29 = 29;
    sbit  EMAC_TXOCTCNTG_TXOCTG29_bit at EMAC0_TXOCTCNTG.B29;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG30 = 30;
    sbit  EMAC_TXOCTCNTG_TXOCTG30_bit at EMAC0_TXOCTCNTG.B30;
    const register unsigned short int EMAC_TXOCTCNTG_TXOCTG31 = 31;
    sbit  EMAC_TXOCTCNTG_TXOCTG31_bit at EMAC0_TXOCTCNTG.B31;

sfr unsigned long   volatile EMAC0_RXCNTGB        absolute 0x400EC180;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB0 = 0;
    sbit  EMAC_RXCNTGB_RXFRMGB0_bit at EMAC0_RXCNTGB.B0;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB1 = 1;
    sbit  EMAC_RXCNTGB_RXFRMGB1_bit at EMAC0_RXCNTGB.B1;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB2 = 2;
    sbit  EMAC_RXCNTGB_RXFRMGB2_bit at EMAC0_RXCNTGB.B2;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB3 = 3;
    sbit  EMAC_RXCNTGB_RXFRMGB3_bit at EMAC0_RXCNTGB.B3;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB4 = 4;
    sbit  EMAC_RXCNTGB_RXFRMGB4_bit at EMAC0_RXCNTGB.B4;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB5 = 5;
    sbit  EMAC_RXCNTGB_RXFRMGB5_bit at EMAC0_RXCNTGB.B5;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB6 = 6;
    sbit  EMAC_RXCNTGB_RXFRMGB6_bit at EMAC0_RXCNTGB.B6;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB7 = 7;
    sbit  EMAC_RXCNTGB_RXFRMGB7_bit at EMAC0_RXCNTGB.B7;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB8 = 8;
    sbit  EMAC_RXCNTGB_RXFRMGB8_bit at EMAC0_RXCNTGB.B8;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB9 = 9;
    sbit  EMAC_RXCNTGB_RXFRMGB9_bit at EMAC0_RXCNTGB.B9;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB10 = 10;
    sbit  EMAC_RXCNTGB_RXFRMGB10_bit at EMAC0_RXCNTGB.B10;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB11 = 11;
    sbit  EMAC_RXCNTGB_RXFRMGB11_bit at EMAC0_RXCNTGB.B11;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB12 = 12;
    sbit  EMAC_RXCNTGB_RXFRMGB12_bit at EMAC0_RXCNTGB.B12;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB13 = 13;
    sbit  EMAC_RXCNTGB_RXFRMGB13_bit at EMAC0_RXCNTGB.B13;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB14 = 14;
    sbit  EMAC_RXCNTGB_RXFRMGB14_bit at EMAC0_RXCNTGB.B14;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB15 = 15;
    sbit  EMAC_RXCNTGB_RXFRMGB15_bit at EMAC0_RXCNTGB.B15;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB16 = 16;
    sbit  EMAC_RXCNTGB_RXFRMGB16_bit at EMAC0_RXCNTGB.B16;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB17 = 17;
    sbit  EMAC_RXCNTGB_RXFRMGB17_bit at EMAC0_RXCNTGB.B17;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB18 = 18;
    sbit  EMAC_RXCNTGB_RXFRMGB18_bit at EMAC0_RXCNTGB.B18;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB19 = 19;
    sbit  EMAC_RXCNTGB_RXFRMGB19_bit at EMAC0_RXCNTGB.B19;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB20 = 20;
    sbit  EMAC_RXCNTGB_RXFRMGB20_bit at EMAC0_RXCNTGB.B20;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB21 = 21;
    sbit  EMAC_RXCNTGB_RXFRMGB21_bit at EMAC0_RXCNTGB.B21;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB22 = 22;
    sbit  EMAC_RXCNTGB_RXFRMGB22_bit at EMAC0_RXCNTGB.B22;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB23 = 23;
    sbit  EMAC_RXCNTGB_RXFRMGB23_bit at EMAC0_RXCNTGB.B23;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB24 = 24;
    sbit  EMAC_RXCNTGB_RXFRMGB24_bit at EMAC0_RXCNTGB.B24;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB25 = 25;
    sbit  EMAC_RXCNTGB_RXFRMGB25_bit at EMAC0_RXCNTGB.B25;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB26 = 26;
    sbit  EMAC_RXCNTGB_RXFRMGB26_bit at EMAC0_RXCNTGB.B26;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB27 = 27;
    sbit  EMAC_RXCNTGB_RXFRMGB27_bit at EMAC0_RXCNTGB.B27;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB28 = 28;
    sbit  EMAC_RXCNTGB_RXFRMGB28_bit at EMAC0_RXCNTGB.B28;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB29 = 29;
    sbit  EMAC_RXCNTGB_RXFRMGB29_bit at EMAC0_RXCNTGB.B29;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB30 = 30;
    sbit  EMAC_RXCNTGB_RXFRMGB30_bit at EMAC0_RXCNTGB.B30;
    const register unsigned short int EMAC_RXCNTGB_RXFRMGB31 = 31;
    sbit  EMAC_RXCNTGB_RXFRMGB31_bit at EMAC0_RXCNTGB.B31;

sfr unsigned long   volatile EMAC0_RXCNTCRCERR    absolute 0x400EC194;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR0 = 0;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR0_bit at EMAC0_RXCNTCRCERR.B0;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR1 = 1;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR1_bit at EMAC0_RXCNTCRCERR.B1;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR2 = 2;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR2_bit at EMAC0_RXCNTCRCERR.B2;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR3 = 3;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR3_bit at EMAC0_RXCNTCRCERR.B3;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR4 = 4;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR4_bit at EMAC0_RXCNTCRCERR.B4;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR5 = 5;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR5_bit at EMAC0_RXCNTCRCERR.B5;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR6 = 6;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR6_bit at EMAC0_RXCNTCRCERR.B6;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR7 = 7;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR7_bit at EMAC0_RXCNTCRCERR.B7;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR8 = 8;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR8_bit at EMAC0_RXCNTCRCERR.B8;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR9 = 9;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR9_bit at EMAC0_RXCNTCRCERR.B9;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR10 = 10;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR10_bit at EMAC0_RXCNTCRCERR.B10;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR11 = 11;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR11_bit at EMAC0_RXCNTCRCERR.B11;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR12 = 12;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR12_bit at EMAC0_RXCNTCRCERR.B12;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR13 = 13;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR13_bit at EMAC0_RXCNTCRCERR.B13;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR14 = 14;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR14_bit at EMAC0_RXCNTCRCERR.B14;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR15 = 15;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR15_bit at EMAC0_RXCNTCRCERR.B15;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR16 = 16;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR16_bit at EMAC0_RXCNTCRCERR.B16;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR17 = 17;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR17_bit at EMAC0_RXCNTCRCERR.B17;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR18 = 18;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR18_bit at EMAC0_RXCNTCRCERR.B18;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR19 = 19;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR19_bit at EMAC0_RXCNTCRCERR.B19;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR20 = 20;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR20_bit at EMAC0_RXCNTCRCERR.B20;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR21 = 21;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR21_bit at EMAC0_RXCNTCRCERR.B21;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR22 = 22;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR22_bit at EMAC0_RXCNTCRCERR.B22;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR23 = 23;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR23_bit at EMAC0_RXCNTCRCERR.B23;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR24 = 24;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR24_bit at EMAC0_RXCNTCRCERR.B24;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR25 = 25;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR25_bit at EMAC0_RXCNTCRCERR.B25;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR26 = 26;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR26_bit at EMAC0_RXCNTCRCERR.B26;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR27 = 27;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR27_bit at EMAC0_RXCNTCRCERR.B27;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR28 = 28;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR28_bit at EMAC0_RXCNTCRCERR.B28;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR29 = 29;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR29_bit at EMAC0_RXCNTCRCERR.B29;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR30 = 30;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR30_bit at EMAC0_RXCNTCRCERR.B30;
    const register unsigned short int EMAC_RXCNTCRCERR_RXCRCERR31 = 31;
    sbit  EMAC_RXCNTCRCERR_RXCRCERR31_bit at EMAC0_RXCNTCRCERR.B31;

sfr unsigned long   volatile EMAC0_RXCNTALGNERR   absolute 0x400EC198;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR0 = 0;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR0_bit at EMAC0_RXCNTALGNERR.B0;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR1 = 1;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR1_bit at EMAC0_RXCNTALGNERR.B1;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR2 = 2;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR2_bit at EMAC0_RXCNTALGNERR.B2;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR3 = 3;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR3_bit at EMAC0_RXCNTALGNERR.B3;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR4 = 4;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR4_bit at EMAC0_RXCNTALGNERR.B4;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR5 = 5;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR5_bit at EMAC0_RXCNTALGNERR.B5;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR6 = 6;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR6_bit at EMAC0_RXCNTALGNERR.B6;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR7 = 7;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR7_bit at EMAC0_RXCNTALGNERR.B7;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR8 = 8;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR8_bit at EMAC0_RXCNTALGNERR.B8;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR9 = 9;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR9_bit at EMAC0_RXCNTALGNERR.B9;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR10 = 10;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR10_bit at EMAC0_RXCNTALGNERR.B10;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR11 = 11;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR11_bit at EMAC0_RXCNTALGNERR.B11;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR12 = 12;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR12_bit at EMAC0_RXCNTALGNERR.B12;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR13 = 13;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR13_bit at EMAC0_RXCNTALGNERR.B13;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR14 = 14;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR14_bit at EMAC0_RXCNTALGNERR.B14;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR15 = 15;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR15_bit at EMAC0_RXCNTALGNERR.B15;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR16 = 16;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR16_bit at EMAC0_RXCNTALGNERR.B16;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR17 = 17;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR17_bit at EMAC0_RXCNTALGNERR.B17;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR18 = 18;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR18_bit at EMAC0_RXCNTALGNERR.B18;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR19 = 19;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR19_bit at EMAC0_RXCNTALGNERR.B19;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR20 = 20;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR20_bit at EMAC0_RXCNTALGNERR.B20;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR21 = 21;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR21_bit at EMAC0_RXCNTALGNERR.B21;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR22 = 22;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR22_bit at EMAC0_RXCNTALGNERR.B22;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR23 = 23;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR23_bit at EMAC0_RXCNTALGNERR.B23;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR24 = 24;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR24_bit at EMAC0_RXCNTALGNERR.B24;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR25 = 25;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR25_bit at EMAC0_RXCNTALGNERR.B25;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR26 = 26;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR26_bit at EMAC0_RXCNTALGNERR.B26;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR27 = 27;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR27_bit at EMAC0_RXCNTALGNERR.B27;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR28 = 28;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR28_bit at EMAC0_RXCNTALGNERR.B28;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR29 = 29;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR29_bit at EMAC0_RXCNTALGNERR.B29;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR30 = 30;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR30_bit at EMAC0_RXCNTALGNERR.B30;
    const register unsigned short int EMAC_RXCNTALGNERR_RXALGNERR31 = 31;
    sbit  EMAC_RXCNTALGNERR_RXALGNERR31_bit at EMAC0_RXCNTALGNERR.B31;

sfr unsigned long   volatile EMAC0_RXCNTGUNI      absolute 0x400EC1C4;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG0 = 0;
    sbit  EMAC_RXCNTGUNI_RXUCASTG0_bit at EMAC0_RXCNTGUNI.B0;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG1 = 1;
    sbit  EMAC_RXCNTGUNI_RXUCASTG1_bit at EMAC0_RXCNTGUNI.B1;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG2 = 2;
    sbit  EMAC_RXCNTGUNI_RXUCASTG2_bit at EMAC0_RXCNTGUNI.B2;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG3 = 3;
    sbit  EMAC_RXCNTGUNI_RXUCASTG3_bit at EMAC0_RXCNTGUNI.B3;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG4 = 4;
    sbit  EMAC_RXCNTGUNI_RXUCASTG4_bit at EMAC0_RXCNTGUNI.B4;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG5 = 5;
    sbit  EMAC_RXCNTGUNI_RXUCASTG5_bit at EMAC0_RXCNTGUNI.B5;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG6 = 6;
    sbit  EMAC_RXCNTGUNI_RXUCASTG6_bit at EMAC0_RXCNTGUNI.B6;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG7 = 7;
    sbit  EMAC_RXCNTGUNI_RXUCASTG7_bit at EMAC0_RXCNTGUNI.B7;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG8 = 8;
    sbit  EMAC_RXCNTGUNI_RXUCASTG8_bit at EMAC0_RXCNTGUNI.B8;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG9 = 9;
    sbit  EMAC_RXCNTGUNI_RXUCASTG9_bit at EMAC0_RXCNTGUNI.B9;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG10 = 10;
    sbit  EMAC_RXCNTGUNI_RXUCASTG10_bit at EMAC0_RXCNTGUNI.B10;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG11 = 11;
    sbit  EMAC_RXCNTGUNI_RXUCASTG11_bit at EMAC0_RXCNTGUNI.B11;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG12 = 12;
    sbit  EMAC_RXCNTGUNI_RXUCASTG12_bit at EMAC0_RXCNTGUNI.B12;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG13 = 13;
    sbit  EMAC_RXCNTGUNI_RXUCASTG13_bit at EMAC0_RXCNTGUNI.B13;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG14 = 14;
    sbit  EMAC_RXCNTGUNI_RXUCASTG14_bit at EMAC0_RXCNTGUNI.B14;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG15 = 15;
    sbit  EMAC_RXCNTGUNI_RXUCASTG15_bit at EMAC0_RXCNTGUNI.B15;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG16 = 16;
    sbit  EMAC_RXCNTGUNI_RXUCASTG16_bit at EMAC0_RXCNTGUNI.B16;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG17 = 17;
    sbit  EMAC_RXCNTGUNI_RXUCASTG17_bit at EMAC0_RXCNTGUNI.B17;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG18 = 18;
    sbit  EMAC_RXCNTGUNI_RXUCASTG18_bit at EMAC0_RXCNTGUNI.B18;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG19 = 19;
    sbit  EMAC_RXCNTGUNI_RXUCASTG19_bit at EMAC0_RXCNTGUNI.B19;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG20 = 20;
    sbit  EMAC_RXCNTGUNI_RXUCASTG20_bit at EMAC0_RXCNTGUNI.B20;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG21 = 21;
    sbit  EMAC_RXCNTGUNI_RXUCASTG21_bit at EMAC0_RXCNTGUNI.B21;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG22 = 22;
    sbit  EMAC_RXCNTGUNI_RXUCASTG22_bit at EMAC0_RXCNTGUNI.B22;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG23 = 23;
    sbit  EMAC_RXCNTGUNI_RXUCASTG23_bit at EMAC0_RXCNTGUNI.B23;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG24 = 24;
    sbit  EMAC_RXCNTGUNI_RXUCASTG24_bit at EMAC0_RXCNTGUNI.B24;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG25 = 25;
    sbit  EMAC_RXCNTGUNI_RXUCASTG25_bit at EMAC0_RXCNTGUNI.B25;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG26 = 26;
    sbit  EMAC_RXCNTGUNI_RXUCASTG26_bit at EMAC0_RXCNTGUNI.B26;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG27 = 27;
    sbit  EMAC_RXCNTGUNI_RXUCASTG27_bit at EMAC0_RXCNTGUNI.B27;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG28 = 28;
    sbit  EMAC_RXCNTGUNI_RXUCASTG28_bit at EMAC0_RXCNTGUNI.B28;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG29 = 29;
    sbit  EMAC_RXCNTGUNI_RXUCASTG29_bit at EMAC0_RXCNTGUNI.B29;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG30 = 30;
    sbit  EMAC_RXCNTGUNI_RXUCASTG30_bit at EMAC0_RXCNTGUNI.B30;
    const register unsigned short int EMAC_RXCNTGUNI_RXUCASTG31 = 31;
    sbit  EMAC_RXCNTGUNI_RXUCASTG31_bit at EMAC0_RXCNTGUNI.B31;

sfr unsigned long   volatile EMAC0_VLNINCREP      absolute 0x400EC584;
    const register unsigned short int EMAC_VLNINCREP_VLT0 = 0;
    sbit  EMAC_VLNINCREP_VLT0_bit at EMAC0_VLNINCREP.B0;
    const register unsigned short int EMAC_VLNINCREP_VLT1 = 1;
    sbit  EMAC_VLNINCREP_VLT1_bit at EMAC0_VLNINCREP.B1;
    const register unsigned short int EMAC_VLNINCREP_VLT2 = 2;
    sbit  EMAC_VLNINCREP_VLT2_bit at EMAC0_VLNINCREP.B2;
    const register unsigned short int EMAC_VLNINCREP_VLT3 = 3;
    sbit  EMAC_VLNINCREP_VLT3_bit at EMAC0_VLNINCREP.B3;
    const register unsigned short int EMAC_VLNINCREP_VLT4 = 4;
    sbit  EMAC_VLNINCREP_VLT4_bit at EMAC0_VLNINCREP.B4;
    const register unsigned short int EMAC_VLNINCREP_VLT5 = 5;
    sbit  EMAC_VLNINCREP_VLT5_bit at EMAC0_VLNINCREP.B5;
    const register unsigned short int EMAC_VLNINCREP_VLT6 = 6;
    sbit  EMAC_VLNINCREP_VLT6_bit at EMAC0_VLNINCREP.B6;
    const register unsigned short int EMAC_VLNINCREP_VLT7 = 7;
    sbit  EMAC_VLNINCREP_VLT7_bit at EMAC0_VLNINCREP.B7;
    const register unsigned short int EMAC_VLNINCREP_VLT8 = 8;
    sbit  EMAC_VLNINCREP_VLT8_bit at EMAC0_VLNINCREP.B8;
    const register unsigned short int EMAC_VLNINCREP_VLT9 = 9;
    sbit  EMAC_VLNINCREP_VLT9_bit at EMAC0_VLNINCREP.B9;
    const register unsigned short int EMAC_VLNINCREP_VLT10 = 10;
    sbit  EMAC_VLNINCREP_VLT10_bit at EMAC0_VLNINCREP.B10;
    const register unsigned short int EMAC_VLNINCREP_VLT11 = 11;
    sbit  EMAC_VLNINCREP_VLT11_bit at EMAC0_VLNINCREP.B11;
    const register unsigned short int EMAC_VLNINCREP_VLT12 = 12;
    sbit  EMAC_VLNINCREP_VLT12_bit at EMAC0_VLNINCREP.B12;
    const register unsigned short int EMAC_VLNINCREP_VLT13 = 13;
    sbit  EMAC_VLNINCREP_VLT13_bit at EMAC0_VLNINCREP.B13;
    const register unsigned short int EMAC_VLNINCREP_VLT14 = 14;
    sbit  EMAC_VLNINCREP_VLT14_bit at EMAC0_VLNINCREP.B14;
    const register unsigned short int EMAC_VLNINCREP_VLT15 = 15;
    sbit  EMAC_VLNINCREP_VLT15_bit at EMAC0_VLNINCREP.B15;
    const register unsigned short int EMAC_VLNINCREP_VLC16 = 16;
    sbit  EMAC_VLNINCREP_VLC16_bit at EMAC0_VLNINCREP.B16;
    const register unsigned short int EMAC_VLNINCREP_VLC17 = 17;
    sbit  EMAC_VLNINCREP_VLC17_bit at EMAC0_VLNINCREP.B17;
    const register unsigned short int EMAC_VLNINCREP_VLP = 18;
    sbit  EMAC_VLNINCREP_VLP_bit at EMAC0_VLNINCREP.B18;
    const register unsigned short int EMAC_VLNINCREP_CSVL = 19;
    sbit  EMAC_VLNINCREP_CSVL_bit at EMAC0_VLNINCREP.B19;

sfr unsigned long   volatile EMAC0_VLANHASH       absolute 0x400EC588;
    const register unsigned short int EMAC_VLANHASH_VLHT0 = 0;
    sbit  EMAC_VLANHASH_VLHT0_bit at EMAC0_VLANHASH.B0;
    const register unsigned short int EMAC_VLANHASH_VLHT1 = 1;
    sbit  EMAC_VLANHASH_VLHT1_bit at EMAC0_VLANHASH.B1;
    const register unsigned short int EMAC_VLANHASH_VLHT2 = 2;
    sbit  EMAC_VLANHASH_VLHT2_bit at EMAC0_VLANHASH.B2;
    const register unsigned short int EMAC_VLANHASH_VLHT3 = 3;
    sbit  EMAC_VLANHASH_VLHT3_bit at EMAC0_VLANHASH.B3;
    const register unsigned short int EMAC_VLANHASH_VLHT4 = 4;
    sbit  EMAC_VLANHASH_VLHT4_bit at EMAC0_VLANHASH.B4;
    const register unsigned short int EMAC_VLANHASH_VLHT5 = 5;
    sbit  EMAC_VLANHASH_VLHT5_bit at EMAC0_VLANHASH.B5;
    const register unsigned short int EMAC_VLANHASH_VLHT6 = 6;
    sbit  EMAC_VLANHASH_VLHT6_bit at EMAC0_VLANHASH.B6;
    const register unsigned short int EMAC_VLANHASH_VLHT7 = 7;
    sbit  EMAC_VLANHASH_VLHT7_bit at EMAC0_VLANHASH.B7;
    const register unsigned short int EMAC_VLANHASH_VLHT8 = 8;
    sbit  EMAC_VLANHASH_VLHT8_bit at EMAC0_VLANHASH.B8;
    const register unsigned short int EMAC_VLANHASH_VLHT9 = 9;
    sbit  EMAC_VLANHASH_VLHT9_bit at EMAC0_VLANHASH.B9;
    const register unsigned short int EMAC_VLANHASH_VLHT10 = 10;
    sbit  EMAC_VLANHASH_VLHT10_bit at EMAC0_VLANHASH.B10;
    const register unsigned short int EMAC_VLANHASH_VLHT11 = 11;
    sbit  EMAC_VLANHASH_VLHT11_bit at EMAC0_VLANHASH.B11;
    const register unsigned short int EMAC_VLANHASH_VLHT12 = 12;
    sbit  EMAC_VLANHASH_VLHT12_bit at EMAC0_VLANHASH.B12;
    const register unsigned short int EMAC_VLANHASH_VLHT13 = 13;
    sbit  EMAC_VLANHASH_VLHT13_bit at EMAC0_VLANHASH.B13;
    const register unsigned short int EMAC_VLANHASH_VLHT14 = 14;
    sbit  EMAC_VLANHASH_VLHT14_bit at EMAC0_VLANHASH.B14;
    const register unsigned short int EMAC_VLANHASH_VLHT15 = 15;
    sbit  EMAC_VLANHASH_VLHT15_bit at EMAC0_VLANHASH.B15;

sfr unsigned long   volatile EMAC0_TIMSTCTRL      absolute 0x400EC700;
    const register unsigned short int EMAC_TIMSTCTRL_TSEN = 0;
    sbit  EMAC_TIMSTCTRL_TSEN_bit at EMAC0_TIMSTCTRL.B0;
    const register unsigned short int EMAC_TIMSTCTRL_TSFCUPDT = 1;
    sbit  EMAC_TIMSTCTRL_TSFCUPDT_bit at EMAC0_TIMSTCTRL.B1;
    const register unsigned short int EMAC_TIMSTCTRL_TSINIT = 2;
    sbit  EMAC_TIMSTCTRL_TSINIT_bit at EMAC0_TIMSTCTRL.B2;
    const register unsigned short int EMAC_TIMSTCTRL_TSUPDT = 3;
    sbit  EMAC_TIMSTCTRL_TSUPDT_bit at EMAC0_TIMSTCTRL.B3;
    const register unsigned short int EMAC_TIMSTCTRL_INTTRIG = 4;
    sbit  EMAC_TIMSTCTRL_INTTRIG_bit at EMAC0_TIMSTCTRL.B4;
    const register unsigned short int EMAC_TIMSTCTRL_ADDREGUP = 5;
    sbit  EMAC_TIMSTCTRL_ADDREGUP_bit at EMAC0_TIMSTCTRL.B5;
    const register unsigned short int EMAC_TIMSTCTRL_ALLF = 8;
    sbit  EMAC_TIMSTCTRL_ALLF_bit at EMAC0_TIMSTCTRL.B8;
    const register unsigned short int EMAC_TIMSTCTRL_DGTLBIN = 9;
    sbit  EMAC_TIMSTCTRL_DGTLBIN_bit at EMAC0_TIMSTCTRL.B9;
    const register unsigned short int EMAC_TIMSTCTRL_PTPVER2 = 10;
    sbit  EMAC_TIMSTCTRL_PTPVER2_bit at EMAC0_TIMSTCTRL.B10;
    const register unsigned short int EMAC_TIMSTCTRL_PTPETH = 11;
    sbit  EMAC_TIMSTCTRL_PTPETH_bit at EMAC0_TIMSTCTRL.B11;
    const register unsigned short int EMAC_TIMSTCTRL_PTPIPV6 = 12;
    sbit  EMAC_TIMSTCTRL_PTPIPV6_bit at EMAC0_TIMSTCTRL.B12;
    const register unsigned short int EMAC_TIMSTCTRL_PTPIPV4 = 13;
    sbit  EMAC_TIMSTCTRL_PTPIPV4_bit at EMAC0_TIMSTCTRL.B13;
    const register unsigned short int EMAC_TIMSTCTRL_TSEVNT = 14;
    sbit  EMAC_TIMSTCTRL_TSEVNT_bit at EMAC0_TIMSTCTRL.B14;
    const register unsigned short int EMAC_TIMSTCTRL_TSMAST = 15;
    sbit  EMAC_TIMSTCTRL_TSMAST_bit at EMAC0_TIMSTCTRL.B15;
    const register unsigned short int EMAC_TIMSTCTRL_SELPTP16 = 16;
    sbit  EMAC_TIMSTCTRL_SELPTP16_bit at EMAC0_TIMSTCTRL.B16;
    const register unsigned short int EMAC_TIMSTCTRL_SELPTP17 = 17;
    sbit  EMAC_TIMSTCTRL_SELPTP17_bit at EMAC0_TIMSTCTRL.B17;
    const register unsigned short int EMAC_TIMSTCTRL_PTPFLTR = 18;
    sbit  EMAC_TIMSTCTRL_PTPFLTR_bit at EMAC0_TIMSTCTRL.B18;

sfr unsigned long   volatile EMAC0_SUBSECINC      absolute 0x400EC704;
    const register unsigned short int EMAC_SUBSECINC_SSINC0 = 0;
    sbit  EMAC_SUBSECINC_SSINC0_bit at EMAC0_SUBSECINC.B0;
    const register unsigned short int EMAC_SUBSECINC_SSINC1 = 1;
    sbit  EMAC_SUBSECINC_SSINC1_bit at EMAC0_SUBSECINC.B1;
    const register unsigned short int EMAC_SUBSECINC_SSINC2 = 2;
    sbit  EMAC_SUBSECINC_SSINC2_bit at EMAC0_SUBSECINC.B2;
    const register unsigned short int EMAC_SUBSECINC_SSINC3 = 3;
    sbit  EMAC_SUBSECINC_SSINC3_bit at EMAC0_SUBSECINC.B3;
    const register unsigned short int EMAC_SUBSECINC_SSINC4 = 4;
    sbit  EMAC_SUBSECINC_SSINC4_bit at EMAC0_SUBSECINC.B4;
    const register unsigned short int EMAC_SUBSECINC_SSINC5 = 5;
    sbit  EMAC_SUBSECINC_SSINC5_bit at EMAC0_SUBSECINC.B5;
    const register unsigned short int EMAC_SUBSECINC_SSINC6 = 6;
    sbit  EMAC_SUBSECINC_SSINC6_bit at EMAC0_SUBSECINC.B6;
    const register unsigned short int EMAC_SUBSECINC_SSINC7 = 7;
    sbit  EMAC_SUBSECINC_SSINC7_bit at EMAC0_SUBSECINC.B7;

sfr unsigned long   volatile EMAC0_TIMSEC         absolute 0x400EC708;
    const register unsigned short int EMAC_TIMSEC_TSS0 = 0;
    sbit  EMAC_TIMSEC_TSS0_bit at EMAC0_TIMSEC.B0;
    const register unsigned short int EMAC_TIMSEC_TSS1 = 1;
    sbit  EMAC_TIMSEC_TSS1_bit at EMAC0_TIMSEC.B1;
    const register unsigned short int EMAC_TIMSEC_TSS2 = 2;
    sbit  EMAC_TIMSEC_TSS2_bit at EMAC0_TIMSEC.B2;
    const register unsigned short int EMAC_TIMSEC_TSS3 = 3;
    sbit  EMAC_TIMSEC_TSS3_bit at EMAC0_TIMSEC.B3;
    const register unsigned short int EMAC_TIMSEC_TSS4 = 4;
    sbit  EMAC_TIMSEC_TSS4_bit at EMAC0_TIMSEC.B4;
    const register unsigned short int EMAC_TIMSEC_TSS5 = 5;
    sbit  EMAC_TIMSEC_TSS5_bit at EMAC0_TIMSEC.B5;
    const register unsigned short int EMAC_TIMSEC_TSS6 = 6;
    sbit  EMAC_TIMSEC_TSS6_bit at EMAC0_TIMSEC.B6;
    const register unsigned short int EMAC_TIMSEC_TSS7 = 7;
    sbit  EMAC_TIMSEC_TSS7_bit at EMAC0_TIMSEC.B7;
    const register unsigned short int EMAC_TIMSEC_TSS8 = 8;
    sbit  EMAC_TIMSEC_TSS8_bit at EMAC0_TIMSEC.B8;
    const register unsigned short int EMAC_TIMSEC_TSS9 = 9;
    sbit  EMAC_TIMSEC_TSS9_bit at EMAC0_TIMSEC.B9;
    const register unsigned short int EMAC_TIMSEC_TSS10 = 10;
    sbit  EMAC_TIMSEC_TSS10_bit at EMAC0_TIMSEC.B10;
    const register unsigned short int EMAC_TIMSEC_TSS11 = 11;
    sbit  EMAC_TIMSEC_TSS11_bit at EMAC0_TIMSEC.B11;
    const register unsigned short int EMAC_TIMSEC_TSS12 = 12;
    sbit  EMAC_TIMSEC_TSS12_bit at EMAC0_TIMSEC.B12;
    const register unsigned short int EMAC_TIMSEC_TSS13 = 13;
    sbit  EMAC_TIMSEC_TSS13_bit at EMAC0_TIMSEC.B13;
    const register unsigned short int EMAC_TIMSEC_TSS14 = 14;
    sbit  EMAC_TIMSEC_TSS14_bit at EMAC0_TIMSEC.B14;
    const register unsigned short int EMAC_TIMSEC_TSS15 = 15;
    sbit  EMAC_TIMSEC_TSS15_bit at EMAC0_TIMSEC.B15;
    const register unsigned short int EMAC_TIMSEC_TSS16 = 16;
    sbit  EMAC_TIMSEC_TSS16_bit at EMAC0_TIMSEC.B16;
    const register unsigned short int EMAC_TIMSEC_TSS17 = 17;
    sbit  EMAC_TIMSEC_TSS17_bit at EMAC0_TIMSEC.B17;
    const register unsigned short int EMAC_TIMSEC_TSS18 = 18;
    sbit  EMAC_TIMSEC_TSS18_bit at EMAC0_TIMSEC.B18;
    const register unsigned short int EMAC_TIMSEC_TSS19 = 19;
    sbit  EMAC_TIMSEC_TSS19_bit at EMAC0_TIMSEC.B19;
    const register unsigned short int EMAC_TIMSEC_TSS20 = 20;
    sbit  EMAC_TIMSEC_TSS20_bit at EMAC0_TIMSEC.B20;
    const register unsigned short int EMAC_TIMSEC_TSS21 = 21;
    sbit  EMAC_TIMSEC_TSS21_bit at EMAC0_TIMSEC.B21;
    const register unsigned short int EMAC_TIMSEC_TSS22 = 22;
    sbit  EMAC_TIMSEC_TSS22_bit at EMAC0_TIMSEC.B22;
    const register unsigned short int EMAC_TIMSEC_TSS23 = 23;
    sbit  EMAC_TIMSEC_TSS23_bit at EMAC0_TIMSEC.B23;
    const register unsigned short int EMAC_TIMSEC_TSS24 = 24;
    sbit  EMAC_TIMSEC_TSS24_bit at EMAC0_TIMSEC.B24;
    const register unsigned short int EMAC_TIMSEC_TSS25 = 25;
    sbit  EMAC_TIMSEC_TSS25_bit at EMAC0_TIMSEC.B25;
    const register unsigned short int EMAC_TIMSEC_TSS26 = 26;
    sbit  EMAC_TIMSEC_TSS26_bit at EMAC0_TIMSEC.B26;
    const register unsigned short int EMAC_TIMSEC_TSS27 = 27;
    sbit  EMAC_TIMSEC_TSS27_bit at EMAC0_TIMSEC.B27;
    const register unsigned short int EMAC_TIMSEC_TSS28 = 28;
    sbit  EMAC_TIMSEC_TSS28_bit at EMAC0_TIMSEC.B28;
    const register unsigned short int EMAC_TIMSEC_TSS29 = 29;
    sbit  EMAC_TIMSEC_TSS29_bit at EMAC0_TIMSEC.B29;
    const register unsigned short int EMAC_TIMSEC_TSS30 = 30;
    sbit  EMAC_TIMSEC_TSS30_bit at EMAC0_TIMSEC.B30;
    const register unsigned short int EMAC_TIMSEC_TSS31 = 31;
    sbit  EMAC_TIMSEC_TSS31_bit at EMAC0_TIMSEC.B31;

sfr unsigned long   volatile EMAC0_TIMNANO        absolute 0x400EC70C;
    const register unsigned short int EMAC_TIMNANO_TSSS0 = 0;
    sbit  EMAC_TIMNANO_TSSS0_bit at EMAC0_TIMNANO.B0;
    const register unsigned short int EMAC_TIMNANO_TSSS1 = 1;
    sbit  EMAC_TIMNANO_TSSS1_bit at EMAC0_TIMNANO.B1;
    const register unsigned short int EMAC_TIMNANO_TSSS2 = 2;
    sbit  EMAC_TIMNANO_TSSS2_bit at EMAC0_TIMNANO.B2;
    const register unsigned short int EMAC_TIMNANO_TSSS3 = 3;
    sbit  EMAC_TIMNANO_TSSS3_bit at EMAC0_TIMNANO.B3;
    const register unsigned short int EMAC_TIMNANO_TSSS4 = 4;
    sbit  EMAC_TIMNANO_TSSS4_bit at EMAC0_TIMNANO.B4;
    const register unsigned short int EMAC_TIMNANO_TSSS5 = 5;
    sbit  EMAC_TIMNANO_TSSS5_bit at EMAC0_TIMNANO.B5;
    const register unsigned short int EMAC_TIMNANO_TSSS6 = 6;
    sbit  EMAC_TIMNANO_TSSS6_bit at EMAC0_TIMNANO.B6;
    const register unsigned short int EMAC_TIMNANO_TSSS7 = 7;
    sbit  EMAC_TIMNANO_TSSS7_bit at EMAC0_TIMNANO.B7;
    const register unsigned short int EMAC_TIMNANO_TSSS8 = 8;
    sbit  EMAC_TIMNANO_TSSS8_bit at EMAC0_TIMNANO.B8;
    const register unsigned short int EMAC_TIMNANO_TSSS9 = 9;
    sbit  EMAC_TIMNANO_TSSS9_bit at EMAC0_TIMNANO.B9;
    const register unsigned short int EMAC_TIMNANO_TSSS10 = 10;
    sbit  EMAC_TIMNANO_TSSS10_bit at EMAC0_TIMNANO.B10;
    const register unsigned short int EMAC_TIMNANO_TSSS11 = 11;
    sbit  EMAC_TIMNANO_TSSS11_bit at EMAC0_TIMNANO.B11;
    const register unsigned short int EMAC_TIMNANO_TSSS12 = 12;
    sbit  EMAC_TIMNANO_TSSS12_bit at EMAC0_TIMNANO.B12;
    const register unsigned short int EMAC_TIMNANO_TSSS13 = 13;
    sbit  EMAC_TIMNANO_TSSS13_bit at EMAC0_TIMNANO.B13;
    const register unsigned short int EMAC_TIMNANO_TSSS14 = 14;
    sbit  EMAC_TIMNANO_TSSS14_bit at EMAC0_TIMNANO.B14;
    const register unsigned short int EMAC_TIMNANO_TSSS15 = 15;
    sbit  EMAC_TIMNANO_TSSS15_bit at EMAC0_TIMNANO.B15;
    const register unsigned short int EMAC_TIMNANO_TSSS16 = 16;
    sbit  EMAC_TIMNANO_TSSS16_bit at EMAC0_TIMNANO.B16;
    const register unsigned short int EMAC_TIMNANO_TSSS17 = 17;
    sbit  EMAC_TIMNANO_TSSS17_bit at EMAC0_TIMNANO.B17;
    const register unsigned short int EMAC_TIMNANO_TSSS18 = 18;
    sbit  EMAC_TIMNANO_TSSS18_bit at EMAC0_TIMNANO.B18;
    const register unsigned short int EMAC_TIMNANO_TSSS19 = 19;
    sbit  EMAC_TIMNANO_TSSS19_bit at EMAC0_TIMNANO.B19;
    const register unsigned short int EMAC_TIMNANO_TSSS20 = 20;
    sbit  EMAC_TIMNANO_TSSS20_bit at EMAC0_TIMNANO.B20;
    const register unsigned short int EMAC_TIMNANO_TSSS21 = 21;
    sbit  EMAC_TIMNANO_TSSS21_bit at EMAC0_TIMNANO.B21;
    const register unsigned short int EMAC_TIMNANO_TSSS22 = 22;
    sbit  EMAC_TIMNANO_TSSS22_bit at EMAC0_TIMNANO.B22;
    const register unsigned short int EMAC_TIMNANO_TSSS23 = 23;
    sbit  EMAC_TIMNANO_TSSS23_bit at EMAC0_TIMNANO.B23;
    const register unsigned short int EMAC_TIMNANO_TSSS24 = 24;
    sbit  EMAC_TIMNANO_TSSS24_bit at EMAC0_TIMNANO.B24;
    const register unsigned short int EMAC_TIMNANO_TSSS25 = 25;
    sbit  EMAC_TIMNANO_TSSS25_bit at EMAC0_TIMNANO.B25;
    const register unsigned short int EMAC_TIMNANO_TSSS26 = 26;
    sbit  EMAC_TIMNANO_TSSS26_bit at EMAC0_TIMNANO.B26;
    const register unsigned short int EMAC_TIMNANO_TSSS27 = 27;
    sbit  EMAC_TIMNANO_TSSS27_bit at EMAC0_TIMNANO.B27;
    const register unsigned short int EMAC_TIMNANO_TSSS28 = 28;
    sbit  EMAC_TIMNANO_TSSS28_bit at EMAC0_TIMNANO.B28;
    const register unsigned short int EMAC_TIMNANO_TSSS29 = 29;
    sbit  EMAC_TIMNANO_TSSS29_bit at EMAC0_TIMNANO.B29;
    const register unsigned short int EMAC_TIMNANO_TSSS30 = 30;
    sbit  EMAC_TIMNANO_TSSS30_bit at EMAC0_TIMNANO.B30;

sfr unsigned long   volatile EMAC0_TIMSECU        absolute 0x400EC710;
    const register unsigned short int EMAC_TIMSECU_TSS0 = 0;
    sbit  EMAC_TIMSECU_TSS0_bit at EMAC0_TIMSECU.B0;
    const register unsigned short int EMAC_TIMSECU_TSS1 = 1;
    sbit  EMAC_TIMSECU_TSS1_bit at EMAC0_TIMSECU.B1;
    const register unsigned short int EMAC_TIMSECU_TSS2 = 2;
    sbit  EMAC_TIMSECU_TSS2_bit at EMAC0_TIMSECU.B2;
    const register unsigned short int EMAC_TIMSECU_TSS3 = 3;
    sbit  EMAC_TIMSECU_TSS3_bit at EMAC0_TIMSECU.B3;
    const register unsigned short int EMAC_TIMSECU_TSS4 = 4;
    sbit  EMAC_TIMSECU_TSS4_bit at EMAC0_TIMSECU.B4;
    const register unsigned short int EMAC_TIMSECU_TSS5 = 5;
    sbit  EMAC_TIMSECU_TSS5_bit at EMAC0_TIMSECU.B5;
    const register unsigned short int EMAC_TIMSECU_TSS6 = 6;
    sbit  EMAC_TIMSECU_TSS6_bit at EMAC0_TIMSECU.B6;
    const register unsigned short int EMAC_TIMSECU_TSS7 = 7;
    sbit  EMAC_TIMSECU_TSS7_bit at EMAC0_TIMSECU.B7;
    const register unsigned short int EMAC_TIMSECU_TSS8 = 8;
    sbit  EMAC_TIMSECU_TSS8_bit at EMAC0_TIMSECU.B8;
    const register unsigned short int EMAC_TIMSECU_TSS9 = 9;
    sbit  EMAC_TIMSECU_TSS9_bit at EMAC0_TIMSECU.B9;
    const register unsigned short int EMAC_TIMSECU_TSS10 = 10;
    sbit  EMAC_TIMSECU_TSS10_bit at EMAC0_TIMSECU.B10;
    const register unsigned short int EMAC_TIMSECU_TSS11 = 11;
    sbit  EMAC_TIMSECU_TSS11_bit at EMAC0_TIMSECU.B11;
    const register unsigned short int EMAC_TIMSECU_TSS12 = 12;
    sbit  EMAC_TIMSECU_TSS12_bit at EMAC0_TIMSECU.B12;
    const register unsigned short int EMAC_TIMSECU_TSS13 = 13;
    sbit  EMAC_TIMSECU_TSS13_bit at EMAC0_TIMSECU.B13;
    const register unsigned short int EMAC_TIMSECU_TSS14 = 14;
    sbit  EMAC_TIMSECU_TSS14_bit at EMAC0_TIMSECU.B14;
    const register unsigned short int EMAC_TIMSECU_TSS15 = 15;
    sbit  EMAC_TIMSECU_TSS15_bit at EMAC0_TIMSECU.B15;
    const register unsigned short int EMAC_TIMSECU_TSS16 = 16;
    sbit  EMAC_TIMSECU_TSS16_bit at EMAC0_TIMSECU.B16;
    const register unsigned short int EMAC_TIMSECU_TSS17 = 17;
    sbit  EMAC_TIMSECU_TSS17_bit at EMAC0_TIMSECU.B17;
    const register unsigned short int EMAC_TIMSECU_TSS18 = 18;
    sbit  EMAC_TIMSECU_TSS18_bit at EMAC0_TIMSECU.B18;
    const register unsigned short int EMAC_TIMSECU_TSS19 = 19;
    sbit  EMAC_TIMSECU_TSS19_bit at EMAC0_TIMSECU.B19;
    const register unsigned short int EMAC_TIMSECU_TSS20 = 20;
    sbit  EMAC_TIMSECU_TSS20_bit at EMAC0_TIMSECU.B20;
    const register unsigned short int EMAC_TIMSECU_TSS21 = 21;
    sbit  EMAC_TIMSECU_TSS21_bit at EMAC0_TIMSECU.B21;
    const register unsigned short int EMAC_TIMSECU_TSS22 = 22;
    sbit  EMAC_TIMSECU_TSS22_bit at EMAC0_TIMSECU.B22;
    const register unsigned short int EMAC_TIMSECU_TSS23 = 23;
    sbit  EMAC_TIMSECU_TSS23_bit at EMAC0_TIMSECU.B23;
    const register unsigned short int EMAC_TIMSECU_TSS24 = 24;
    sbit  EMAC_TIMSECU_TSS24_bit at EMAC0_TIMSECU.B24;
    const register unsigned short int EMAC_TIMSECU_TSS25 = 25;
    sbit  EMAC_TIMSECU_TSS25_bit at EMAC0_TIMSECU.B25;
    const register unsigned short int EMAC_TIMSECU_TSS26 = 26;
    sbit  EMAC_TIMSECU_TSS26_bit at EMAC0_TIMSECU.B26;
    const register unsigned short int EMAC_TIMSECU_TSS27 = 27;
    sbit  EMAC_TIMSECU_TSS27_bit at EMAC0_TIMSECU.B27;
    const register unsigned short int EMAC_TIMSECU_TSS28 = 28;
    sbit  EMAC_TIMSECU_TSS28_bit at EMAC0_TIMSECU.B28;
    const register unsigned short int EMAC_TIMSECU_TSS29 = 29;
    sbit  EMAC_TIMSECU_TSS29_bit at EMAC0_TIMSECU.B29;
    const register unsigned short int EMAC_TIMSECU_TSS30 = 30;
    sbit  EMAC_TIMSECU_TSS30_bit at EMAC0_TIMSECU.B30;
    const register unsigned short int EMAC_TIMSECU_TSS31 = 31;
    sbit  EMAC_TIMSECU_TSS31_bit at EMAC0_TIMSECU.B31;

sfr unsigned long   volatile EMAC0_TIMNANOU       absolute 0x400EC714;
    const register unsigned short int EMAC_TIMNANOU_TSSS0 = 0;
    sbit  EMAC_TIMNANOU_TSSS0_bit at EMAC0_TIMNANOU.B0;
    const register unsigned short int EMAC_TIMNANOU_TSSS1 = 1;
    sbit  EMAC_TIMNANOU_TSSS1_bit at EMAC0_TIMNANOU.B1;
    const register unsigned short int EMAC_TIMNANOU_TSSS2 = 2;
    sbit  EMAC_TIMNANOU_TSSS2_bit at EMAC0_TIMNANOU.B2;
    const register unsigned short int EMAC_TIMNANOU_TSSS3 = 3;
    sbit  EMAC_TIMNANOU_TSSS3_bit at EMAC0_TIMNANOU.B3;
    const register unsigned short int EMAC_TIMNANOU_TSSS4 = 4;
    sbit  EMAC_TIMNANOU_TSSS4_bit at EMAC0_TIMNANOU.B4;
    const register unsigned short int EMAC_TIMNANOU_TSSS5 = 5;
    sbit  EMAC_TIMNANOU_TSSS5_bit at EMAC0_TIMNANOU.B5;
    const register unsigned short int EMAC_TIMNANOU_TSSS6 = 6;
    sbit  EMAC_TIMNANOU_TSSS6_bit at EMAC0_TIMNANOU.B6;
    const register unsigned short int EMAC_TIMNANOU_TSSS7 = 7;
    sbit  EMAC_TIMNANOU_TSSS7_bit at EMAC0_TIMNANOU.B7;
    const register unsigned short int EMAC_TIMNANOU_TSSS8 = 8;
    sbit  EMAC_TIMNANOU_TSSS8_bit at EMAC0_TIMNANOU.B8;
    const register unsigned short int EMAC_TIMNANOU_TSSS9 = 9;
    sbit  EMAC_TIMNANOU_TSSS9_bit at EMAC0_TIMNANOU.B9;
    const register unsigned short int EMAC_TIMNANOU_TSSS10 = 10;
    sbit  EMAC_TIMNANOU_TSSS10_bit at EMAC0_TIMNANOU.B10;
    const register unsigned short int EMAC_TIMNANOU_TSSS11 = 11;
    sbit  EMAC_TIMNANOU_TSSS11_bit at EMAC0_TIMNANOU.B11;
    const register unsigned short int EMAC_TIMNANOU_TSSS12 = 12;
    sbit  EMAC_TIMNANOU_TSSS12_bit at EMAC0_TIMNANOU.B12;
    const register unsigned short int EMAC_TIMNANOU_TSSS13 = 13;
    sbit  EMAC_TIMNANOU_TSSS13_bit at EMAC0_TIMNANOU.B13;
    const register unsigned short int EMAC_TIMNANOU_TSSS14 = 14;
    sbit  EMAC_TIMNANOU_TSSS14_bit at EMAC0_TIMNANOU.B14;
    const register unsigned short int EMAC_TIMNANOU_TSSS15 = 15;
    sbit  EMAC_TIMNANOU_TSSS15_bit at EMAC0_TIMNANOU.B15;
    const register unsigned short int EMAC_TIMNANOU_TSSS16 = 16;
    sbit  EMAC_TIMNANOU_TSSS16_bit at EMAC0_TIMNANOU.B16;
    const register unsigned short int EMAC_TIMNANOU_TSSS17 = 17;
    sbit  EMAC_TIMNANOU_TSSS17_bit at EMAC0_TIMNANOU.B17;
    const register unsigned short int EMAC_TIMNANOU_TSSS18 = 18;
    sbit  EMAC_TIMNANOU_TSSS18_bit at EMAC0_TIMNANOU.B18;
    const register unsigned short int EMAC_TIMNANOU_TSSS19 = 19;
    sbit  EMAC_TIMNANOU_TSSS19_bit at EMAC0_TIMNANOU.B19;
    const register unsigned short int EMAC_TIMNANOU_TSSS20 = 20;
    sbit  EMAC_TIMNANOU_TSSS20_bit at EMAC0_TIMNANOU.B20;
    const register unsigned short int EMAC_TIMNANOU_TSSS21 = 21;
    sbit  EMAC_TIMNANOU_TSSS21_bit at EMAC0_TIMNANOU.B21;
    const register unsigned short int EMAC_TIMNANOU_TSSS22 = 22;
    sbit  EMAC_TIMNANOU_TSSS22_bit at EMAC0_TIMNANOU.B22;
    const register unsigned short int EMAC_TIMNANOU_TSSS23 = 23;
    sbit  EMAC_TIMNANOU_TSSS23_bit at EMAC0_TIMNANOU.B23;
    const register unsigned short int EMAC_TIMNANOU_TSSS24 = 24;
    sbit  EMAC_TIMNANOU_TSSS24_bit at EMAC0_TIMNANOU.B24;
    const register unsigned short int EMAC_TIMNANOU_TSSS25 = 25;
    sbit  EMAC_TIMNANOU_TSSS25_bit at EMAC0_TIMNANOU.B25;
    const register unsigned short int EMAC_TIMNANOU_TSSS26 = 26;
    sbit  EMAC_TIMNANOU_TSSS26_bit at EMAC0_TIMNANOU.B26;
    const register unsigned short int EMAC_TIMNANOU_TSSS27 = 27;
    sbit  EMAC_TIMNANOU_TSSS27_bit at EMAC0_TIMNANOU.B27;
    const register unsigned short int EMAC_TIMNANOU_TSSS28 = 28;
    sbit  EMAC_TIMNANOU_TSSS28_bit at EMAC0_TIMNANOU.B28;
    const register unsigned short int EMAC_TIMNANOU_TSSS29 = 29;
    sbit  EMAC_TIMNANOU_TSSS29_bit at EMAC0_TIMNANOU.B29;
    const register unsigned short int EMAC_TIMNANOU_TSSS30 = 30;
    sbit  EMAC_TIMNANOU_TSSS30_bit at EMAC0_TIMNANOU.B30;
    const register unsigned short int EMAC_TIMNANOU_ADDSUB = 31;
    sbit  EMAC_TIMNANOU_ADDSUB_bit at EMAC0_TIMNANOU.B31;

sfr unsigned long   volatile EMAC0_TIMADD         absolute 0x400EC718;
    const register unsigned short int EMAC_TIMADD_TSAR0 = 0;
    sbit  EMAC_TIMADD_TSAR0_bit at EMAC0_TIMADD.B0;
    const register unsigned short int EMAC_TIMADD_TSAR1 = 1;
    sbit  EMAC_TIMADD_TSAR1_bit at EMAC0_TIMADD.B1;
    const register unsigned short int EMAC_TIMADD_TSAR2 = 2;
    sbit  EMAC_TIMADD_TSAR2_bit at EMAC0_TIMADD.B2;
    const register unsigned short int EMAC_TIMADD_TSAR3 = 3;
    sbit  EMAC_TIMADD_TSAR3_bit at EMAC0_TIMADD.B3;
    const register unsigned short int EMAC_TIMADD_TSAR4 = 4;
    sbit  EMAC_TIMADD_TSAR4_bit at EMAC0_TIMADD.B4;
    const register unsigned short int EMAC_TIMADD_TSAR5 = 5;
    sbit  EMAC_TIMADD_TSAR5_bit at EMAC0_TIMADD.B5;
    const register unsigned short int EMAC_TIMADD_TSAR6 = 6;
    sbit  EMAC_TIMADD_TSAR6_bit at EMAC0_TIMADD.B6;
    const register unsigned short int EMAC_TIMADD_TSAR7 = 7;
    sbit  EMAC_TIMADD_TSAR7_bit at EMAC0_TIMADD.B7;
    const register unsigned short int EMAC_TIMADD_TSAR8 = 8;
    sbit  EMAC_TIMADD_TSAR8_bit at EMAC0_TIMADD.B8;
    const register unsigned short int EMAC_TIMADD_TSAR9 = 9;
    sbit  EMAC_TIMADD_TSAR9_bit at EMAC0_TIMADD.B9;
    const register unsigned short int EMAC_TIMADD_TSAR10 = 10;
    sbit  EMAC_TIMADD_TSAR10_bit at EMAC0_TIMADD.B10;
    const register unsigned short int EMAC_TIMADD_TSAR11 = 11;
    sbit  EMAC_TIMADD_TSAR11_bit at EMAC0_TIMADD.B11;
    const register unsigned short int EMAC_TIMADD_TSAR12 = 12;
    sbit  EMAC_TIMADD_TSAR12_bit at EMAC0_TIMADD.B12;
    const register unsigned short int EMAC_TIMADD_TSAR13 = 13;
    sbit  EMAC_TIMADD_TSAR13_bit at EMAC0_TIMADD.B13;
    const register unsigned short int EMAC_TIMADD_TSAR14 = 14;
    sbit  EMAC_TIMADD_TSAR14_bit at EMAC0_TIMADD.B14;
    const register unsigned short int EMAC_TIMADD_TSAR15 = 15;
    sbit  EMAC_TIMADD_TSAR15_bit at EMAC0_TIMADD.B15;
    const register unsigned short int EMAC_TIMADD_TSAR16 = 16;
    sbit  EMAC_TIMADD_TSAR16_bit at EMAC0_TIMADD.B16;
    const register unsigned short int EMAC_TIMADD_TSAR17 = 17;
    sbit  EMAC_TIMADD_TSAR17_bit at EMAC0_TIMADD.B17;
    const register unsigned short int EMAC_TIMADD_TSAR18 = 18;
    sbit  EMAC_TIMADD_TSAR18_bit at EMAC0_TIMADD.B18;
    const register unsigned short int EMAC_TIMADD_TSAR19 = 19;
    sbit  EMAC_TIMADD_TSAR19_bit at EMAC0_TIMADD.B19;
    const register unsigned short int EMAC_TIMADD_TSAR20 = 20;
    sbit  EMAC_TIMADD_TSAR20_bit at EMAC0_TIMADD.B20;
    const register unsigned short int EMAC_TIMADD_TSAR21 = 21;
    sbit  EMAC_TIMADD_TSAR21_bit at EMAC0_TIMADD.B21;
    const register unsigned short int EMAC_TIMADD_TSAR22 = 22;
    sbit  EMAC_TIMADD_TSAR22_bit at EMAC0_TIMADD.B22;
    const register unsigned short int EMAC_TIMADD_TSAR23 = 23;
    sbit  EMAC_TIMADD_TSAR23_bit at EMAC0_TIMADD.B23;
    const register unsigned short int EMAC_TIMADD_TSAR24 = 24;
    sbit  EMAC_TIMADD_TSAR24_bit at EMAC0_TIMADD.B24;
    const register unsigned short int EMAC_TIMADD_TSAR25 = 25;
    sbit  EMAC_TIMADD_TSAR25_bit at EMAC0_TIMADD.B25;
    const register unsigned short int EMAC_TIMADD_TSAR26 = 26;
    sbit  EMAC_TIMADD_TSAR26_bit at EMAC0_TIMADD.B26;
    const register unsigned short int EMAC_TIMADD_TSAR27 = 27;
    sbit  EMAC_TIMADD_TSAR27_bit at EMAC0_TIMADD.B27;
    const register unsigned short int EMAC_TIMADD_TSAR28 = 28;
    sbit  EMAC_TIMADD_TSAR28_bit at EMAC0_TIMADD.B28;
    const register unsigned short int EMAC_TIMADD_TSAR29 = 29;
    sbit  EMAC_TIMADD_TSAR29_bit at EMAC0_TIMADD.B29;
    const register unsigned short int EMAC_TIMADD_TSAR30 = 30;
    sbit  EMAC_TIMADD_TSAR30_bit at EMAC0_TIMADD.B30;
    const register unsigned short int EMAC_TIMADD_TSAR31 = 31;
    sbit  EMAC_TIMADD_TSAR31_bit at EMAC0_TIMADD.B31;

sfr unsigned long   volatile EMAC0_TARGSEC        absolute 0x400EC71C;
    const register unsigned short int EMAC_TARGSEC_TSTR0 = 0;
    sbit  EMAC_TARGSEC_TSTR0_bit at EMAC0_TARGSEC.B0;
    const register unsigned short int EMAC_TARGSEC_TSTR1 = 1;
    sbit  EMAC_TARGSEC_TSTR1_bit at EMAC0_TARGSEC.B1;
    const register unsigned short int EMAC_TARGSEC_TSTR2 = 2;
    sbit  EMAC_TARGSEC_TSTR2_bit at EMAC0_TARGSEC.B2;
    const register unsigned short int EMAC_TARGSEC_TSTR3 = 3;
    sbit  EMAC_TARGSEC_TSTR3_bit at EMAC0_TARGSEC.B3;
    const register unsigned short int EMAC_TARGSEC_TSTR4 = 4;
    sbit  EMAC_TARGSEC_TSTR4_bit at EMAC0_TARGSEC.B4;
    const register unsigned short int EMAC_TARGSEC_TSTR5 = 5;
    sbit  EMAC_TARGSEC_TSTR5_bit at EMAC0_TARGSEC.B5;
    const register unsigned short int EMAC_TARGSEC_TSTR6 = 6;
    sbit  EMAC_TARGSEC_TSTR6_bit at EMAC0_TARGSEC.B6;
    const register unsigned short int EMAC_TARGSEC_TSTR7 = 7;
    sbit  EMAC_TARGSEC_TSTR7_bit at EMAC0_TARGSEC.B7;
    const register unsigned short int EMAC_TARGSEC_TSTR8 = 8;
    sbit  EMAC_TARGSEC_TSTR8_bit at EMAC0_TARGSEC.B8;
    const register unsigned short int EMAC_TARGSEC_TSTR9 = 9;
    sbit  EMAC_TARGSEC_TSTR9_bit at EMAC0_TARGSEC.B9;
    const register unsigned short int EMAC_TARGSEC_TSTR10 = 10;
    sbit  EMAC_TARGSEC_TSTR10_bit at EMAC0_TARGSEC.B10;
    const register unsigned short int EMAC_TARGSEC_TSTR11 = 11;
    sbit  EMAC_TARGSEC_TSTR11_bit at EMAC0_TARGSEC.B11;
    const register unsigned short int EMAC_TARGSEC_TSTR12 = 12;
    sbit  EMAC_TARGSEC_TSTR12_bit at EMAC0_TARGSEC.B12;
    const register unsigned short int EMAC_TARGSEC_TSTR13 = 13;
    sbit  EMAC_TARGSEC_TSTR13_bit at EMAC0_TARGSEC.B13;
    const register unsigned short int EMAC_TARGSEC_TSTR14 = 14;
    sbit  EMAC_TARGSEC_TSTR14_bit at EMAC0_TARGSEC.B14;
    const register unsigned short int EMAC_TARGSEC_TSTR15 = 15;
    sbit  EMAC_TARGSEC_TSTR15_bit at EMAC0_TARGSEC.B15;
    const register unsigned short int EMAC_TARGSEC_TSTR16 = 16;
    sbit  EMAC_TARGSEC_TSTR16_bit at EMAC0_TARGSEC.B16;
    const register unsigned short int EMAC_TARGSEC_TSTR17 = 17;
    sbit  EMAC_TARGSEC_TSTR17_bit at EMAC0_TARGSEC.B17;
    const register unsigned short int EMAC_TARGSEC_TSTR18 = 18;
    sbit  EMAC_TARGSEC_TSTR18_bit at EMAC0_TARGSEC.B18;
    const register unsigned short int EMAC_TARGSEC_TSTR19 = 19;
    sbit  EMAC_TARGSEC_TSTR19_bit at EMAC0_TARGSEC.B19;
    const register unsigned short int EMAC_TARGSEC_TSTR20 = 20;
    sbit  EMAC_TARGSEC_TSTR20_bit at EMAC0_TARGSEC.B20;
    const register unsigned short int EMAC_TARGSEC_TSTR21 = 21;
    sbit  EMAC_TARGSEC_TSTR21_bit at EMAC0_TARGSEC.B21;
    const register unsigned short int EMAC_TARGSEC_TSTR22 = 22;
    sbit  EMAC_TARGSEC_TSTR22_bit at EMAC0_TARGSEC.B22;
    const register unsigned short int EMAC_TARGSEC_TSTR23 = 23;
    sbit  EMAC_TARGSEC_TSTR23_bit at EMAC0_TARGSEC.B23;
    const register unsigned short int EMAC_TARGSEC_TSTR24 = 24;
    sbit  EMAC_TARGSEC_TSTR24_bit at EMAC0_TARGSEC.B24;
    const register unsigned short int EMAC_TARGSEC_TSTR25 = 25;
    sbit  EMAC_TARGSEC_TSTR25_bit at EMAC0_TARGSEC.B25;
    const register unsigned short int EMAC_TARGSEC_TSTR26 = 26;
    sbit  EMAC_TARGSEC_TSTR26_bit at EMAC0_TARGSEC.B26;
    const register unsigned short int EMAC_TARGSEC_TSTR27 = 27;
    sbit  EMAC_TARGSEC_TSTR27_bit at EMAC0_TARGSEC.B27;
    const register unsigned short int EMAC_TARGSEC_TSTR28 = 28;
    sbit  EMAC_TARGSEC_TSTR28_bit at EMAC0_TARGSEC.B28;
    const register unsigned short int EMAC_TARGSEC_TSTR29 = 29;
    sbit  EMAC_TARGSEC_TSTR29_bit at EMAC0_TARGSEC.B29;
    const register unsigned short int EMAC_TARGSEC_TSTR30 = 30;
    sbit  EMAC_TARGSEC_TSTR30_bit at EMAC0_TARGSEC.B30;
    const register unsigned short int EMAC_TARGSEC_TSTR31 = 31;
    sbit  EMAC_TARGSEC_TSTR31_bit at EMAC0_TARGSEC.B31;

sfr unsigned long   volatile EMAC0_TARGNANO       absolute 0x400EC720;
    const register unsigned short int EMAC_TARGNANO_TTSLO0 = 0;
    sbit  EMAC_TARGNANO_TTSLO0_bit at EMAC0_TARGNANO.B0;
    const register unsigned short int EMAC_TARGNANO_TTSLO1 = 1;
    sbit  EMAC_TARGNANO_TTSLO1_bit at EMAC0_TARGNANO.B1;
    const register unsigned short int EMAC_TARGNANO_TTSLO2 = 2;
    sbit  EMAC_TARGNANO_TTSLO2_bit at EMAC0_TARGNANO.B2;
    const register unsigned short int EMAC_TARGNANO_TTSLO3 = 3;
    sbit  EMAC_TARGNANO_TTSLO3_bit at EMAC0_TARGNANO.B3;
    const register unsigned short int EMAC_TARGNANO_TTSLO4 = 4;
    sbit  EMAC_TARGNANO_TTSLO4_bit at EMAC0_TARGNANO.B4;
    const register unsigned short int EMAC_TARGNANO_TTSLO5 = 5;
    sbit  EMAC_TARGNANO_TTSLO5_bit at EMAC0_TARGNANO.B5;
    const register unsigned short int EMAC_TARGNANO_TTSLO6 = 6;
    sbit  EMAC_TARGNANO_TTSLO6_bit at EMAC0_TARGNANO.B6;
    const register unsigned short int EMAC_TARGNANO_TTSLO7 = 7;
    sbit  EMAC_TARGNANO_TTSLO7_bit at EMAC0_TARGNANO.B7;
    const register unsigned short int EMAC_TARGNANO_TTSLO8 = 8;
    sbit  EMAC_TARGNANO_TTSLO8_bit at EMAC0_TARGNANO.B8;
    const register unsigned short int EMAC_TARGNANO_TTSLO9 = 9;
    sbit  EMAC_TARGNANO_TTSLO9_bit at EMAC0_TARGNANO.B9;
    const register unsigned short int EMAC_TARGNANO_TTSLO10 = 10;
    sbit  EMAC_TARGNANO_TTSLO10_bit at EMAC0_TARGNANO.B10;
    const register unsigned short int EMAC_TARGNANO_TTSLO11 = 11;
    sbit  EMAC_TARGNANO_TTSLO11_bit at EMAC0_TARGNANO.B11;
    const register unsigned short int EMAC_TARGNANO_TTSLO12 = 12;
    sbit  EMAC_TARGNANO_TTSLO12_bit at EMAC0_TARGNANO.B12;
    const register unsigned short int EMAC_TARGNANO_TTSLO13 = 13;
    sbit  EMAC_TARGNANO_TTSLO13_bit at EMAC0_TARGNANO.B13;
    const register unsigned short int EMAC_TARGNANO_TTSLO14 = 14;
    sbit  EMAC_TARGNANO_TTSLO14_bit at EMAC0_TARGNANO.B14;
    const register unsigned short int EMAC_TARGNANO_TTSLO15 = 15;
    sbit  EMAC_TARGNANO_TTSLO15_bit at EMAC0_TARGNANO.B15;
    const register unsigned short int EMAC_TARGNANO_TTSLO16 = 16;
    sbit  EMAC_TARGNANO_TTSLO16_bit at EMAC0_TARGNANO.B16;
    const register unsigned short int EMAC_TARGNANO_TTSLO17 = 17;
    sbit  EMAC_TARGNANO_TTSLO17_bit at EMAC0_TARGNANO.B17;
    const register unsigned short int EMAC_TARGNANO_TTSLO18 = 18;
    sbit  EMAC_TARGNANO_TTSLO18_bit at EMAC0_TARGNANO.B18;
    const register unsigned short int EMAC_TARGNANO_TTSLO19 = 19;
    sbit  EMAC_TARGNANO_TTSLO19_bit at EMAC0_TARGNANO.B19;
    const register unsigned short int EMAC_TARGNANO_TTSLO20 = 20;
    sbit  EMAC_TARGNANO_TTSLO20_bit at EMAC0_TARGNANO.B20;
    const register unsigned short int EMAC_TARGNANO_TTSLO21 = 21;
    sbit  EMAC_TARGNANO_TTSLO21_bit at EMAC0_TARGNANO.B21;
    const register unsigned short int EMAC_TARGNANO_TTSLO22 = 22;
    sbit  EMAC_TARGNANO_TTSLO22_bit at EMAC0_TARGNANO.B22;
    const register unsigned short int EMAC_TARGNANO_TTSLO23 = 23;
    sbit  EMAC_TARGNANO_TTSLO23_bit at EMAC0_TARGNANO.B23;
    const register unsigned short int EMAC_TARGNANO_TTSLO24 = 24;
    sbit  EMAC_TARGNANO_TTSLO24_bit at EMAC0_TARGNANO.B24;
    const register unsigned short int EMAC_TARGNANO_TTSLO25 = 25;
    sbit  EMAC_TARGNANO_TTSLO25_bit at EMAC0_TARGNANO.B25;
    const register unsigned short int EMAC_TARGNANO_TTSLO26 = 26;
    sbit  EMAC_TARGNANO_TTSLO26_bit at EMAC0_TARGNANO.B26;
    const register unsigned short int EMAC_TARGNANO_TTSLO27 = 27;
    sbit  EMAC_TARGNANO_TTSLO27_bit at EMAC0_TARGNANO.B27;
    const register unsigned short int EMAC_TARGNANO_TTSLO28 = 28;
    sbit  EMAC_TARGNANO_TTSLO28_bit at EMAC0_TARGNANO.B28;
    const register unsigned short int EMAC_TARGNANO_TTSLO29 = 29;
    sbit  EMAC_TARGNANO_TTSLO29_bit at EMAC0_TARGNANO.B29;
    const register unsigned short int EMAC_TARGNANO_TTSLO30 = 30;
    sbit  EMAC_TARGNANO_TTSLO30_bit at EMAC0_TARGNANO.B30;
    const register unsigned short int EMAC_TARGNANO_TRGTBUSY = 31;
    sbit  EMAC_TARGNANO_TRGTBUSY_bit at EMAC0_TARGNANO.B31;

sfr unsigned long   volatile EMAC0_HWORDSEC       absolute 0x400EC724;
    const register unsigned short int EMAC_HWORDSEC_TSHWR0 = 0;
    sbit  EMAC_HWORDSEC_TSHWR0_bit at EMAC0_HWORDSEC.B0;
    const register unsigned short int EMAC_HWORDSEC_TSHWR1 = 1;
    sbit  EMAC_HWORDSEC_TSHWR1_bit at EMAC0_HWORDSEC.B1;
    const register unsigned short int EMAC_HWORDSEC_TSHWR2 = 2;
    sbit  EMAC_HWORDSEC_TSHWR2_bit at EMAC0_HWORDSEC.B2;
    const register unsigned short int EMAC_HWORDSEC_TSHWR3 = 3;
    sbit  EMAC_HWORDSEC_TSHWR3_bit at EMAC0_HWORDSEC.B3;
    const register unsigned short int EMAC_HWORDSEC_TSHWR4 = 4;
    sbit  EMAC_HWORDSEC_TSHWR4_bit at EMAC0_HWORDSEC.B4;
    const register unsigned short int EMAC_HWORDSEC_TSHWR5 = 5;
    sbit  EMAC_HWORDSEC_TSHWR5_bit at EMAC0_HWORDSEC.B5;
    const register unsigned short int EMAC_HWORDSEC_TSHWR6 = 6;
    sbit  EMAC_HWORDSEC_TSHWR6_bit at EMAC0_HWORDSEC.B6;
    const register unsigned short int EMAC_HWORDSEC_TSHWR7 = 7;
    sbit  EMAC_HWORDSEC_TSHWR7_bit at EMAC0_HWORDSEC.B7;
    const register unsigned short int EMAC_HWORDSEC_TSHWR8 = 8;
    sbit  EMAC_HWORDSEC_TSHWR8_bit at EMAC0_HWORDSEC.B8;
    const register unsigned short int EMAC_HWORDSEC_TSHWR9 = 9;
    sbit  EMAC_HWORDSEC_TSHWR9_bit at EMAC0_HWORDSEC.B9;
    const register unsigned short int EMAC_HWORDSEC_TSHWR10 = 10;
    sbit  EMAC_HWORDSEC_TSHWR10_bit at EMAC0_HWORDSEC.B10;
    const register unsigned short int EMAC_HWORDSEC_TSHWR11 = 11;
    sbit  EMAC_HWORDSEC_TSHWR11_bit at EMAC0_HWORDSEC.B11;
    const register unsigned short int EMAC_HWORDSEC_TSHWR12 = 12;
    sbit  EMAC_HWORDSEC_TSHWR12_bit at EMAC0_HWORDSEC.B12;
    const register unsigned short int EMAC_HWORDSEC_TSHWR13 = 13;
    sbit  EMAC_HWORDSEC_TSHWR13_bit at EMAC0_HWORDSEC.B13;
    const register unsigned short int EMAC_HWORDSEC_TSHWR14 = 14;
    sbit  EMAC_HWORDSEC_TSHWR14_bit at EMAC0_HWORDSEC.B14;
    const register unsigned short int EMAC_HWORDSEC_TSHWR15 = 15;
    sbit  EMAC_HWORDSEC_TSHWR15_bit at EMAC0_HWORDSEC.B15;

sfr unsigned long   volatile EMAC0_TIMSTAT        absolute 0x400EC728;
    const register unsigned short int EMAC_TIMSTAT_TSSOVF = 0;
    sbit  EMAC_TIMSTAT_TSSOVF_bit at EMAC0_TIMSTAT.B0;
    const register unsigned short int EMAC_TIMSTAT_TSTARGT = 1;
    sbit  EMAC_TIMSTAT_TSTARGT_bit at EMAC0_TIMSTAT.B1;

sfr unsigned long   volatile EMAC0_PPSCTRL        absolute 0x400EC72C;
    const register unsigned short int EMAC_PPSCTRL_PPSCTRL0 = 0;
    sbit  EMAC_PPSCTRL_PPSCTRL0_bit at EMAC0_PPSCTRL.B0;
    const register unsigned short int EMAC_PPSCTRL_PPSCTRL1 = 1;
    sbit  EMAC_PPSCTRL_PPSCTRL1_bit at EMAC0_PPSCTRL.B1;
    const register unsigned short int EMAC_PPSCTRL_PPSCTRL2 = 2;
    sbit  EMAC_PPSCTRL_PPSCTRL2_bit at EMAC0_PPSCTRL.B2;
    const register unsigned short int EMAC_PPSCTRL_PPSCTRL3 = 3;
    sbit  EMAC_PPSCTRL_PPSCTRL3_bit at EMAC0_PPSCTRL.B3;
    const register unsigned short int EMAC_PPSCTRL_PPSEN0 = 4;
    sbit  EMAC_PPSCTRL_PPSEN0_bit at EMAC0_PPSCTRL.B4;
    const register unsigned short int EMAC_PPSCTRL_TRGMODS05 = 5;
    sbit  EMAC_PPSCTRL_TRGMODS05_bit at EMAC0_PPSCTRL.B5;
    const register unsigned short int EMAC_PPSCTRL_TRGMODS06 = 6;
    sbit  EMAC_PPSCTRL_TRGMODS06_bit at EMAC0_PPSCTRL.B6;

sfr unsigned long   volatile EMAC0_PPS0INTVL      absolute 0x400EC760;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT0 = 0;
    sbit  EMAC_PPS0INTVL_PPS0INT0_bit at EMAC0_PPS0INTVL.B0;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT1 = 1;
    sbit  EMAC_PPS0INTVL_PPS0INT1_bit at EMAC0_PPS0INTVL.B1;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT2 = 2;
    sbit  EMAC_PPS0INTVL_PPS0INT2_bit at EMAC0_PPS0INTVL.B2;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT3 = 3;
    sbit  EMAC_PPS0INTVL_PPS0INT3_bit at EMAC0_PPS0INTVL.B3;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT4 = 4;
    sbit  EMAC_PPS0INTVL_PPS0INT4_bit at EMAC0_PPS0INTVL.B4;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT5 = 5;
    sbit  EMAC_PPS0INTVL_PPS0INT5_bit at EMAC0_PPS0INTVL.B5;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT6 = 6;
    sbit  EMAC_PPS0INTVL_PPS0INT6_bit at EMAC0_PPS0INTVL.B6;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT7 = 7;
    sbit  EMAC_PPS0INTVL_PPS0INT7_bit at EMAC0_PPS0INTVL.B7;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT8 = 8;
    sbit  EMAC_PPS0INTVL_PPS0INT8_bit at EMAC0_PPS0INTVL.B8;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT9 = 9;
    sbit  EMAC_PPS0INTVL_PPS0INT9_bit at EMAC0_PPS0INTVL.B9;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT10 = 10;
    sbit  EMAC_PPS0INTVL_PPS0INT10_bit at EMAC0_PPS0INTVL.B10;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT11 = 11;
    sbit  EMAC_PPS0INTVL_PPS0INT11_bit at EMAC0_PPS0INTVL.B11;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT12 = 12;
    sbit  EMAC_PPS0INTVL_PPS0INT12_bit at EMAC0_PPS0INTVL.B12;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT13 = 13;
    sbit  EMAC_PPS0INTVL_PPS0INT13_bit at EMAC0_PPS0INTVL.B13;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT14 = 14;
    sbit  EMAC_PPS0INTVL_PPS0INT14_bit at EMAC0_PPS0INTVL.B14;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT15 = 15;
    sbit  EMAC_PPS0INTVL_PPS0INT15_bit at EMAC0_PPS0INTVL.B15;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT16 = 16;
    sbit  EMAC_PPS0INTVL_PPS0INT16_bit at EMAC0_PPS0INTVL.B16;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT17 = 17;
    sbit  EMAC_PPS0INTVL_PPS0INT17_bit at EMAC0_PPS0INTVL.B17;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT18 = 18;
    sbit  EMAC_PPS0INTVL_PPS0INT18_bit at EMAC0_PPS0INTVL.B18;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT19 = 19;
    sbit  EMAC_PPS0INTVL_PPS0INT19_bit at EMAC0_PPS0INTVL.B19;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT20 = 20;
    sbit  EMAC_PPS0INTVL_PPS0INT20_bit at EMAC0_PPS0INTVL.B20;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT21 = 21;
    sbit  EMAC_PPS0INTVL_PPS0INT21_bit at EMAC0_PPS0INTVL.B21;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT22 = 22;
    sbit  EMAC_PPS0INTVL_PPS0INT22_bit at EMAC0_PPS0INTVL.B22;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT23 = 23;
    sbit  EMAC_PPS0INTVL_PPS0INT23_bit at EMAC0_PPS0INTVL.B23;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT24 = 24;
    sbit  EMAC_PPS0INTVL_PPS0INT24_bit at EMAC0_PPS0INTVL.B24;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT25 = 25;
    sbit  EMAC_PPS0INTVL_PPS0INT25_bit at EMAC0_PPS0INTVL.B25;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT26 = 26;
    sbit  EMAC_PPS0INTVL_PPS0INT26_bit at EMAC0_PPS0INTVL.B26;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT27 = 27;
    sbit  EMAC_PPS0INTVL_PPS0INT27_bit at EMAC0_PPS0INTVL.B27;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT28 = 28;
    sbit  EMAC_PPS0INTVL_PPS0INT28_bit at EMAC0_PPS0INTVL.B28;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT29 = 29;
    sbit  EMAC_PPS0INTVL_PPS0INT29_bit at EMAC0_PPS0INTVL.B29;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT30 = 30;
    sbit  EMAC_PPS0INTVL_PPS0INT30_bit at EMAC0_PPS0INTVL.B30;
    const register unsigned short int EMAC_PPS0INTVL_PPS0INT31 = 31;
    sbit  EMAC_PPS0INTVL_PPS0INT31_bit at EMAC0_PPS0INTVL.B31;

sfr unsigned long   volatile EMAC0_PPS0WIDTH      absolute 0x400EC764;
    const register unsigned short int EMAC_PPS0WIDTH0 = 0;
    sbit  EMAC_PPS0WIDTH0_bit at EMAC0_PPS0WIDTH.B0;
    const register unsigned short int EMAC_PPS0WIDTH1 = 1;
    sbit  EMAC_PPS0WIDTH1_bit at EMAC0_PPS0WIDTH.B1;
    const register unsigned short int EMAC_PPS0WIDTH2 = 2;
    sbit  EMAC_PPS0WIDTH2_bit at EMAC0_PPS0WIDTH.B2;
    const register unsigned short int EMAC_PPS0WIDTH3 = 3;
    sbit  EMAC_PPS0WIDTH3_bit at EMAC0_PPS0WIDTH.B3;
    const register unsigned short int EMAC_PPS0WIDTH4 = 4;
    sbit  EMAC_PPS0WIDTH4_bit at EMAC0_PPS0WIDTH.B4;
    const register unsigned short int EMAC_PPS0WIDTH5 = 5;
    sbit  EMAC_PPS0WIDTH5_bit at EMAC0_PPS0WIDTH.B5;
    const register unsigned short int EMAC_PPS0WIDTH6 = 6;
    sbit  EMAC_PPS0WIDTH6_bit at EMAC0_PPS0WIDTH.B6;
    const register unsigned short int EMAC_PPS0WIDTH7 = 7;
    sbit  EMAC_PPS0WIDTH7_bit at EMAC0_PPS0WIDTH.B7;
    const register unsigned short int EMAC_PPS0WIDTH8 = 8;
    sbit  EMAC_PPS0WIDTH8_bit at EMAC0_PPS0WIDTH.B8;
    const register unsigned short int EMAC_PPS0WIDTH9 = 9;
    sbit  EMAC_PPS0WIDTH9_bit at EMAC0_PPS0WIDTH.B9;
    const register unsigned short int EMAC_PPS0WIDTH10 = 10;
    sbit  EMAC_PPS0WIDTH10_bit at EMAC0_PPS0WIDTH.B10;
    const register unsigned short int EMAC_PPS0WIDTH11 = 11;
    sbit  EMAC_PPS0WIDTH11_bit at EMAC0_PPS0WIDTH.B11;
    const register unsigned short int EMAC_PPS0WIDTH12 = 12;
    sbit  EMAC_PPS0WIDTH12_bit at EMAC0_PPS0WIDTH.B12;
    const register unsigned short int EMAC_PPS0WIDTH13 = 13;
    sbit  EMAC_PPS0WIDTH13_bit at EMAC0_PPS0WIDTH.B13;
    const register unsigned short int EMAC_PPS0WIDTH14 = 14;
    sbit  EMAC_PPS0WIDTH14_bit at EMAC0_PPS0WIDTH.B14;
    const register unsigned short int EMAC_PPS0WIDTH15 = 15;
    sbit  EMAC_PPS0WIDTH15_bit at EMAC0_PPS0WIDTH.B15;
    const register unsigned short int EMAC_PPS0WIDTH16 = 16;
    sbit  EMAC_PPS0WIDTH16_bit at EMAC0_PPS0WIDTH.B16;
    const register unsigned short int EMAC_PPS0WIDTH17 = 17;
    sbit  EMAC_PPS0WIDTH17_bit at EMAC0_PPS0WIDTH.B17;
    const register unsigned short int EMAC_PPS0WIDTH18 = 18;
    sbit  EMAC_PPS0WIDTH18_bit at EMAC0_PPS0WIDTH.B18;
    const register unsigned short int EMAC_PPS0WIDTH19 = 19;
    sbit  EMAC_PPS0WIDTH19_bit at EMAC0_PPS0WIDTH.B19;
    const register unsigned short int EMAC_PPS0WIDTH20 = 20;
    sbit  EMAC_PPS0WIDTH20_bit at EMAC0_PPS0WIDTH.B20;
    const register unsigned short int EMAC_PPS0WIDTH21 = 21;
    sbit  EMAC_PPS0WIDTH21_bit at EMAC0_PPS0WIDTH.B21;
    const register unsigned short int EMAC_PPS0WIDTH22 = 22;
    sbit  EMAC_PPS0WIDTH22_bit at EMAC0_PPS0WIDTH.B22;
    const register unsigned short int EMAC_PPS0WIDTH23 = 23;
    sbit  EMAC_PPS0WIDTH23_bit at EMAC0_PPS0WIDTH.B23;
    const register unsigned short int EMAC_PPS0WIDTH24 = 24;
    sbit  EMAC_PPS0WIDTH24_bit at EMAC0_PPS0WIDTH.B24;
    const register unsigned short int EMAC_PPS0WIDTH25 = 25;
    sbit  EMAC_PPS0WIDTH25_bit at EMAC0_PPS0WIDTH.B25;
    const register unsigned short int EMAC_PPS0WIDTH26 = 26;
    sbit  EMAC_PPS0WIDTH26_bit at EMAC0_PPS0WIDTH.B26;
    const register unsigned short int EMAC_PPS0WIDTH27 = 27;
    sbit  EMAC_PPS0WIDTH27_bit at EMAC0_PPS0WIDTH.B27;
    const register unsigned short int EMAC_PPS0WIDTH28 = 28;
    sbit  EMAC_PPS0WIDTH28_bit at EMAC0_PPS0WIDTH.B28;
    const register unsigned short int EMAC_PPS0WIDTH29 = 29;
    sbit  EMAC_PPS0WIDTH29_bit at EMAC0_PPS0WIDTH.B29;
    const register unsigned short int EMAC_PPS0WIDTH30 = 30;
    sbit  EMAC_PPS0WIDTH30_bit at EMAC0_PPS0WIDTH.B30;
    const register unsigned short int EMAC_PPS0WIDTH31 = 31;
    sbit  EMAC_PPS0WIDTH31_bit at EMAC0_PPS0WIDTH.B31;

sfr unsigned long   volatile EMAC0_DMABUSMOD      absolute 0x400ECC00;
    const register unsigned short int EMAC_DMABUSMOD_SWR = 0;
    sbit  EMAC_DMABUSMOD_SWR_bit at EMAC0_DMABUSMOD.B0;
    const register unsigned short int EMAC_DMABUSMOD_DA = 1;
    sbit  EMAC_DMABUSMOD_DA_bit at EMAC0_DMABUSMOD.B1;
    const register unsigned short int EMAC_DMABUSMOD_DSL2 = 2;
    sbit  EMAC_DMABUSMOD_DSL2_bit at EMAC0_DMABUSMOD.B2;
    const register unsigned short int EMAC_DMABUSMOD_DSL3 = 3;
    sbit  EMAC_DMABUSMOD_DSL3_bit at EMAC0_DMABUSMOD.B3;
    const register unsigned short int EMAC_DMABUSMOD_DSL4 = 4;
    sbit  EMAC_DMABUSMOD_DSL4_bit at EMAC0_DMABUSMOD.B4;
    const register unsigned short int EMAC_DMABUSMOD_DSL5 = 5;
    sbit  EMAC_DMABUSMOD_DSL5_bit at EMAC0_DMABUSMOD.B5;
    const register unsigned short int EMAC_DMABUSMOD_DSL6 = 6;
    sbit  EMAC_DMABUSMOD_DSL6_bit at EMAC0_DMABUSMOD.B6;
    const register unsigned short int EMAC_DMABUSMOD_ATDS = 7;
    sbit  EMAC_DMABUSMOD_ATDS_bit at EMAC0_DMABUSMOD.B7;
    const register unsigned short int EMAC_DMABUSMOD_PBL8 = 8;
    sbit  EMAC_DMABUSMOD_PBL8_bit at EMAC0_DMABUSMOD.B8;
    const register unsigned short int EMAC_DMABUSMOD_PBL9 = 9;
    sbit  EMAC_DMABUSMOD_PBL9_bit at EMAC0_DMABUSMOD.B9;
    const register unsigned short int EMAC_DMABUSMOD_PBL10 = 10;
    sbit  EMAC_DMABUSMOD_PBL10_bit at EMAC0_DMABUSMOD.B10;
    const register unsigned short int EMAC_DMABUSMOD_PBL11 = 11;
    sbit  EMAC_DMABUSMOD_PBL11_bit at EMAC0_DMABUSMOD.B11;
    const register unsigned short int EMAC_DMABUSMOD_PBL12 = 12;
    sbit  EMAC_DMABUSMOD_PBL12_bit at EMAC0_DMABUSMOD.B12;
    const register unsigned short int EMAC_DMABUSMOD_PBL13 = 13;
    sbit  EMAC_DMABUSMOD_PBL13_bit at EMAC0_DMABUSMOD.B13;
    const register unsigned short int EMAC_DMABUSMOD_PR14 = 14;
    sbit  EMAC_DMABUSMOD_PR14_bit at EMAC0_DMABUSMOD.B14;
    const register unsigned short int EMAC_DMABUSMOD_PR15 = 15;
    sbit  EMAC_DMABUSMOD_PR15_bit at EMAC0_DMABUSMOD.B15;
    const register unsigned short int EMAC_DMABUSMOD_FB = 16;
    sbit  EMAC_DMABUSMOD_FB_bit at EMAC0_DMABUSMOD.B16;
    const register unsigned short int EMAC_DMABUSMOD_RPBL17 = 17;
    sbit  EMAC_DMABUSMOD_RPBL17_bit at EMAC0_DMABUSMOD.B17;
    const register unsigned short int EMAC_DMABUSMOD_RPBL18 = 18;
    sbit  EMAC_DMABUSMOD_RPBL18_bit at EMAC0_DMABUSMOD.B18;
    const register unsigned short int EMAC_DMABUSMOD_RPBL19 = 19;
    sbit  EMAC_DMABUSMOD_RPBL19_bit at EMAC0_DMABUSMOD.B19;
    const register unsigned short int EMAC_DMABUSMOD_RPBL20 = 20;
    sbit  EMAC_DMABUSMOD_RPBL20_bit at EMAC0_DMABUSMOD.B20;
    const register unsigned short int EMAC_DMABUSMOD_RPBL21 = 21;
    sbit  EMAC_DMABUSMOD_RPBL21_bit at EMAC0_DMABUSMOD.B21;
    const register unsigned short int EMAC_DMABUSMOD_RPBL22 = 22;
    sbit  EMAC_DMABUSMOD_RPBL22_bit at EMAC0_DMABUSMOD.B22;
    const register unsigned short int EMAC_DMABUSMOD_USP = 23;
    sbit  EMAC_DMABUSMOD_USP_bit at EMAC0_DMABUSMOD.B23;
    const register unsigned short int EMAC_DMABUSMOD_8XPBL = 24;
    sbit  EMAC_DMABUSMOD_8XPBL_bit at EMAC0_DMABUSMOD.B24;
    const register unsigned short int EMAC_DMABUSMOD_AAL = 25;
    sbit  EMAC_DMABUSMOD_AAL_bit at EMAC0_DMABUSMOD.B25;
    const register unsigned short int EMAC_DMABUSMOD_MB = 26;
    sbit  EMAC_DMABUSMOD_MB_bit at EMAC0_DMABUSMOD.B26;
    const register unsigned short int EMAC_DMABUSMOD_TXPR = 27;
    sbit  EMAC_DMABUSMOD_TXPR_bit at EMAC0_DMABUSMOD.B27;
    const register unsigned short int EMAC_DMABUSMOD_RIB = 31;
    sbit  EMAC_DMABUSMOD_RIB_bit at EMAC0_DMABUSMOD.B31;

sfr unsigned long   volatile EMAC0_TXPOLLD        absolute 0x400ECC04;
    const register unsigned short int EMAC_TXPOLLD_TPD0 = 0;
    sbit  EMAC_TXPOLLD_TPD0_bit at EMAC0_TXPOLLD.B0;
    const register unsigned short int EMAC_TXPOLLD_TPD1 = 1;
    sbit  EMAC_TXPOLLD_TPD1_bit at EMAC0_TXPOLLD.B1;
    const register unsigned short int EMAC_TXPOLLD_TPD2 = 2;
    sbit  EMAC_TXPOLLD_TPD2_bit at EMAC0_TXPOLLD.B2;
    const register unsigned short int EMAC_TXPOLLD_TPD3 = 3;
    sbit  EMAC_TXPOLLD_TPD3_bit at EMAC0_TXPOLLD.B3;
    const register unsigned short int EMAC_TXPOLLD_TPD4 = 4;
    sbit  EMAC_TXPOLLD_TPD4_bit at EMAC0_TXPOLLD.B4;
    const register unsigned short int EMAC_TXPOLLD_TPD5 = 5;
    sbit  EMAC_TXPOLLD_TPD5_bit at EMAC0_TXPOLLD.B5;
    const register unsigned short int EMAC_TXPOLLD_TPD6 = 6;
    sbit  EMAC_TXPOLLD_TPD6_bit at EMAC0_TXPOLLD.B6;
    const register unsigned short int EMAC_TXPOLLD_TPD7 = 7;
    sbit  EMAC_TXPOLLD_TPD7_bit at EMAC0_TXPOLLD.B7;
    const register unsigned short int EMAC_TXPOLLD_TPD8 = 8;
    sbit  EMAC_TXPOLLD_TPD8_bit at EMAC0_TXPOLLD.B8;
    const register unsigned short int EMAC_TXPOLLD_TPD9 = 9;
    sbit  EMAC_TXPOLLD_TPD9_bit at EMAC0_TXPOLLD.B9;
    const register unsigned short int EMAC_TXPOLLD_TPD10 = 10;
    sbit  EMAC_TXPOLLD_TPD10_bit at EMAC0_TXPOLLD.B10;
    const register unsigned short int EMAC_TXPOLLD_TPD11 = 11;
    sbit  EMAC_TXPOLLD_TPD11_bit at EMAC0_TXPOLLD.B11;
    const register unsigned short int EMAC_TXPOLLD_TPD12 = 12;
    sbit  EMAC_TXPOLLD_TPD12_bit at EMAC0_TXPOLLD.B12;
    const register unsigned short int EMAC_TXPOLLD_TPD13 = 13;
    sbit  EMAC_TXPOLLD_TPD13_bit at EMAC0_TXPOLLD.B13;
    const register unsigned short int EMAC_TXPOLLD_TPD14 = 14;
    sbit  EMAC_TXPOLLD_TPD14_bit at EMAC0_TXPOLLD.B14;
    const register unsigned short int EMAC_TXPOLLD_TPD15 = 15;
    sbit  EMAC_TXPOLLD_TPD15_bit at EMAC0_TXPOLLD.B15;
    const register unsigned short int EMAC_TXPOLLD_TPD16 = 16;
    sbit  EMAC_TXPOLLD_TPD16_bit at EMAC0_TXPOLLD.B16;
    const register unsigned short int EMAC_TXPOLLD_TPD17 = 17;
    sbit  EMAC_TXPOLLD_TPD17_bit at EMAC0_TXPOLLD.B17;
    const register unsigned short int EMAC_TXPOLLD_TPD18 = 18;
    sbit  EMAC_TXPOLLD_TPD18_bit at EMAC0_TXPOLLD.B18;
    const register unsigned short int EMAC_TXPOLLD_TPD19 = 19;
    sbit  EMAC_TXPOLLD_TPD19_bit at EMAC0_TXPOLLD.B19;
    const register unsigned short int EMAC_TXPOLLD_TPD20 = 20;
    sbit  EMAC_TXPOLLD_TPD20_bit at EMAC0_TXPOLLD.B20;
    const register unsigned short int EMAC_TXPOLLD_TPD21 = 21;
    sbit  EMAC_TXPOLLD_TPD21_bit at EMAC0_TXPOLLD.B21;
    const register unsigned short int EMAC_TXPOLLD_TPD22 = 22;
    sbit  EMAC_TXPOLLD_TPD22_bit at EMAC0_TXPOLLD.B22;
    const register unsigned short int EMAC_TXPOLLD_TPD23 = 23;
    sbit  EMAC_TXPOLLD_TPD23_bit at EMAC0_TXPOLLD.B23;
    const register unsigned short int EMAC_TXPOLLD_TPD24 = 24;
    sbit  EMAC_TXPOLLD_TPD24_bit at EMAC0_TXPOLLD.B24;
    const register unsigned short int EMAC_TXPOLLD_TPD25 = 25;
    sbit  EMAC_TXPOLLD_TPD25_bit at EMAC0_TXPOLLD.B25;
    const register unsigned short int EMAC_TXPOLLD_TPD26 = 26;
    sbit  EMAC_TXPOLLD_TPD26_bit at EMAC0_TXPOLLD.B26;
    const register unsigned short int EMAC_TXPOLLD_TPD27 = 27;
    sbit  EMAC_TXPOLLD_TPD27_bit at EMAC0_TXPOLLD.B27;
    const register unsigned short int EMAC_TXPOLLD_TPD28 = 28;
    sbit  EMAC_TXPOLLD_TPD28_bit at EMAC0_TXPOLLD.B28;
    const register unsigned short int EMAC_TXPOLLD_TPD29 = 29;
    sbit  EMAC_TXPOLLD_TPD29_bit at EMAC0_TXPOLLD.B29;
    const register unsigned short int EMAC_TXPOLLD_TPD30 = 30;
    sbit  EMAC_TXPOLLD_TPD30_bit at EMAC0_TXPOLLD.B30;
    const register unsigned short int EMAC_TXPOLLD_TPD31 = 31;
    sbit  EMAC_TXPOLLD_TPD31_bit at EMAC0_TXPOLLD.B31;

sfr unsigned long   volatile EMAC0_RXPOLLD        absolute 0x400ECC08;
    const register unsigned short int EMAC_RXPOLLD_RPD0 = 0;
    sbit  EMAC_RXPOLLD_RPD0_bit at EMAC0_RXPOLLD.B0;
    const register unsigned short int EMAC_RXPOLLD_RPD1 = 1;
    sbit  EMAC_RXPOLLD_RPD1_bit at EMAC0_RXPOLLD.B1;
    const register unsigned short int EMAC_RXPOLLD_RPD2 = 2;
    sbit  EMAC_RXPOLLD_RPD2_bit at EMAC0_RXPOLLD.B2;
    const register unsigned short int EMAC_RXPOLLD_RPD3 = 3;
    sbit  EMAC_RXPOLLD_RPD3_bit at EMAC0_RXPOLLD.B3;
    const register unsigned short int EMAC_RXPOLLD_RPD4 = 4;
    sbit  EMAC_RXPOLLD_RPD4_bit at EMAC0_RXPOLLD.B4;
    const register unsigned short int EMAC_RXPOLLD_RPD5 = 5;
    sbit  EMAC_RXPOLLD_RPD5_bit at EMAC0_RXPOLLD.B5;
    const register unsigned short int EMAC_RXPOLLD_RPD6 = 6;
    sbit  EMAC_RXPOLLD_RPD6_bit at EMAC0_RXPOLLD.B6;
    const register unsigned short int EMAC_RXPOLLD_RPD7 = 7;
    sbit  EMAC_RXPOLLD_RPD7_bit at EMAC0_RXPOLLD.B7;
    const register unsigned short int EMAC_RXPOLLD_RPD8 = 8;
    sbit  EMAC_RXPOLLD_RPD8_bit at EMAC0_RXPOLLD.B8;
    const register unsigned short int EMAC_RXPOLLD_RPD9 = 9;
    sbit  EMAC_RXPOLLD_RPD9_bit at EMAC0_RXPOLLD.B9;
    const register unsigned short int EMAC_RXPOLLD_RPD10 = 10;
    sbit  EMAC_RXPOLLD_RPD10_bit at EMAC0_RXPOLLD.B10;
    const register unsigned short int EMAC_RXPOLLD_RPD11 = 11;
    sbit  EMAC_RXPOLLD_RPD11_bit at EMAC0_RXPOLLD.B11;
    const register unsigned short int EMAC_RXPOLLD_RPD12 = 12;
    sbit  EMAC_RXPOLLD_RPD12_bit at EMAC0_RXPOLLD.B12;
    const register unsigned short int EMAC_RXPOLLD_RPD13 = 13;
    sbit  EMAC_RXPOLLD_RPD13_bit at EMAC0_RXPOLLD.B13;
    const register unsigned short int EMAC_RXPOLLD_RPD14 = 14;
    sbit  EMAC_RXPOLLD_RPD14_bit at EMAC0_RXPOLLD.B14;
    const register unsigned short int EMAC_RXPOLLD_RPD15 = 15;
    sbit  EMAC_RXPOLLD_RPD15_bit at EMAC0_RXPOLLD.B15;
    const register unsigned short int EMAC_RXPOLLD_RPD16 = 16;
    sbit  EMAC_RXPOLLD_RPD16_bit at EMAC0_RXPOLLD.B16;
    const register unsigned short int EMAC_RXPOLLD_RPD17 = 17;
    sbit  EMAC_RXPOLLD_RPD17_bit at EMAC0_RXPOLLD.B17;
    const register unsigned short int EMAC_RXPOLLD_RPD18 = 18;
    sbit  EMAC_RXPOLLD_RPD18_bit at EMAC0_RXPOLLD.B18;
    const register unsigned short int EMAC_RXPOLLD_RPD19 = 19;
    sbit  EMAC_RXPOLLD_RPD19_bit at EMAC0_RXPOLLD.B19;
    const register unsigned short int EMAC_RXPOLLD_RPD20 = 20;
    sbit  EMAC_RXPOLLD_RPD20_bit at EMAC0_RXPOLLD.B20;
    const register unsigned short int EMAC_RXPOLLD_RPD21 = 21;
    sbit  EMAC_RXPOLLD_RPD21_bit at EMAC0_RXPOLLD.B21;
    const register unsigned short int EMAC_RXPOLLD_RPD22 = 22;
    sbit  EMAC_RXPOLLD_RPD22_bit at EMAC0_RXPOLLD.B22;
    const register unsigned short int EMAC_RXPOLLD_RPD23 = 23;
    sbit  EMAC_RXPOLLD_RPD23_bit at EMAC0_RXPOLLD.B23;
    const register unsigned short int EMAC_RXPOLLD_RPD24 = 24;
    sbit  EMAC_RXPOLLD_RPD24_bit at EMAC0_RXPOLLD.B24;
    const register unsigned short int EMAC_RXPOLLD_RPD25 = 25;
    sbit  EMAC_RXPOLLD_RPD25_bit at EMAC0_RXPOLLD.B25;
    const register unsigned short int EMAC_RXPOLLD_RPD26 = 26;
    sbit  EMAC_RXPOLLD_RPD26_bit at EMAC0_RXPOLLD.B26;
    const register unsigned short int EMAC_RXPOLLD_RPD27 = 27;
    sbit  EMAC_RXPOLLD_RPD27_bit at EMAC0_RXPOLLD.B27;
    const register unsigned short int EMAC_RXPOLLD_RPD28 = 28;
    sbit  EMAC_RXPOLLD_RPD28_bit at EMAC0_RXPOLLD.B28;
    const register unsigned short int EMAC_RXPOLLD_RPD29 = 29;
    sbit  EMAC_RXPOLLD_RPD29_bit at EMAC0_RXPOLLD.B29;
    const register unsigned short int EMAC_RXPOLLD_RPD30 = 30;
    sbit  EMAC_RXPOLLD_RPD30_bit at EMAC0_RXPOLLD.B30;
    const register unsigned short int EMAC_RXPOLLD_RPD31 = 31;
    sbit  EMAC_RXPOLLD_RPD31_bit at EMAC0_RXPOLLD.B31;

sfr unsigned long   volatile EMAC0_RXDLADDR       absolute 0x400ECC0C;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST2 = 2;
    sbit  EMAC_RXDLADDR_STRXLIST2_bit at EMAC0_RXDLADDR.B2;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST3 = 3;
    sbit  EMAC_RXDLADDR_STRXLIST3_bit at EMAC0_RXDLADDR.B3;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST4 = 4;
    sbit  EMAC_RXDLADDR_STRXLIST4_bit at EMAC0_RXDLADDR.B4;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST5 = 5;
    sbit  EMAC_RXDLADDR_STRXLIST5_bit at EMAC0_RXDLADDR.B5;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST6 = 6;
    sbit  EMAC_RXDLADDR_STRXLIST6_bit at EMAC0_RXDLADDR.B6;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST7 = 7;
    sbit  EMAC_RXDLADDR_STRXLIST7_bit at EMAC0_RXDLADDR.B7;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST8 = 8;
    sbit  EMAC_RXDLADDR_STRXLIST8_bit at EMAC0_RXDLADDR.B8;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST9 = 9;
    sbit  EMAC_RXDLADDR_STRXLIST9_bit at EMAC0_RXDLADDR.B9;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST10 = 10;
    sbit  EMAC_RXDLADDR_STRXLIST10_bit at EMAC0_RXDLADDR.B10;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST11 = 11;
    sbit  EMAC_RXDLADDR_STRXLIST11_bit at EMAC0_RXDLADDR.B11;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST12 = 12;
    sbit  EMAC_RXDLADDR_STRXLIST12_bit at EMAC0_RXDLADDR.B12;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST13 = 13;
    sbit  EMAC_RXDLADDR_STRXLIST13_bit at EMAC0_RXDLADDR.B13;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST14 = 14;
    sbit  EMAC_RXDLADDR_STRXLIST14_bit at EMAC0_RXDLADDR.B14;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST15 = 15;
    sbit  EMAC_RXDLADDR_STRXLIST15_bit at EMAC0_RXDLADDR.B15;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST16 = 16;
    sbit  EMAC_RXDLADDR_STRXLIST16_bit at EMAC0_RXDLADDR.B16;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST17 = 17;
    sbit  EMAC_RXDLADDR_STRXLIST17_bit at EMAC0_RXDLADDR.B17;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST18 = 18;
    sbit  EMAC_RXDLADDR_STRXLIST18_bit at EMAC0_RXDLADDR.B18;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST19 = 19;
    sbit  EMAC_RXDLADDR_STRXLIST19_bit at EMAC0_RXDLADDR.B19;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST20 = 20;
    sbit  EMAC_RXDLADDR_STRXLIST20_bit at EMAC0_RXDLADDR.B20;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST21 = 21;
    sbit  EMAC_RXDLADDR_STRXLIST21_bit at EMAC0_RXDLADDR.B21;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST22 = 22;
    sbit  EMAC_RXDLADDR_STRXLIST22_bit at EMAC0_RXDLADDR.B22;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST23 = 23;
    sbit  EMAC_RXDLADDR_STRXLIST23_bit at EMAC0_RXDLADDR.B23;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST24 = 24;
    sbit  EMAC_RXDLADDR_STRXLIST24_bit at EMAC0_RXDLADDR.B24;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST25 = 25;
    sbit  EMAC_RXDLADDR_STRXLIST25_bit at EMAC0_RXDLADDR.B25;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST26 = 26;
    sbit  EMAC_RXDLADDR_STRXLIST26_bit at EMAC0_RXDLADDR.B26;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST27 = 27;
    sbit  EMAC_RXDLADDR_STRXLIST27_bit at EMAC0_RXDLADDR.B27;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST28 = 28;
    sbit  EMAC_RXDLADDR_STRXLIST28_bit at EMAC0_RXDLADDR.B28;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST29 = 29;
    sbit  EMAC_RXDLADDR_STRXLIST29_bit at EMAC0_RXDLADDR.B29;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST30 = 30;
    sbit  EMAC_RXDLADDR_STRXLIST30_bit at EMAC0_RXDLADDR.B30;
    const register unsigned short int EMAC_RXDLADDR_STRXLIST31 = 31;
    sbit  EMAC_RXDLADDR_STRXLIST31_bit at EMAC0_RXDLADDR.B31;

sfr unsigned long   volatile EMAC0_TXDLADDR       absolute 0x400ECC10;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR2 = 2;
    sbit  EMAC_TXDLADDR_TXDLADDR2_bit at EMAC0_TXDLADDR.B2;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR3 = 3;
    sbit  EMAC_TXDLADDR_TXDLADDR3_bit at EMAC0_TXDLADDR.B3;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR4 = 4;
    sbit  EMAC_TXDLADDR_TXDLADDR4_bit at EMAC0_TXDLADDR.B4;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR5 = 5;
    sbit  EMAC_TXDLADDR_TXDLADDR5_bit at EMAC0_TXDLADDR.B5;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR6 = 6;
    sbit  EMAC_TXDLADDR_TXDLADDR6_bit at EMAC0_TXDLADDR.B6;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR7 = 7;
    sbit  EMAC_TXDLADDR_TXDLADDR7_bit at EMAC0_TXDLADDR.B7;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR8 = 8;
    sbit  EMAC_TXDLADDR_TXDLADDR8_bit at EMAC0_TXDLADDR.B8;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR9 = 9;
    sbit  EMAC_TXDLADDR_TXDLADDR9_bit at EMAC0_TXDLADDR.B9;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR10 = 10;
    sbit  EMAC_TXDLADDR_TXDLADDR10_bit at EMAC0_TXDLADDR.B10;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR11 = 11;
    sbit  EMAC_TXDLADDR_TXDLADDR11_bit at EMAC0_TXDLADDR.B11;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR12 = 12;
    sbit  EMAC_TXDLADDR_TXDLADDR12_bit at EMAC0_TXDLADDR.B12;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR13 = 13;
    sbit  EMAC_TXDLADDR_TXDLADDR13_bit at EMAC0_TXDLADDR.B13;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR14 = 14;
    sbit  EMAC_TXDLADDR_TXDLADDR14_bit at EMAC0_TXDLADDR.B14;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR15 = 15;
    sbit  EMAC_TXDLADDR_TXDLADDR15_bit at EMAC0_TXDLADDR.B15;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR16 = 16;
    sbit  EMAC_TXDLADDR_TXDLADDR16_bit at EMAC0_TXDLADDR.B16;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR17 = 17;
    sbit  EMAC_TXDLADDR_TXDLADDR17_bit at EMAC0_TXDLADDR.B17;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR18 = 18;
    sbit  EMAC_TXDLADDR_TXDLADDR18_bit at EMAC0_TXDLADDR.B18;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR19 = 19;
    sbit  EMAC_TXDLADDR_TXDLADDR19_bit at EMAC0_TXDLADDR.B19;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR20 = 20;
    sbit  EMAC_TXDLADDR_TXDLADDR20_bit at EMAC0_TXDLADDR.B20;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR21 = 21;
    sbit  EMAC_TXDLADDR_TXDLADDR21_bit at EMAC0_TXDLADDR.B21;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR22 = 22;
    sbit  EMAC_TXDLADDR_TXDLADDR22_bit at EMAC0_TXDLADDR.B22;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR23 = 23;
    sbit  EMAC_TXDLADDR_TXDLADDR23_bit at EMAC0_TXDLADDR.B23;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR24 = 24;
    sbit  EMAC_TXDLADDR_TXDLADDR24_bit at EMAC0_TXDLADDR.B24;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR25 = 25;
    sbit  EMAC_TXDLADDR_TXDLADDR25_bit at EMAC0_TXDLADDR.B25;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR26 = 26;
    sbit  EMAC_TXDLADDR_TXDLADDR26_bit at EMAC0_TXDLADDR.B26;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR27 = 27;
    sbit  EMAC_TXDLADDR_TXDLADDR27_bit at EMAC0_TXDLADDR.B27;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR28 = 28;
    sbit  EMAC_TXDLADDR_TXDLADDR28_bit at EMAC0_TXDLADDR.B28;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR29 = 29;
    sbit  EMAC_TXDLADDR_TXDLADDR29_bit at EMAC0_TXDLADDR.B29;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR30 = 30;
    sbit  EMAC_TXDLADDR_TXDLADDR30_bit at EMAC0_TXDLADDR.B30;
    const register unsigned short int EMAC_TXDLADDR_TXDLADDR31 = 31;
    sbit  EMAC_TXDLADDR_TXDLADDR31_bit at EMAC0_TXDLADDR.B31;

sfr unsigned long   volatile EMAC0_DMARIS         absolute 0x400ECC14;
    const register unsigned short int EMAC_DMARIS_TI = 0;
    sbit  EMAC_DMARIS_TI_bit at EMAC0_DMARIS.B0;
    const register unsigned short int EMAC_DMARIS_TPS = 1;
    sbit  EMAC_DMARIS_TPS_bit at EMAC0_DMARIS.B1;
    const register unsigned short int EMAC_DMARIS_TU = 2;
    sbit  EMAC_DMARIS_TU_bit at EMAC0_DMARIS.B2;
    const register unsigned short int EMAC_DMARIS_TJT = 3;
    sbit  EMAC_DMARIS_TJT_bit at EMAC0_DMARIS.B3;
    const register unsigned short int EMAC_DMARIS_OVF = 4;
    sbit  EMAC_DMARIS_OVF_bit at EMAC0_DMARIS.B4;
    const register unsigned short int EMAC_DMARIS_UNF = 5;
    sbit  EMAC_DMARIS_UNF_bit at EMAC0_DMARIS.B5;
    const register unsigned short int EMAC_DMARIS_RI = 6;
    sbit  EMAC_DMARIS_RI_bit at EMAC0_DMARIS.B6;
    const register unsigned short int EMAC_DMARIS_RU = 7;
    sbit  EMAC_DMARIS_RU_bit at EMAC0_DMARIS.B7;
    const register unsigned short int EMAC_DMARIS_RPS = 8;
    sbit  EMAC_DMARIS_RPS_bit at EMAC0_DMARIS.B8;
    const register unsigned short int EMAC_DMARIS_RWT = 9;
    sbit  EMAC_DMARIS_RWT_bit at EMAC0_DMARIS.B9;
    const register unsigned short int EMAC_DMARIS_ETI = 10;
    sbit  EMAC_DMARIS_ETI_bit at EMAC0_DMARIS.B10;
    const register unsigned short int EMAC_DMARIS_FBI = 13;
    sbit  EMAC_DMARIS_FBI_bit at EMAC0_DMARIS.B13;
    const register unsigned short int EMAC_DMARIS_ERI = 14;
    sbit  EMAC_DMARIS_ERI_bit at EMAC0_DMARIS.B14;
    const register unsigned short int EMAC_DMARIS_AIS = 15;
    sbit  EMAC_DMARIS_AIS_bit at EMAC0_DMARIS.B15;
    const register unsigned short int EMAC_DMARIS_NIS = 16;
    sbit  EMAC_DMARIS_NIS_bit at EMAC0_DMARIS.B16;
    const register unsigned short int EMAC_DMARIS_RS17 = 17;
    sbit  EMAC_DMARIS_RS17_bit at EMAC0_DMARIS.B17;
    const register unsigned short int EMAC_DMARIS_RS18 = 18;
    sbit  EMAC_DMARIS_RS18_bit at EMAC0_DMARIS.B18;
    const register unsigned short int EMAC_DMARIS_RS19 = 19;
    sbit  EMAC_DMARIS_RS19_bit at EMAC0_DMARIS.B19;
    const register unsigned short int EMAC_DMARIS_TS20 = 20;
    sbit  EMAC_DMARIS_TS20_bit at EMAC0_DMARIS.B20;
    const register unsigned short int EMAC_DMARIS_TS21 = 21;
    sbit  EMAC_DMARIS_TS21_bit at EMAC0_DMARIS.B21;
    const register unsigned short int EMAC_DMARIS_TS22 = 22;
    sbit  EMAC_DMARIS_TS22_bit at EMAC0_DMARIS.B22;
    const register unsigned short int EMAC_DMARIS_AE23 = 23;
    sbit  EMAC_DMARIS_AE23_bit at EMAC0_DMARIS.B23;
    const register unsigned short int EMAC_DMARIS_AE24 = 24;
    sbit  EMAC_DMARIS_AE24_bit at EMAC0_DMARIS.B24;
    const register unsigned short int EMAC_DMARIS_AE25 = 25;
    sbit  EMAC_DMARIS_AE25_bit at EMAC0_DMARIS.B25;
    const register unsigned short int EMAC_DMARIS_MMC = 27;
    sbit  EMAC_DMARIS_MMC_bit at EMAC0_DMARIS.B27;
    const register unsigned short int EMAC_DMARIS_PMT = 28;
    sbit  EMAC_DMARIS_PMT_bit at EMAC0_DMARIS.B28;
    const register unsigned short int EMAC_DMARIS_TT = 29;
    sbit  EMAC_DMARIS_TT_bit at EMAC0_DMARIS.B29;

sfr unsigned long   volatile EMAC0_DMAOPMODE      absolute 0x400ECC18;
    const register unsigned short int EMAC_DMAOPMODE_SR = 1;
    sbit  EMAC_DMAOPMODE_SR_bit at EMAC0_DMAOPMODE.B1;
    const register unsigned short int EMAC_DMAOPMODE_OSF = 2;
    sbit  EMAC_DMAOPMODE_OSF_bit at EMAC0_DMAOPMODE.B2;
    const register unsigned short int EMAC_DMAOPMODE_RTC3 = 3;
    sbit  EMAC_DMAOPMODE_RTC3_bit at EMAC0_DMAOPMODE.B3;
    const register unsigned short int EMAC_DMAOPMODE_RTC4 = 4;
    sbit  EMAC_DMAOPMODE_RTC4_bit at EMAC0_DMAOPMODE.B4;
    const register unsigned short int EMAC_DMAOPMODE_DGF = 5;
    sbit  EMAC_DMAOPMODE_DGF_bit at EMAC0_DMAOPMODE.B5;
    const register unsigned short int EMAC_DMAOPMODE_FUF = 6;
    sbit  EMAC_DMAOPMODE_FUF_bit at EMAC0_DMAOPMODE.B6;
    const register unsigned short int EMAC_DMAOPMODE_FEF = 7;
    sbit  EMAC_DMAOPMODE_FEF_bit at EMAC0_DMAOPMODE.B7;
    const register unsigned short int EMAC_DMAOPMODE_ST = 13;
    sbit  EMAC_DMAOPMODE_ST_bit at EMAC0_DMAOPMODE.B13;
    const register unsigned short int EMAC_DMAOPMODE_TTC14 = 14;
    sbit  EMAC_DMAOPMODE_TTC14_bit at EMAC0_DMAOPMODE.B14;
    const register unsigned short int EMAC_DMAOPMODE_TTC15 = 15;
    sbit  EMAC_DMAOPMODE_TTC15_bit at EMAC0_DMAOPMODE.B15;
    const register unsigned short int EMAC_DMAOPMODE_TTC16 = 16;
    sbit  EMAC_DMAOPMODE_TTC16_bit at EMAC0_DMAOPMODE.B16;
    const register unsigned short int EMAC_DMAOPMODE_FTF = 20;
    sbit  EMAC_DMAOPMODE_FTF_bit at EMAC0_DMAOPMODE.B20;
    const register unsigned short int EMAC_DMAOPMODE_TSF = 21;
    sbit  EMAC_DMAOPMODE_TSF_bit at EMAC0_DMAOPMODE.B21;
    const register unsigned short int EMAC_DMAOPMODE_DFF = 24;
    sbit  EMAC_DMAOPMODE_DFF_bit at EMAC0_DMAOPMODE.B24;
    const register unsigned short int EMAC_DMAOPMODE_RSF = 25;
    sbit  EMAC_DMAOPMODE_RSF_bit at EMAC0_DMAOPMODE.B25;
    const register unsigned short int EMAC_DMAOPMODE_DT = 26;
    sbit  EMAC_DMAOPMODE_DT_bit at EMAC0_DMAOPMODE.B26;

sfr unsigned long   volatile EMAC0_DMAIM          absolute 0x400ECC1C;
    const register unsigned short int EMAC_DMAIM_TIE = 0;
    sbit  EMAC_DMAIM_TIE_bit at EMAC0_DMAIM.B0;
    const register unsigned short int EMAC_DMAIM_TSE = 1;
    sbit  EMAC_DMAIM_TSE_bit at EMAC0_DMAIM.B1;
    const register unsigned short int EMAC_DMAIM_TUE = 2;
    sbit  EMAC_DMAIM_TUE_bit at EMAC0_DMAIM.B2;
    const register unsigned short int EMAC_DMAIM_TJE = 3;
    sbit  EMAC_DMAIM_TJE_bit at EMAC0_DMAIM.B3;
    const register unsigned short int EMAC_DMAIM_OVE = 4;
    sbit  EMAC_DMAIM_OVE_bit at EMAC0_DMAIM.B4;
    const register unsigned short int EMAC_DMAIM_UNE = 5;
    sbit  EMAC_DMAIM_UNE_bit at EMAC0_DMAIM.B5;
    const register unsigned short int EMAC_DMAIM_RIE = 6;
    sbit  EMAC_DMAIM_RIE_bit at EMAC0_DMAIM.B6;
    const register unsigned short int EMAC_DMAIM_RUE = 7;
    sbit  EMAC_DMAIM_RUE_bit at EMAC0_DMAIM.B7;
    const register unsigned short int EMAC_DMAIM_RSE = 8;
    sbit  EMAC_DMAIM_RSE_bit at EMAC0_DMAIM.B8;
    const register unsigned short int EMAC_DMAIM_RWE = 9;
    sbit  EMAC_DMAIM_RWE_bit at EMAC0_DMAIM.B9;
    const register unsigned short int EMAC_DMAIM_ETE = 10;
    sbit  EMAC_DMAIM_ETE_bit at EMAC0_DMAIM.B10;
    const register unsigned short int EMAC_DMAIM_FBE = 13;
    sbit  EMAC_DMAIM_FBE_bit at EMAC0_DMAIM.B13;
    const register unsigned short int EMAC_DMAIM_ERE = 14;
    sbit  EMAC_DMAIM_ERE_bit at EMAC0_DMAIM.B14;
    const register unsigned short int EMAC_DMAIM_AIE = 15;
    sbit  EMAC_DMAIM_AIE_bit at EMAC0_DMAIM.B15;
    const register unsigned short int EMAC_DMAIM_NIE = 16;
    sbit  EMAC_DMAIM_NIE_bit at EMAC0_DMAIM.B16;

sfr unsigned long   volatile EMAC0_MFBOC          absolute 0x400ECC20;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT0 = 0;
    sbit  EMAC_MFBOC_MISFRMCNT0_bit at EMAC0_MFBOC.B0;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT1 = 1;
    sbit  EMAC_MFBOC_MISFRMCNT1_bit at EMAC0_MFBOC.B1;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT2 = 2;
    sbit  EMAC_MFBOC_MISFRMCNT2_bit at EMAC0_MFBOC.B2;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT3 = 3;
    sbit  EMAC_MFBOC_MISFRMCNT3_bit at EMAC0_MFBOC.B3;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT4 = 4;
    sbit  EMAC_MFBOC_MISFRMCNT4_bit at EMAC0_MFBOC.B4;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT5 = 5;
    sbit  EMAC_MFBOC_MISFRMCNT5_bit at EMAC0_MFBOC.B5;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT6 = 6;
    sbit  EMAC_MFBOC_MISFRMCNT6_bit at EMAC0_MFBOC.B6;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT7 = 7;
    sbit  EMAC_MFBOC_MISFRMCNT7_bit at EMAC0_MFBOC.B7;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT8 = 8;
    sbit  EMAC_MFBOC_MISFRMCNT8_bit at EMAC0_MFBOC.B8;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT9 = 9;
    sbit  EMAC_MFBOC_MISFRMCNT9_bit at EMAC0_MFBOC.B9;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT10 = 10;
    sbit  EMAC_MFBOC_MISFRMCNT10_bit at EMAC0_MFBOC.B10;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT11 = 11;
    sbit  EMAC_MFBOC_MISFRMCNT11_bit at EMAC0_MFBOC.B11;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT12 = 12;
    sbit  EMAC_MFBOC_MISFRMCNT12_bit at EMAC0_MFBOC.B12;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT13 = 13;
    sbit  EMAC_MFBOC_MISFRMCNT13_bit at EMAC0_MFBOC.B13;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT14 = 14;
    sbit  EMAC_MFBOC_MISFRMCNT14_bit at EMAC0_MFBOC.B14;
    const register unsigned short int EMAC_MFBOC_MISFRMCNT15 = 15;
    sbit  EMAC_MFBOC_MISFRMCNT15_bit at EMAC0_MFBOC.B15;
    const register unsigned short int EMAC_MFBOC_MISCNTOVF = 16;
    sbit  EMAC_MFBOC_MISCNTOVF_bit at EMAC0_MFBOC.B16;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT17 = 17;
    sbit  EMAC_MFBOC_OVFFRMCNT17_bit at EMAC0_MFBOC.B17;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT18 = 18;
    sbit  EMAC_MFBOC_OVFFRMCNT18_bit at EMAC0_MFBOC.B18;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT19 = 19;
    sbit  EMAC_MFBOC_OVFFRMCNT19_bit at EMAC0_MFBOC.B19;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT20 = 20;
    sbit  EMAC_MFBOC_OVFFRMCNT20_bit at EMAC0_MFBOC.B20;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT21 = 21;
    sbit  EMAC_MFBOC_OVFFRMCNT21_bit at EMAC0_MFBOC.B21;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT22 = 22;
    sbit  EMAC_MFBOC_OVFFRMCNT22_bit at EMAC0_MFBOC.B22;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT23 = 23;
    sbit  EMAC_MFBOC_OVFFRMCNT23_bit at EMAC0_MFBOC.B23;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT24 = 24;
    sbit  EMAC_MFBOC_OVFFRMCNT24_bit at EMAC0_MFBOC.B24;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT25 = 25;
    sbit  EMAC_MFBOC_OVFFRMCNT25_bit at EMAC0_MFBOC.B25;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT26 = 26;
    sbit  EMAC_MFBOC_OVFFRMCNT26_bit at EMAC0_MFBOC.B26;
    const register unsigned short int EMAC_MFBOC_OVFFRMCNT27 = 27;
    sbit  EMAC_MFBOC_OVFFRMCNT27_bit at EMAC0_MFBOC.B27;
    const register unsigned short int EMAC_MFBOC_OVFCNTOVF = 28;
    sbit  EMAC_MFBOC_OVFCNTOVF_bit at EMAC0_MFBOC.B28;

sfr unsigned long   volatile EMAC0_RXINTWDT       absolute 0x400ECC24;
    const register unsigned short int EMAC_RXINTWDT_RIWT0 = 0;
    sbit  EMAC_RXINTWDT_RIWT0_bit at EMAC0_RXINTWDT.B0;
    const register unsigned short int EMAC_RXINTWDT_RIWT1 = 1;
    sbit  EMAC_RXINTWDT_RIWT1_bit at EMAC0_RXINTWDT.B1;
    const register unsigned short int EMAC_RXINTWDT_RIWT2 = 2;
    sbit  EMAC_RXINTWDT_RIWT2_bit at EMAC0_RXINTWDT.B2;
    const register unsigned short int EMAC_RXINTWDT_RIWT3 = 3;
    sbit  EMAC_RXINTWDT_RIWT3_bit at EMAC0_RXINTWDT.B3;
    const register unsigned short int EMAC_RXINTWDT_RIWT4 = 4;
    sbit  EMAC_RXINTWDT_RIWT4_bit at EMAC0_RXINTWDT.B4;
    const register unsigned short int EMAC_RXINTWDT_RIWT5 = 5;
    sbit  EMAC_RXINTWDT_RIWT5_bit at EMAC0_RXINTWDT.B5;
    const register unsigned short int EMAC_RXINTWDT_RIWT6 = 6;
    sbit  EMAC_RXINTWDT_RIWT6_bit at EMAC0_RXINTWDT.B6;
    const register unsigned short int EMAC_RXINTWDT_RIWT7 = 7;
    sbit  EMAC_RXINTWDT_RIWT7_bit at EMAC0_RXINTWDT.B7;

sfr unsigned long   volatile EMAC0_HOSTXDESC      absolute 0x400ECC48;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC0 = 0;
    sbit  EMAC_HOSTXDESC_CURTXDESC0_bit at EMAC0_HOSTXDESC.B0;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC1 = 1;
    sbit  EMAC_HOSTXDESC_CURTXDESC1_bit at EMAC0_HOSTXDESC.B1;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC2 = 2;
    sbit  EMAC_HOSTXDESC_CURTXDESC2_bit at EMAC0_HOSTXDESC.B2;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC3 = 3;
    sbit  EMAC_HOSTXDESC_CURTXDESC3_bit at EMAC0_HOSTXDESC.B3;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC4 = 4;
    sbit  EMAC_HOSTXDESC_CURTXDESC4_bit at EMAC0_HOSTXDESC.B4;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC5 = 5;
    sbit  EMAC_HOSTXDESC_CURTXDESC5_bit at EMAC0_HOSTXDESC.B5;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC6 = 6;
    sbit  EMAC_HOSTXDESC_CURTXDESC6_bit at EMAC0_HOSTXDESC.B6;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC7 = 7;
    sbit  EMAC_HOSTXDESC_CURTXDESC7_bit at EMAC0_HOSTXDESC.B7;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC8 = 8;
    sbit  EMAC_HOSTXDESC_CURTXDESC8_bit at EMAC0_HOSTXDESC.B8;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC9 = 9;
    sbit  EMAC_HOSTXDESC_CURTXDESC9_bit at EMAC0_HOSTXDESC.B9;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC10 = 10;
    sbit  EMAC_HOSTXDESC_CURTXDESC10_bit at EMAC0_HOSTXDESC.B10;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC11 = 11;
    sbit  EMAC_HOSTXDESC_CURTXDESC11_bit at EMAC0_HOSTXDESC.B11;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC12 = 12;
    sbit  EMAC_HOSTXDESC_CURTXDESC12_bit at EMAC0_HOSTXDESC.B12;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC13 = 13;
    sbit  EMAC_HOSTXDESC_CURTXDESC13_bit at EMAC0_HOSTXDESC.B13;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC14 = 14;
    sbit  EMAC_HOSTXDESC_CURTXDESC14_bit at EMAC0_HOSTXDESC.B14;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC15 = 15;
    sbit  EMAC_HOSTXDESC_CURTXDESC15_bit at EMAC0_HOSTXDESC.B15;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC16 = 16;
    sbit  EMAC_HOSTXDESC_CURTXDESC16_bit at EMAC0_HOSTXDESC.B16;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC17 = 17;
    sbit  EMAC_HOSTXDESC_CURTXDESC17_bit at EMAC0_HOSTXDESC.B17;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC18 = 18;
    sbit  EMAC_HOSTXDESC_CURTXDESC18_bit at EMAC0_HOSTXDESC.B18;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC19 = 19;
    sbit  EMAC_HOSTXDESC_CURTXDESC19_bit at EMAC0_HOSTXDESC.B19;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC20 = 20;
    sbit  EMAC_HOSTXDESC_CURTXDESC20_bit at EMAC0_HOSTXDESC.B20;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC21 = 21;
    sbit  EMAC_HOSTXDESC_CURTXDESC21_bit at EMAC0_HOSTXDESC.B21;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC22 = 22;
    sbit  EMAC_HOSTXDESC_CURTXDESC22_bit at EMAC0_HOSTXDESC.B22;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC23 = 23;
    sbit  EMAC_HOSTXDESC_CURTXDESC23_bit at EMAC0_HOSTXDESC.B23;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC24 = 24;
    sbit  EMAC_HOSTXDESC_CURTXDESC24_bit at EMAC0_HOSTXDESC.B24;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC25 = 25;
    sbit  EMAC_HOSTXDESC_CURTXDESC25_bit at EMAC0_HOSTXDESC.B25;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC26 = 26;
    sbit  EMAC_HOSTXDESC_CURTXDESC26_bit at EMAC0_HOSTXDESC.B26;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC27 = 27;
    sbit  EMAC_HOSTXDESC_CURTXDESC27_bit at EMAC0_HOSTXDESC.B27;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC28 = 28;
    sbit  EMAC_HOSTXDESC_CURTXDESC28_bit at EMAC0_HOSTXDESC.B28;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC29 = 29;
    sbit  EMAC_HOSTXDESC_CURTXDESC29_bit at EMAC0_HOSTXDESC.B29;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC30 = 30;
    sbit  EMAC_HOSTXDESC_CURTXDESC30_bit at EMAC0_HOSTXDESC.B30;
    const register unsigned short int EMAC_HOSTXDESC_CURTXDESC31 = 31;
    sbit  EMAC_HOSTXDESC_CURTXDESC31_bit at EMAC0_HOSTXDESC.B31;

sfr unsigned long   volatile EMAC0_HOSRXDESC      absolute 0x400ECC4C;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC0 = 0;
    sbit  EMAC_HOSRXDESC_CURRXDESC0_bit at EMAC0_HOSRXDESC.B0;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC1 = 1;
    sbit  EMAC_HOSRXDESC_CURRXDESC1_bit at EMAC0_HOSRXDESC.B1;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC2 = 2;
    sbit  EMAC_HOSRXDESC_CURRXDESC2_bit at EMAC0_HOSRXDESC.B2;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC3 = 3;
    sbit  EMAC_HOSRXDESC_CURRXDESC3_bit at EMAC0_HOSRXDESC.B3;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC4 = 4;
    sbit  EMAC_HOSRXDESC_CURRXDESC4_bit at EMAC0_HOSRXDESC.B4;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC5 = 5;
    sbit  EMAC_HOSRXDESC_CURRXDESC5_bit at EMAC0_HOSRXDESC.B5;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC6 = 6;
    sbit  EMAC_HOSRXDESC_CURRXDESC6_bit at EMAC0_HOSRXDESC.B6;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC7 = 7;
    sbit  EMAC_HOSRXDESC_CURRXDESC7_bit at EMAC0_HOSRXDESC.B7;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC8 = 8;
    sbit  EMAC_HOSRXDESC_CURRXDESC8_bit at EMAC0_HOSRXDESC.B8;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC9 = 9;
    sbit  EMAC_HOSRXDESC_CURRXDESC9_bit at EMAC0_HOSRXDESC.B9;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC10 = 10;
    sbit  EMAC_HOSRXDESC_CURRXDESC10_bit at EMAC0_HOSRXDESC.B10;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC11 = 11;
    sbit  EMAC_HOSRXDESC_CURRXDESC11_bit at EMAC0_HOSRXDESC.B11;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC12 = 12;
    sbit  EMAC_HOSRXDESC_CURRXDESC12_bit at EMAC0_HOSRXDESC.B12;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC13 = 13;
    sbit  EMAC_HOSRXDESC_CURRXDESC13_bit at EMAC0_HOSRXDESC.B13;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC14 = 14;
    sbit  EMAC_HOSRXDESC_CURRXDESC14_bit at EMAC0_HOSRXDESC.B14;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC15 = 15;
    sbit  EMAC_HOSRXDESC_CURRXDESC15_bit at EMAC0_HOSRXDESC.B15;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC16 = 16;
    sbit  EMAC_HOSRXDESC_CURRXDESC16_bit at EMAC0_HOSRXDESC.B16;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC17 = 17;
    sbit  EMAC_HOSRXDESC_CURRXDESC17_bit at EMAC0_HOSRXDESC.B17;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC18 = 18;
    sbit  EMAC_HOSRXDESC_CURRXDESC18_bit at EMAC0_HOSRXDESC.B18;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC19 = 19;
    sbit  EMAC_HOSRXDESC_CURRXDESC19_bit at EMAC0_HOSRXDESC.B19;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC20 = 20;
    sbit  EMAC_HOSRXDESC_CURRXDESC20_bit at EMAC0_HOSRXDESC.B20;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC21 = 21;
    sbit  EMAC_HOSRXDESC_CURRXDESC21_bit at EMAC0_HOSRXDESC.B21;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC22 = 22;
    sbit  EMAC_HOSRXDESC_CURRXDESC22_bit at EMAC0_HOSRXDESC.B22;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC23 = 23;
    sbit  EMAC_HOSRXDESC_CURRXDESC23_bit at EMAC0_HOSRXDESC.B23;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC24 = 24;
    sbit  EMAC_HOSRXDESC_CURRXDESC24_bit at EMAC0_HOSRXDESC.B24;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC25 = 25;
    sbit  EMAC_HOSRXDESC_CURRXDESC25_bit at EMAC0_HOSRXDESC.B25;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC26 = 26;
    sbit  EMAC_HOSRXDESC_CURRXDESC26_bit at EMAC0_HOSRXDESC.B26;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC27 = 27;
    sbit  EMAC_HOSRXDESC_CURRXDESC27_bit at EMAC0_HOSRXDESC.B27;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC28 = 28;
    sbit  EMAC_HOSRXDESC_CURRXDESC28_bit at EMAC0_HOSRXDESC.B28;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC29 = 29;
    sbit  EMAC_HOSRXDESC_CURRXDESC29_bit at EMAC0_HOSRXDESC.B29;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC30 = 30;
    sbit  EMAC_HOSRXDESC_CURRXDESC30_bit at EMAC0_HOSRXDESC.B30;
    const register unsigned short int EMAC_HOSRXDESC_CURRXDESC31 = 31;
    sbit  EMAC_HOSRXDESC_CURRXDESC31_bit at EMAC0_HOSRXDESC.B31;

sfr unsigned long   volatile EMAC0_HOSTXBA        absolute 0x400ECC50;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA0 = 0;
    sbit  EMAC_HOSTXBA_CURTXBUFA0_bit at EMAC0_HOSTXBA.B0;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA1 = 1;
    sbit  EMAC_HOSTXBA_CURTXBUFA1_bit at EMAC0_HOSTXBA.B1;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA2 = 2;
    sbit  EMAC_HOSTXBA_CURTXBUFA2_bit at EMAC0_HOSTXBA.B2;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA3 = 3;
    sbit  EMAC_HOSTXBA_CURTXBUFA3_bit at EMAC0_HOSTXBA.B3;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA4 = 4;
    sbit  EMAC_HOSTXBA_CURTXBUFA4_bit at EMAC0_HOSTXBA.B4;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA5 = 5;
    sbit  EMAC_HOSTXBA_CURTXBUFA5_bit at EMAC0_HOSTXBA.B5;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA6 = 6;
    sbit  EMAC_HOSTXBA_CURTXBUFA6_bit at EMAC0_HOSTXBA.B6;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA7 = 7;
    sbit  EMAC_HOSTXBA_CURTXBUFA7_bit at EMAC0_HOSTXBA.B7;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA8 = 8;
    sbit  EMAC_HOSTXBA_CURTXBUFA8_bit at EMAC0_HOSTXBA.B8;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA9 = 9;
    sbit  EMAC_HOSTXBA_CURTXBUFA9_bit at EMAC0_HOSTXBA.B9;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA10 = 10;
    sbit  EMAC_HOSTXBA_CURTXBUFA10_bit at EMAC0_HOSTXBA.B10;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA11 = 11;
    sbit  EMAC_HOSTXBA_CURTXBUFA11_bit at EMAC0_HOSTXBA.B11;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA12 = 12;
    sbit  EMAC_HOSTXBA_CURTXBUFA12_bit at EMAC0_HOSTXBA.B12;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA13 = 13;
    sbit  EMAC_HOSTXBA_CURTXBUFA13_bit at EMAC0_HOSTXBA.B13;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA14 = 14;
    sbit  EMAC_HOSTXBA_CURTXBUFA14_bit at EMAC0_HOSTXBA.B14;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA15 = 15;
    sbit  EMAC_HOSTXBA_CURTXBUFA15_bit at EMAC0_HOSTXBA.B15;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA16 = 16;
    sbit  EMAC_HOSTXBA_CURTXBUFA16_bit at EMAC0_HOSTXBA.B16;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA17 = 17;
    sbit  EMAC_HOSTXBA_CURTXBUFA17_bit at EMAC0_HOSTXBA.B17;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA18 = 18;
    sbit  EMAC_HOSTXBA_CURTXBUFA18_bit at EMAC0_HOSTXBA.B18;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA19 = 19;
    sbit  EMAC_HOSTXBA_CURTXBUFA19_bit at EMAC0_HOSTXBA.B19;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA20 = 20;
    sbit  EMAC_HOSTXBA_CURTXBUFA20_bit at EMAC0_HOSTXBA.B20;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA21 = 21;
    sbit  EMAC_HOSTXBA_CURTXBUFA21_bit at EMAC0_HOSTXBA.B21;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA22 = 22;
    sbit  EMAC_HOSTXBA_CURTXBUFA22_bit at EMAC0_HOSTXBA.B22;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA23 = 23;
    sbit  EMAC_HOSTXBA_CURTXBUFA23_bit at EMAC0_HOSTXBA.B23;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA24 = 24;
    sbit  EMAC_HOSTXBA_CURTXBUFA24_bit at EMAC0_HOSTXBA.B24;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA25 = 25;
    sbit  EMAC_HOSTXBA_CURTXBUFA25_bit at EMAC0_HOSTXBA.B25;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA26 = 26;
    sbit  EMAC_HOSTXBA_CURTXBUFA26_bit at EMAC0_HOSTXBA.B26;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA27 = 27;
    sbit  EMAC_HOSTXBA_CURTXBUFA27_bit at EMAC0_HOSTXBA.B27;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA28 = 28;
    sbit  EMAC_HOSTXBA_CURTXBUFA28_bit at EMAC0_HOSTXBA.B28;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA29 = 29;
    sbit  EMAC_HOSTXBA_CURTXBUFA29_bit at EMAC0_HOSTXBA.B29;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA30 = 30;
    sbit  EMAC_HOSTXBA_CURTXBUFA30_bit at EMAC0_HOSTXBA.B30;
    const register unsigned short int EMAC_HOSTXBA_CURTXBUFA31 = 31;
    sbit  EMAC_HOSTXBA_CURTXBUFA31_bit at EMAC0_HOSTXBA.B31;

sfr unsigned long   volatile EMAC0_HOSRXBA        absolute 0x400ECC54;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA0 = 0;
    sbit  EMAC_HOSRXBA_CURRXBUFA0_bit at EMAC0_HOSRXBA.B0;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA1 = 1;
    sbit  EMAC_HOSRXBA_CURRXBUFA1_bit at EMAC0_HOSRXBA.B1;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA2 = 2;
    sbit  EMAC_HOSRXBA_CURRXBUFA2_bit at EMAC0_HOSRXBA.B2;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA3 = 3;
    sbit  EMAC_HOSRXBA_CURRXBUFA3_bit at EMAC0_HOSRXBA.B3;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA4 = 4;
    sbit  EMAC_HOSRXBA_CURRXBUFA4_bit at EMAC0_HOSRXBA.B4;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA5 = 5;
    sbit  EMAC_HOSRXBA_CURRXBUFA5_bit at EMAC0_HOSRXBA.B5;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA6 = 6;
    sbit  EMAC_HOSRXBA_CURRXBUFA6_bit at EMAC0_HOSRXBA.B6;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA7 = 7;
    sbit  EMAC_HOSRXBA_CURRXBUFA7_bit at EMAC0_HOSRXBA.B7;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA8 = 8;
    sbit  EMAC_HOSRXBA_CURRXBUFA8_bit at EMAC0_HOSRXBA.B8;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA9 = 9;
    sbit  EMAC_HOSRXBA_CURRXBUFA9_bit at EMAC0_HOSRXBA.B9;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA10 = 10;
    sbit  EMAC_HOSRXBA_CURRXBUFA10_bit at EMAC0_HOSRXBA.B10;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA11 = 11;
    sbit  EMAC_HOSRXBA_CURRXBUFA11_bit at EMAC0_HOSRXBA.B11;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA12 = 12;
    sbit  EMAC_HOSRXBA_CURRXBUFA12_bit at EMAC0_HOSRXBA.B12;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA13 = 13;
    sbit  EMAC_HOSRXBA_CURRXBUFA13_bit at EMAC0_HOSRXBA.B13;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA14 = 14;
    sbit  EMAC_HOSRXBA_CURRXBUFA14_bit at EMAC0_HOSRXBA.B14;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA15 = 15;
    sbit  EMAC_HOSRXBA_CURRXBUFA15_bit at EMAC0_HOSRXBA.B15;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA16 = 16;
    sbit  EMAC_HOSRXBA_CURRXBUFA16_bit at EMAC0_HOSRXBA.B16;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA17 = 17;
    sbit  EMAC_HOSRXBA_CURRXBUFA17_bit at EMAC0_HOSRXBA.B17;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA18 = 18;
    sbit  EMAC_HOSRXBA_CURRXBUFA18_bit at EMAC0_HOSRXBA.B18;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA19 = 19;
    sbit  EMAC_HOSRXBA_CURRXBUFA19_bit at EMAC0_HOSRXBA.B19;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA20 = 20;
    sbit  EMAC_HOSRXBA_CURRXBUFA20_bit at EMAC0_HOSRXBA.B20;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA21 = 21;
    sbit  EMAC_HOSRXBA_CURRXBUFA21_bit at EMAC0_HOSRXBA.B21;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA22 = 22;
    sbit  EMAC_HOSRXBA_CURRXBUFA22_bit at EMAC0_HOSRXBA.B22;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA23 = 23;
    sbit  EMAC_HOSRXBA_CURRXBUFA23_bit at EMAC0_HOSRXBA.B23;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA24 = 24;
    sbit  EMAC_HOSRXBA_CURRXBUFA24_bit at EMAC0_HOSRXBA.B24;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA25 = 25;
    sbit  EMAC_HOSRXBA_CURRXBUFA25_bit at EMAC0_HOSRXBA.B25;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA26 = 26;
    sbit  EMAC_HOSRXBA_CURRXBUFA26_bit at EMAC0_HOSRXBA.B26;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA27 = 27;
    sbit  EMAC_HOSRXBA_CURRXBUFA27_bit at EMAC0_HOSRXBA.B27;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA28 = 28;
    sbit  EMAC_HOSRXBA_CURRXBUFA28_bit at EMAC0_HOSRXBA.B28;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA29 = 29;
    sbit  EMAC_HOSRXBA_CURRXBUFA29_bit at EMAC0_HOSRXBA.B29;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA30 = 30;
    sbit  EMAC_HOSRXBA_CURRXBUFA30_bit at EMAC0_HOSRXBA.B30;
    const register unsigned short int EMAC_HOSRXBA_CURRXBUFA31 = 31;
    sbit  EMAC_HOSRXBA_CURRXBUFA31_bit at EMAC0_HOSRXBA.B31;

sfr unsigned long   volatile EMAC0_PP             absolute 0x400ECFC0;
    const register unsigned short int EMAC_PP_PHYTYPE0 = 0;
    sbit  EMAC_PP_PHYTYPE0_bit at EMAC0_PP.B0;
    const register unsigned short int EMAC_PP_PHYTYPE1 = 1;
    sbit  EMAC_PP_PHYTYPE1_bit at EMAC0_PP.B1;
    const register unsigned short int EMAC_PP_PHYTYPE2 = 2;
    sbit  EMAC_PP_PHYTYPE2_bit at EMAC0_PP.B2;
    const register unsigned short int EMAC_PP_MACTYPE8 = 8;
    sbit  EMAC_PP_MACTYPE8_bit at EMAC0_PP.B8;
    const register unsigned short int EMAC_PP_MACTYPE9 = 9;
    sbit  EMAC_PP_MACTYPE9_bit at EMAC0_PP.B9;
    const register unsigned short int EMAC_PP_MACTYPE10 = 10;
    sbit  EMAC_PP_MACTYPE10_bit at EMAC0_PP.B10;

sfr unsigned long   volatile EMAC0_PC             absolute 0x400ECFC4;
    const register unsigned short int EMAC_PC_PHYHOLD = 0;
    sbit  EMAC_PC_PHYHOLD_bit at EMAC0_PC.B0;
    const register unsigned short int EMAC_PC_ANMODE1 = 1;
    sbit  EMAC_PC_ANMODE1_bit at EMAC0_PC.B1;
    const register unsigned short int EMAC_PC_ANMODE2 = 2;
    sbit  EMAC_PC_ANMODE2_bit at EMAC0_PC.B2;
    const register unsigned short int EMAC_PC_ANEN = 3;
    sbit  EMAC_PC_ANEN_bit at EMAC0_PC.B3;
    const register unsigned short int EMAC_PC_FASTANSEL4 = 4;
    sbit  EMAC_PC_FASTANSEL4_bit at EMAC0_PC.B4;
    const register unsigned short int EMAC_PC_FASTANSEL5 = 5;
    sbit  EMAC_PC_FASTANSEL5_bit at EMAC0_PC.B5;
    const register unsigned short int EMAC_PC_FASTANEN = 6;
    sbit  EMAC_PC_FASTANEN_bit at EMAC0_PC.B6;
    const register unsigned short int EMAC_PC_EXTFD = 7;
    sbit  EMAC_PC_EXTFD_bit at EMAC0_PC.B7;
    const register unsigned short int EMAC_PC_FASTLUPD = 8;
    sbit  EMAC_PC_FASTLUPD_bit at EMAC0_PC.B8;
    const register unsigned short int EMAC_PC_FASTRXDV = 9;
    sbit  EMAC_PC_FASTRXDV_bit at EMAC0_PC.B9;
    const register unsigned short int EMAC_PC_MDIXEN = 10;
    sbit  EMAC_PC_MDIXEN_bit at EMAC0_PC.B10;
    const register unsigned short int EMAC_PC_FASTMDIX = 11;
    sbit  EMAC_PC_FASTMDIX_bit at EMAC0_PC.B11;
    const register unsigned short int EMAC_PC_RBSTMDIX = 12;
    sbit  EMAC_PC_RBSTMDIX_bit at EMAC0_PC.B12;
    const register unsigned short int EMAC_PC_MDISWAP = 13;
    sbit  EMAC_PC_MDISWAP_bit at EMAC0_PC.B13;
    const register unsigned short int EMAC_PC_POLSWAP = 14;
    sbit  EMAC_PC_POLSWAP_bit at EMAC0_PC.B14;
    const register unsigned short int EMAC_PC_FASTLDMODE15 = 15;
    sbit  EMAC_PC_FASTLDMODE15_bit at EMAC0_PC.B15;
    const register unsigned short int EMAC_PC_FASTLDMODE16 = 16;
    sbit  EMAC_PC_FASTLDMODE16_bit at EMAC0_PC.B16;
    const register unsigned short int EMAC_PC_FASTLDMODE17 = 17;
    sbit  EMAC_PC_FASTLDMODE17_bit at EMAC0_PC.B17;
    const register unsigned short int EMAC_PC_FASTLDMODE18 = 18;
    sbit  EMAC_PC_FASTLDMODE18_bit at EMAC0_PC.B18;
    const register unsigned short int EMAC_PC_FASTLDMODE19 = 19;
    sbit  EMAC_PC_FASTLDMODE19_bit at EMAC0_PC.B19;
    const register unsigned short int EMAC_PC_TDRRUN = 20;
    sbit  EMAC_PC_TDRRUN_bit at EMAC0_PC.B20;
    const register unsigned short int EMAC_PC_LRR = 21;
    sbit  EMAC_PC_LRR_bit at EMAC0_PC.B21;
    const register unsigned short int EMAC_PC_ISOMIILL = 22;
    sbit  EMAC_PC_ISOMIILL_bit at EMAC0_PC.B22;
    const register unsigned short int EMAC_PC_RXERIDLE = 23;
    sbit  EMAC_PC_RXERIDLE_bit at EMAC0_PC.B23;
    const register unsigned short int EMAC_PC_NIBDETDIS = 24;
    sbit  EMAC_PC_NIBDETDIS_bit at EMAC0_PC.B24;
    const register unsigned short int EMAC_PC_DIGRESTART = 25;
    sbit  EMAC_PC_DIGRESTART_bit at EMAC0_PC.B25;
    const register unsigned short int EMAC_PC_PINTFS28 = 28;
    sbit  EMAC_PC_PINTFS28_bit at EMAC0_PC.B28;
    const register unsigned short int EMAC_PC_PINTFS29 = 29;
    sbit  EMAC_PC_PINTFS29_bit at EMAC0_PC.B29;
    const register unsigned short int EMAC_PC_PINTFS30 = 30;
    sbit  EMAC_PC_PINTFS30_bit at EMAC0_PC.B30;
    const register unsigned short int EMAC_PC_PHYEXT = 31;
    sbit  EMAC_PC_PHYEXT_bit at EMAC0_PC.B31;

sfr unsigned long   volatile EMAC0_CC             absolute 0x400ECFC8;
    const register unsigned short int EMAC_CC_CS0 = 0;
    sbit  EMAC_CC_CS0_bit at EMAC0_CC.B0;
    const register unsigned short int EMAC_CC_CS1 = 1;
    sbit  EMAC_CC_CS1_bit at EMAC0_CC.B1;
    const register unsigned short int EMAC_CC_CS2 = 2;
    sbit  EMAC_CC_CS2_bit at EMAC0_CC.B2;
    const register unsigned short int EMAC_CC_CS3 = 3;
    sbit  EMAC_CC_CS3_bit at EMAC0_CC.B3;
    const register unsigned short int EMAC_CC_CLKEN = 16;
    sbit  EMAC_CC_CLKEN_bit at EMAC0_CC.B16;
    const register unsigned short int EMAC_CC_ECEXT = 17;
    sbit  EMAC_CC_ECEXT_bit at EMAC0_CC.B17;
    const register unsigned short int EMAC_CC_PTPCEN = 18;
    sbit  EMAC_CC_PTPCEN_bit at EMAC0_CC.B18;

sfr unsigned long   volatile SYSEXC_RIS           absolute 0x400F9000;
    const register unsigned short int SYSEXC_RIS_FPIDCRIS = 0;
    sbit  SYSEXC_RIS_FPIDCRIS_bit at SYSEXC_RIS.B0;
    const register unsigned short int SYSEXC_RIS_FPDZCRIS = 1;
    sbit  SYSEXC_RIS_FPDZCRIS_bit at SYSEXC_RIS.B1;
    const register unsigned short int SYSEXC_RIS_FPIOCRIS = 2;
    sbit  SYSEXC_RIS_FPIOCRIS_bit at SYSEXC_RIS.B2;
    const register unsigned short int SYSEXC_RIS_FPUFCRIS = 3;
    sbit  SYSEXC_RIS_FPUFCRIS_bit at SYSEXC_RIS.B3;
    const register unsigned short int SYSEXC_RIS_FPOFCRIS = 4;
    sbit  SYSEXC_RIS_FPOFCRIS_bit at SYSEXC_RIS.B4;
    const register unsigned short int SYSEXC_RIS_FPIXCRIS = 5;
    sbit  SYSEXC_RIS_FPIXCRIS_bit at SYSEXC_RIS.B5;

sfr unsigned long   volatile SYSEXC_IM            absolute 0x400F9004;
    const register unsigned short int SYSEXC_IM_FPIDCIM = 0;
    sbit  SYSEXC_IM_FPIDCIM_bit at SYSEXC_IM.B0;
    const register unsigned short int SYSEXC_IM_FPDZCIM = 1;
    sbit  SYSEXC_IM_FPDZCIM_bit at SYSEXC_IM.B1;
    const register unsigned short int SYSEXC_IM_FPIOCIM = 2;
    sbit  SYSEXC_IM_FPIOCIM_bit at SYSEXC_IM.B2;
    const register unsigned short int SYSEXC_IM_FPUFCIM = 3;
    sbit  SYSEXC_IM_FPUFCIM_bit at SYSEXC_IM.B3;
    const register unsigned short int SYSEXC_IM_FPOFCIM = 4;
    sbit  SYSEXC_IM_FPOFCIM_bit at SYSEXC_IM.B4;
    const register unsigned short int SYSEXC_IM_FPIXCIM = 5;
    sbit  SYSEXC_IM_FPIXCIM_bit at SYSEXC_IM.B5;

sfr unsigned long   volatile SYSEXC_MIS           absolute 0x400F9008;
    const register unsigned short int SYSEXC_MIS_FPIDCMIS = 0;
    sbit  SYSEXC_MIS_FPIDCMIS_bit at SYSEXC_MIS.B0;
    const register unsigned short int SYSEXC_MIS_FPDZCMIS = 1;
    sbit  SYSEXC_MIS_FPDZCMIS_bit at SYSEXC_MIS.B1;
    const register unsigned short int SYSEXC_MIS_FPIOCMIS = 2;
    sbit  SYSEXC_MIS_FPIOCMIS_bit at SYSEXC_MIS.B2;
    const register unsigned short int SYSEXC_MIS_FPUFCMIS = 3;
    sbit  SYSEXC_MIS_FPUFCMIS_bit at SYSEXC_MIS.B3;
    const register unsigned short int SYSEXC_MIS_FPOFCMIS = 4;
    sbit  SYSEXC_MIS_FPOFCMIS_bit at SYSEXC_MIS.B4;
    const register unsigned short int SYSEXC_MIS_FPIXCMIS = 5;
    sbit  SYSEXC_MIS_FPIXCMIS_bit at SYSEXC_MIS.B5;

sfr unsigned long   volatile SYSEXC_IC            absolute 0x400F900C;
    const register unsigned short int SYSEXC_IC_FPIDCIC = 0;
    sbit  SYSEXC_IC_FPIDCIC_bit at SYSEXC_IC.B0;
    const register unsigned short int SYSEXC_IC_FPDZCIC = 1;
    sbit  SYSEXC_IC_FPDZCIC_bit at SYSEXC_IC.B1;
    const register unsigned short int SYSEXC_IC_FPIOCIC = 2;
    sbit  SYSEXC_IC_FPIOCIC_bit at SYSEXC_IC.B2;
    const register unsigned short int SYSEXC_IC_FPUFCIC = 3;
    sbit  SYSEXC_IC_FPUFCIC_bit at SYSEXC_IC.B3;
    const register unsigned short int SYSEXC_IC_FPOFCIC = 4;
    sbit  SYSEXC_IC_FPOFCIC_bit at SYSEXC_IC.B4;
    const register unsigned short int SYSEXC_IC_FPIXCIC = 5;
    sbit  SYSEXC_IC_FPIXCIC_bit at SYSEXC_IC.B5;

sfr unsigned long   volatile HIB_RTCC             absolute 0x400FC000;
    const register unsigned short int HIB_RTCC0 = 0;
    sbit  HIB_RTCC0_bit at HIB_RTCC.B0;
    const register unsigned short int HIB_RTCC1 = 1;
    sbit  HIB_RTCC1_bit at HIB_RTCC.B1;
    const register unsigned short int HIB_RTCC2 = 2;
    sbit  HIB_RTCC2_bit at HIB_RTCC.B2;
    const register unsigned short int HIB_RTCC3 = 3;
    sbit  HIB_RTCC3_bit at HIB_RTCC.B3;
    const register unsigned short int HIB_RTCC4 = 4;
    sbit  HIB_RTCC4_bit at HIB_RTCC.B4;
    const register unsigned short int HIB_RTCC5 = 5;
    sbit  HIB_RTCC5_bit at HIB_RTCC.B5;
    const register unsigned short int HIB_RTCC6 = 6;
    sbit  HIB_RTCC6_bit at HIB_RTCC.B6;
    const register unsigned short int HIB_RTCC7 = 7;
    sbit  HIB_RTCC7_bit at HIB_RTCC.B7;
    const register unsigned short int HIB_RTCC8 = 8;
    sbit  HIB_RTCC8_bit at HIB_RTCC.B8;
    const register unsigned short int HIB_RTCC9 = 9;
    sbit  HIB_RTCC9_bit at HIB_RTCC.B9;
    const register unsigned short int HIB_RTCC10 = 10;
    sbit  HIB_RTCC10_bit at HIB_RTCC.B10;
    const register unsigned short int HIB_RTCC11 = 11;
    sbit  HIB_RTCC11_bit at HIB_RTCC.B11;
    const register unsigned short int HIB_RTCC12 = 12;
    sbit  HIB_RTCC12_bit at HIB_RTCC.B12;
    const register unsigned short int HIB_RTCC13 = 13;
    sbit  HIB_RTCC13_bit at HIB_RTCC.B13;
    const register unsigned short int HIB_RTCC14 = 14;
    sbit  HIB_RTCC14_bit at HIB_RTCC.B14;
    const register unsigned short int HIB_RTCC15 = 15;
    sbit  HIB_RTCC15_bit at HIB_RTCC.B15;
    const register unsigned short int HIB_RTCC16 = 16;
    sbit  HIB_RTCC16_bit at HIB_RTCC.B16;
    const register unsigned short int HIB_RTCC17 = 17;
    sbit  HIB_RTCC17_bit at HIB_RTCC.B17;
    const register unsigned short int HIB_RTCC18 = 18;
    sbit  HIB_RTCC18_bit at HIB_RTCC.B18;
    const register unsigned short int HIB_RTCC19 = 19;
    sbit  HIB_RTCC19_bit at HIB_RTCC.B19;
    const register unsigned short int HIB_RTCC20 = 20;
    sbit  HIB_RTCC20_bit at HIB_RTCC.B20;
    const register unsigned short int HIB_RTCC21 = 21;
    sbit  HIB_RTCC21_bit at HIB_RTCC.B21;
    const register unsigned short int HIB_RTCC22 = 22;
    sbit  HIB_RTCC22_bit at HIB_RTCC.B22;
    const register unsigned short int HIB_RTCC23 = 23;
    sbit  HIB_RTCC23_bit at HIB_RTCC.B23;
    const register unsigned short int HIB_RTCC24 = 24;
    sbit  HIB_RTCC24_bit at HIB_RTCC.B24;
    const register unsigned short int HIB_RTCC25 = 25;
    sbit  HIB_RTCC25_bit at HIB_RTCC.B25;
    const register unsigned short int HIB_RTCC26 = 26;
    sbit  HIB_RTCC26_bit at HIB_RTCC.B26;
    const register unsigned short int HIB_RTCC27 = 27;
    sbit  HIB_RTCC27_bit at HIB_RTCC.B27;
    const register unsigned short int HIB_RTCC28 = 28;
    sbit  HIB_RTCC28_bit at HIB_RTCC.B28;
    const register unsigned short int HIB_RTCC29 = 29;
    sbit  HIB_RTCC29_bit at HIB_RTCC.B29;
    const register unsigned short int HIB_RTCC30 = 30;
    sbit  HIB_RTCC30_bit at HIB_RTCC.B30;
    const register unsigned short int HIB_RTCC31 = 31;
    sbit  HIB_RTCC31_bit at HIB_RTCC.B31;

sfr unsigned long   volatile HIB_RTCM0            absolute 0x400FC004;
    const register unsigned short int HIB_RTCM00 = 0;
    sbit  HIB_RTCM00_bit at HIB_RTCM0.B0;
    const register unsigned short int HIB_RTCM01 = 1;
    sbit  HIB_RTCM01_bit at HIB_RTCM0.B1;
    const register unsigned short int HIB_RTCM02 = 2;
    sbit  HIB_RTCM02_bit at HIB_RTCM0.B2;
    const register unsigned short int HIB_RTCM03 = 3;
    sbit  HIB_RTCM03_bit at HIB_RTCM0.B3;
    const register unsigned short int HIB_RTCM04 = 4;
    sbit  HIB_RTCM04_bit at HIB_RTCM0.B4;
    const register unsigned short int HIB_RTCM05 = 5;
    sbit  HIB_RTCM05_bit at HIB_RTCM0.B5;
    const register unsigned short int HIB_RTCM06 = 6;
    sbit  HIB_RTCM06_bit at HIB_RTCM0.B6;
    const register unsigned short int HIB_RTCM07 = 7;
    sbit  HIB_RTCM07_bit at HIB_RTCM0.B7;
    const register unsigned short int HIB_RTCM08 = 8;
    sbit  HIB_RTCM08_bit at HIB_RTCM0.B8;
    const register unsigned short int HIB_RTCM09 = 9;
    sbit  HIB_RTCM09_bit at HIB_RTCM0.B9;
    const register unsigned short int HIB_RTCM010 = 10;
    sbit  HIB_RTCM010_bit at HIB_RTCM0.B10;
    const register unsigned short int HIB_RTCM011 = 11;
    sbit  HIB_RTCM011_bit at HIB_RTCM0.B11;
    const register unsigned short int HIB_RTCM012 = 12;
    sbit  HIB_RTCM012_bit at HIB_RTCM0.B12;
    const register unsigned short int HIB_RTCM013 = 13;
    sbit  HIB_RTCM013_bit at HIB_RTCM0.B13;
    const register unsigned short int HIB_RTCM014 = 14;
    sbit  HIB_RTCM014_bit at HIB_RTCM0.B14;
    const register unsigned short int HIB_RTCM015 = 15;
    sbit  HIB_RTCM015_bit at HIB_RTCM0.B15;
    const register unsigned short int HIB_RTCM016 = 16;
    sbit  HIB_RTCM016_bit at HIB_RTCM0.B16;
    const register unsigned short int HIB_RTCM017 = 17;
    sbit  HIB_RTCM017_bit at HIB_RTCM0.B17;
    const register unsigned short int HIB_RTCM018 = 18;
    sbit  HIB_RTCM018_bit at HIB_RTCM0.B18;
    const register unsigned short int HIB_RTCM019 = 19;
    sbit  HIB_RTCM019_bit at HIB_RTCM0.B19;
    const register unsigned short int HIB_RTCM020 = 20;
    sbit  HIB_RTCM020_bit at HIB_RTCM0.B20;
    const register unsigned short int HIB_RTCM021 = 21;
    sbit  HIB_RTCM021_bit at HIB_RTCM0.B21;
    const register unsigned short int HIB_RTCM022 = 22;
    sbit  HIB_RTCM022_bit at HIB_RTCM0.B22;
    const register unsigned short int HIB_RTCM023 = 23;
    sbit  HIB_RTCM023_bit at HIB_RTCM0.B23;
    const register unsigned short int HIB_RTCM024 = 24;
    sbit  HIB_RTCM024_bit at HIB_RTCM0.B24;
    const register unsigned short int HIB_RTCM025 = 25;
    sbit  HIB_RTCM025_bit at HIB_RTCM0.B25;
    const register unsigned short int HIB_RTCM026 = 26;
    sbit  HIB_RTCM026_bit at HIB_RTCM0.B26;
    const register unsigned short int HIB_RTCM027 = 27;
    sbit  HIB_RTCM027_bit at HIB_RTCM0.B27;
    const register unsigned short int HIB_RTCM028 = 28;
    sbit  HIB_RTCM028_bit at HIB_RTCM0.B28;
    const register unsigned short int HIB_RTCM029 = 29;
    sbit  HIB_RTCM029_bit at HIB_RTCM0.B29;
    const register unsigned short int HIB_RTCM030 = 30;
    sbit  HIB_RTCM030_bit at HIB_RTCM0.B30;
    const register unsigned short int HIB_RTCM031 = 31;
    sbit  HIB_RTCM031_bit at HIB_RTCM0.B31;

sfr unsigned long   volatile HIB_RTCLD            absolute 0x400FC00C;
    const register unsigned short int HIB_RTCLD0 = 0;
    sbit  HIB_RTCLD0_bit at HIB_RTCLD.B0;
    const register unsigned short int HIB_RTCLD1 = 1;
    sbit  HIB_RTCLD1_bit at HIB_RTCLD.B1;
    const register unsigned short int HIB_RTCLD2 = 2;
    sbit  HIB_RTCLD2_bit at HIB_RTCLD.B2;
    const register unsigned short int HIB_RTCLD3 = 3;
    sbit  HIB_RTCLD3_bit at HIB_RTCLD.B3;
    const register unsigned short int HIB_RTCLD4 = 4;
    sbit  HIB_RTCLD4_bit at HIB_RTCLD.B4;
    const register unsigned short int HIB_RTCLD5 = 5;
    sbit  HIB_RTCLD5_bit at HIB_RTCLD.B5;
    const register unsigned short int HIB_RTCLD6 = 6;
    sbit  HIB_RTCLD6_bit at HIB_RTCLD.B6;
    const register unsigned short int HIB_RTCLD7 = 7;
    sbit  HIB_RTCLD7_bit at HIB_RTCLD.B7;
    const register unsigned short int HIB_RTCLD8 = 8;
    sbit  HIB_RTCLD8_bit at HIB_RTCLD.B8;
    const register unsigned short int HIB_RTCLD9 = 9;
    sbit  HIB_RTCLD9_bit at HIB_RTCLD.B9;
    const register unsigned short int HIB_RTCLD10 = 10;
    sbit  HIB_RTCLD10_bit at HIB_RTCLD.B10;
    const register unsigned short int HIB_RTCLD11 = 11;
    sbit  HIB_RTCLD11_bit at HIB_RTCLD.B11;
    const register unsigned short int HIB_RTCLD12 = 12;
    sbit  HIB_RTCLD12_bit at HIB_RTCLD.B12;
    const register unsigned short int HIB_RTCLD13 = 13;
    sbit  HIB_RTCLD13_bit at HIB_RTCLD.B13;
    const register unsigned short int HIB_RTCLD14 = 14;
    sbit  HIB_RTCLD14_bit at HIB_RTCLD.B14;
    const register unsigned short int HIB_RTCLD15 = 15;
    sbit  HIB_RTCLD15_bit at HIB_RTCLD.B15;
    const register unsigned short int HIB_RTCLD16 = 16;
    sbit  HIB_RTCLD16_bit at HIB_RTCLD.B16;
    const register unsigned short int HIB_RTCLD17 = 17;
    sbit  HIB_RTCLD17_bit at HIB_RTCLD.B17;
    const register unsigned short int HIB_RTCLD18 = 18;
    sbit  HIB_RTCLD18_bit at HIB_RTCLD.B18;
    const register unsigned short int HIB_RTCLD19 = 19;
    sbit  HIB_RTCLD19_bit at HIB_RTCLD.B19;
    const register unsigned short int HIB_RTCLD20 = 20;
    sbit  HIB_RTCLD20_bit at HIB_RTCLD.B20;
    const register unsigned short int HIB_RTCLD21 = 21;
    sbit  HIB_RTCLD21_bit at HIB_RTCLD.B21;
    const register unsigned short int HIB_RTCLD22 = 22;
    sbit  HIB_RTCLD22_bit at HIB_RTCLD.B22;
    const register unsigned short int HIB_RTCLD23 = 23;
    sbit  HIB_RTCLD23_bit at HIB_RTCLD.B23;
    const register unsigned short int HIB_RTCLD24 = 24;
    sbit  HIB_RTCLD24_bit at HIB_RTCLD.B24;
    const register unsigned short int HIB_RTCLD25 = 25;
    sbit  HIB_RTCLD25_bit at HIB_RTCLD.B25;
    const register unsigned short int HIB_RTCLD26 = 26;
    sbit  HIB_RTCLD26_bit at HIB_RTCLD.B26;
    const register unsigned short int HIB_RTCLD27 = 27;
    sbit  HIB_RTCLD27_bit at HIB_RTCLD.B27;
    const register unsigned short int HIB_RTCLD28 = 28;
    sbit  HIB_RTCLD28_bit at HIB_RTCLD.B28;
    const register unsigned short int HIB_RTCLD29 = 29;
    sbit  HIB_RTCLD29_bit at HIB_RTCLD.B29;
    const register unsigned short int HIB_RTCLD30 = 30;
    sbit  HIB_RTCLD30_bit at HIB_RTCLD.B30;
    const register unsigned short int HIB_RTCLD31 = 31;
    sbit  HIB_RTCLD31_bit at HIB_RTCLD.B31;

sfr unsigned long   volatile HIB_CTL              absolute 0x400FC010;
    const register unsigned short int HIB_CTL_RTCEN = 0;
    sbit  HIB_CTL_RTCEN_bit at HIB_CTL.B0;
    const register unsigned short int HIB_CTL_HIBREQ = 1;
    sbit  HIB_CTL_HIBREQ_bit at HIB_CTL.B1;
    const register unsigned short int HIB_CTL_RTCWEN = 3;
    sbit  HIB_CTL_RTCWEN_bit at HIB_CTL.B3;
    const register unsigned short int HIB_CTL_PINWEN = 4;
    sbit  HIB_CTL_PINWEN_bit at HIB_CTL.B4;
    const register unsigned short int HIB_CTL_CLK32EN = 6;
    sbit  HIB_CTL_CLK32EN_bit at HIB_CTL.B6;
    const register unsigned short int HIB_CTL_VABORT = 7;
    sbit  HIB_CTL_VABORT_bit at HIB_CTL.B7;
    const register unsigned short int HIB_CTL_VDD3ON = 8;
    sbit  HIB_CTL_VDD3ON_bit at HIB_CTL.B8;
    const register unsigned short int HIB_CTL_BATWKEN = 9;
    sbit  HIB_CTL_BATWKEN_bit at HIB_CTL.B9;
    const register unsigned short int HIB_CTL_BATCHK = 10;
    sbit  HIB_CTL_BATCHK_bit at HIB_CTL.B10;
    const register unsigned short int HIB_CTL_VBATSEL13 = 13;
    sbit  HIB_CTL_VBATSEL13_bit at HIB_CTL.B13;
    const register unsigned short int HIB_CTL_VBATSEL14 = 14;
    sbit  HIB_CTL_VBATSEL14_bit at HIB_CTL.B14;
    const register unsigned short int HIB_CTL_OSCBYP = 16;
    sbit  HIB_CTL_OSCBYP_bit at HIB_CTL.B16;
    const register unsigned short int HIB_CTL_OSCDRV = 17;
    sbit  HIB_CTL_OSCDRV_bit at HIB_CTL.B17;
    const register unsigned short int HIB_CTL_OSCSEL = 19;
    sbit  HIB_CTL_OSCSEL_bit at HIB_CTL.B19;
    const register unsigned short int HIB_CTL_RETCLR = 30;
    sbit  HIB_CTL_RETCLR_bit at HIB_CTL.B30;
    const register unsigned short int HIB_CTL_WRC = 31;
    sbit  HIB_CTL_WRC_bit at HIB_CTL.B31;

sfr unsigned long   volatile HIB_IM               absolute 0x400FC014;
    const register unsigned short int HIB_IM_RTCALT0 = 0;
    sbit  HIB_IM_RTCALT0_bit at HIB_IM.B0;
    const register unsigned short int HIB_IM_LOWBAT = 2;
    sbit  HIB_IM_LOWBAT_bit at HIB_IM.B2;
    const register unsigned short int HIB_IM_EXTW = 3;
    sbit  HIB_IM_EXTW_bit at HIB_IM.B3;
    const register unsigned short int HIB_IM_WC = 4;
    sbit  HIB_IM_WC_bit at HIB_IM.B4;
    const register unsigned short int HIB_IM_PADIOWK = 5;
    sbit  HIB_IM_PADIOWK_bit at HIB_IM.B5;
    const register unsigned short int HIB_IM_RSTWK = 6;
    sbit  HIB_IM_RSTWK_bit at HIB_IM.B6;
    const register unsigned short int HIB_IM_VDDFAIL = 7;
    sbit  HIB_IM_VDDFAIL_bit at HIB_IM.B7;

sfr unsigned long   volatile HIB_RIS              absolute 0x400FC018;
    const register unsigned short int HIB_RIS_RTCALT0 = 0;
    sbit  HIB_RIS_RTCALT0_bit at HIB_RIS.B0;
    const register unsigned short int HIB_RIS_LOWBAT = 2;
    sbit  HIB_RIS_LOWBAT_bit at HIB_RIS.B2;
    const register unsigned short int HIB_RIS_EXTW = 3;
    sbit  HIB_RIS_EXTW_bit at HIB_RIS.B3;
    const register unsigned short int HIB_RIS_WC = 4;
    sbit  HIB_RIS_WC_bit at HIB_RIS.B4;
    const register unsigned short int HIB_RIS_PADIOWK = 5;
    sbit  HIB_RIS_PADIOWK_bit at HIB_RIS.B5;
    const register unsigned short int HIB_RIS_RSTWK = 6;
    sbit  HIB_RIS_RSTWK_bit at HIB_RIS.B6;
    const register unsigned short int HIB_RIS_VDDFAIL = 7;
    sbit  HIB_RIS_VDDFAIL_bit at HIB_RIS.B7;

sfr unsigned long   volatile HIB_MIS              absolute 0x400FC01C;
    const register unsigned short int HIB_MIS_RTCALT0 = 0;
    sbit  HIB_MIS_RTCALT0_bit at HIB_MIS.B0;
    const register unsigned short int HIB_MIS_LOWBAT = 2;
    sbit  HIB_MIS_LOWBAT_bit at HIB_MIS.B2;
    const register unsigned short int HIB_MIS_EXTW = 3;
    sbit  HIB_MIS_EXTW_bit at HIB_MIS.B3;
    const register unsigned short int HIB_MIS_WC = 4;
    sbit  HIB_MIS_WC_bit at HIB_MIS.B4;
    const register unsigned short int HIB_MIS_PADIOWK = 5;
    sbit  HIB_MIS_PADIOWK_bit at HIB_MIS.B5;
    const register unsigned short int HIB_MIS_RSTWK = 6;
    sbit  HIB_MIS_RSTWK_bit at HIB_MIS.B6;
    const register unsigned short int HIB_MIS_VDDFAIL = 7;
    sbit  HIB_MIS_VDDFAIL_bit at HIB_MIS.B7;

sfr unsigned long   volatile HIB_IC               absolute 0x400FC020;
    const register unsigned short int HIB_IC_RTCALT0 = 0;
    sbit  HIB_IC_RTCALT0_bit at HIB_IC.B0;
    const register unsigned short int HIB_IC_LOWBAT = 2;
    sbit  HIB_IC_LOWBAT_bit at HIB_IC.B2;
    const register unsigned short int HIB_IC_EXTW = 3;
    sbit  HIB_IC_EXTW_bit at HIB_IC.B3;
    const register unsigned short int HIB_IC_WC = 4;
    sbit  HIB_IC_WC_bit at HIB_IC.B4;
    const register unsigned short int HIB_IC_PADIOWK = 5;
    sbit  HIB_IC_PADIOWK_bit at HIB_IC.B5;
    const register unsigned short int HIB_IC_RSTWK = 6;
    sbit  HIB_IC_RSTWK_bit at HIB_IC.B6;
    const register unsigned short int HIB_IC_VDDFAIL = 7;
    sbit  HIB_IC_VDDFAIL_bit at HIB_IC.B7;

sfr unsigned long   volatile HIB_RTCT             absolute 0x400FC024;
    const register unsigned short int HIB_RTCT_TRIM0 = 0;
    sbit  HIB_RTCT_TRIM0_bit at HIB_RTCT.B0;
    const register unsigned short int HIB_RTCT_TRIM1 = 1;
    sbit  HIB_RTCT_TRIM1_bit at HIB_RTCT.B1;
    const register unsigned short int HIB_RTCT_TRIM2 = 2;
    sbit  HIB_RTCT_TRIM2_bit at HIB_RTCT.B2;
    const register unsigned short int HIB_RTCT_TRIM3 = 3;
    sbit  HIB_RTCT_TRIM3_bit at HIB_RTCT.B3;
    const register unsigned short int HIB_RTCT_TRIM4 = 4;
    sbit  HIB_RTCT_TRIM4_bit at HIB_RTCT.B4;
    const register unsigned short int HIB_RTCT_TRIM5 = 5;
    sbit  HIB_RTCT_TRIM5_bit at HIB_RTCT.B5;
    const register unsigned short int HIB_RTCT_TRIM6 = 6;
    sbit  HIB_RTCT_TRIM6_bit at HIB_RTCT.B6;
    const register unsigned short int HIB_RTCT_TRIM7 = 7;
    sbit  HIB_RTCT_TRIM7_bit at HIB_RTCT.B7;
    const register unsigned short int HIB_RTCT_TRIM8 = 8;
    sbit  HIB_RTCT_TRIM8_bit at HIB_RTCT.B8;
    const register unsigned short int HIB_RTCT_TRIM9 = 9;
    sbit  HIB_RTCT_TRIM9_bit at HIB_RTCT.B9;
    const register unsigned short int HIB_RTCT_TRIM10 = 10;
    sbit  HIB_RTCT_TRIM10_bit at HIB_RTCT.B10;
    const register unsigned short int HIB_RTCT_TRIM11 = 11;
    sbit  HIB_RTCT_TRIM11_bit at HIB_RTCT.B11;
    const register unsigned short int HIB_RTCT_TRIM12 = 12;
    sbit  HIB_RTCT_TRIM12_bit at HIB_RTCT.B12;
    const register unsigned short int HIB_RTCT_TRIM13 = 13;
    sbit  HIB_RTCT_TRIM13_bit at HIB_RTCT.B13;
    const register unsigned short int HIB_RTCT_TRIM14 = 14;
    sbit  HIB_RTCT_TRIM14_bit at HIB_RTCT.B14;
    const register unsigned short int HIB_RTCT_TRIM15 = 15;
    sbit  HIB_RTCT_TRIM15_bit at HIB_RTCT.B15;

sfr unsigned long   volatile HIB_RTCSS            absolute 0x400FC028;
    const register unsigned short int HIB_RTCSS_RTCSSC0 = 0;
    sbit  HIB_RTCSS_RTCSSC0_bit at HIB_RTCSS.B0;
    const register unsigned short int HIB_RTCSS_RTCSSC1 = 1;
    sbit  HIB_RTCSS_RTCSSC1_bit at HIB_RTCSS.B1;
    const register unsigned short int HIB_RTCSS_RTCSSC2 = 2;
    sbit  HIB_RTCSS_RTCSSC2_bit at HIB_RTCSS.B2;
    const register unsigned short int HIB_RTCSS_RTCSSC3 = 3;
    sbit  HIB_RTCSS_RTCSSC3_bit at HIB_RTCSS.B3;
    const register unsigned short int HIB_RTCSS_RTCSSC4 = 4;
    sbit  HIB_RTCSS_RTCSSC4_bit at HIB_RTCSS.B4;
    const register unsigned short int HIB_RTCSS_RTCSSC5 = 5;
    sbit  HIB_RTCSS_RTCSSC5_bit at HIB_RTCSS.B5;
    const register unsigned short int HIB_RTCSS_RTCSSC6 = 6;
    sbit  HIB_RTCSS_RTCSSC6_bit at HIB_RTCSS.B6;
    const register unsigned short int HIB_RTCSS_RTCSSC7 = 7;
    sbit  HIB_RTCSS_RTCSSC7_bit at HIB_RTCSS.B7;
    const register unsigned short int HIB_RTCSS_RTCSSC8 = 8;
    sbit  HIB_RTCSS_RTCSSC8_bit at HIB_RTCSS.B8;
    const register unsigned short int HIB_RTCSS_RTCSSC9 = 9;
    sbit  HIB_RTCSS_RTCSSC9_bit at HIB_RTCSS.B9;
    const register unsigned short int HIB_RTCSS_RTCSSC10 = 10;
    sbit  HIB_RTCSS_RTCSSC10_bit at HIB_RTCSS.B10;
    const register unsigned short int HIB_RTCSS_RTCSSC11 = 11;
    sbit  HIB_RTCSS_RTCSSC11_bit at HIB_RTCSS.B11;
    const register unsigned short int HIB_RTCSS_RTCSSC12 = 12;
    sbit  HIB_RTCSS_RTCSSC12_bit at HIB_RTCSS.B12;
    const register unsigned short int HIB_RTCSS_RTCSSC13 = 13;
    sbit  HIB_RTCSS_RTCSSC13_bit at HIB_RTCSS.B13;
    const register unsigned short int HIB_RTCSS_RTCSSC14 = 14;
    sbit  HIB_RTCSS_RTCSSC14_bit at HIB_RTCSS.B14;
    const register unsigned short int HIB_RTCSS_RTCSSM16 = 16;
    sbit  HIB_RTCSS_RTCSSM16_bit at HIB_RTCSS.B16;
    const register unsigned short int HIB_RTCSS_RTCSSM17 = 17;
    sbit  HIB_RTCSS_RTCSSM17_bit at HIB_RTCSS.B17;
    const register unsigned short int HIB_RTCSS_RTCSSM18 = 18;
    sbit  HIB_RTCSS_RTCSSM18_bit at HIB_RTCSS.B18;
    const register unsigned short int HIB_RTCSS_RTCSSM19 = 19;
    sbit  HIB_RTCSS_RTCSSM19_bit at HIB_RTCSS.B19;
    const register unsigned short int HIB_RTCSS_RTCSSM20 = 20;
    sbit  HIB_RTCSS_RTCSSM20_bit at HIB_RTCSS.B20;
    const register unsigned short int HIB_RTCSS_RTCSSM21 = 21;
    sbit  HIB_RTCSS_RTCSSM21_bit at HIB_RTCSS.B21;
    const register unsigned short int HIB_RTCSS_RTCSSM22 = 22;
    sbit  HIB_RTCSS_RTCSSM22_bit at HIB_RTCSS.B22;
    const register unsigned short int HIB_RTCSS_RTCSSM23 = 23;
    sbit  HIB_RTCSS_RTCSSM23_bit at HIB_RTCSS.B23;
    const register unsigned short int HIB_RTCSS_RTCSSM24 = 24;
    sbit  HIB_RTCSS_RTCSSM24_bit at HIB_RTCSS.B24;
    const register unsigned short int HIB_RTCSS_RTCSSM25 = 25;
    sbit  HIB_RTCSS_RTCSSM25_bit at HIB_RTCSS.B25;
    const register unsigned short int HIB_RTCSS_RTCSSM26 = 26;
    sbit  HIB_RTCSS_RTCSSM26_bit at HIB_RTCSS.B26;
    const register unsigned short int HIB_RTCSS_RTCSSM27 = 27;
    sbit  HIB_RTCSS_RTCSSM27_bit at HIB_RTCSS.B27;
    const register unsigned short int HIB_RTCSS_RTCSSM28 = 28;
    sbit  HIB_RTCSS_RTCSSM28_bit at HIB_RTCSS.B28;
    const register unsigned short int HIB_RTCSS_RTCSSM29 = 29;
    sbit  HIB_RTCSS_RTCSSM29_bit at HIB_RTCSS.B29;
    const register unsigned short int HIB_RTCSS_RTCSSM30 = 30;
    sbit  HIB_RTCSS_RTCSSM30_bit at HIB_RTCSS.B30;

sfr unsigned long   volatile HIB_IO               absolute 0x400FC02C;
    const register unsigned short int HIB_IO_WUUNLK = 0;
    sbit  HIB_IO_WUUNLK_bit at HIB_IO.B0;
    const register unsigned short int HIB_IO_WURSTEN = 4;
    sbit  HIB_IO_WURSTEN_bit at HIB_IO.B4;
    const register unsigned short int HIB_IO_IOWRC = 31;
    sbit  HIB_IO_IOWRC_bit at HIB_IO.B31;

sfr unsigned long   volatile HIB_DATA             absolute 0x400FC030;
    const register unsigned short int HIB_DATA_RTD0 = 0;
    sbit  HIB_DATA_RTD0_bit at HIB_DATA.B0;
    const register unsigned short int HIB_DATA_RTD1 = 1;
    sbit  HIB_DATA_RTD1_bit at HIB_DATA.B1;
    const register unsigned short int HIB_DATA_RTD2 = 2;
    sbit  HIB_DATA_RTD2_bit at HIB_DATA.B2;
    const register unsigned short int HIB_DATA_RTD3 = 3;
    sbit  HIB_DATA_RTD3_bit at HIB_DATA.B3;
    const register unsigned short int HIB_DATA_RTD4 = 4;
    sbit  HIB_DATA_RTD4_bit at HIB_DATA.B4;
    const register unsigned short int HIB_DATA_RTD5 = 5;
    sbit  HIB_DATA_RTD5_bit at HIB_DATA.B5;
    const register unsigned short int HIB_DATA_RTD6 = 6;
    sbit  HIB_DATA_RTD6_bit at HIB_DATA.B6;
    const register unsigned short int HIB_DATA_RTD7 = 7;
    sbit  HIB_DATA_RTD7_bit at HIB_DATA.B7;
    const register unsigned short int HIB_DATA_RTD8 = 8;
    sbit  HIB_DATA_RTD8_bit at HIB_DATA.B8;
    const register unsigned short int HIB_DATA_RTD9 = 9;
    sbit  HIB_DATA_RTD9_bit at HIB_DATA.B9;
    const register unsigned short int HIB_DATA_RTD10 = 10;
    sbit  HIB_DATA_RTD10_bit at HIB_DATA.B10;
    const register unsigned short int HIB_DATA_RTD11 = 11;
    sbit  HIB_DATA_RTD11_bit at HIB_DATA.B11;
    const register unsigned short int HIB_DATA_RTD12 = 12;
    sbit  HIB_DATA_RTD12_bit at HIB_DATA.B12;
    const register unsigned short int HIB_DATA_RTD13 = 13;
    sbit  HIB_DATA_RTD13_bit at HIB_DATA.B13;
    const register unsigned short int HIB_DATA_RTD14 = 14;
    sbit  HIB_DATA_RTD14_bit at HIB_DATA.B14;
    const register unsigned short int HIB_DATA_RTD15 = 15;
    sbit  HIB_DATA_RTD15_bit at HIB_DATA.B15;
    const register unsigned short int HIB_DATA_RTD16 = 16;
    sbit  HIB_DATA_RTD16_bit at HIB_DATA.B16;
    const register unsigned short int HIB_DATA_RTD17 = 17;
    sbit  HIB_DATA_RTD17_bit at HIB_DATA.B17;
    const register unsigned short int HIB_DATA_RTD18 = 18;
    sbit  HIB_DATA_RTD18_bit at HIB_DATA.B18;
    const register unsigned short int HIB_DATA_RTD19 = 19;
    sbit  HIB_DATA_RTD19_bit at HIB_DATA.B19;
    const register unsigned short int HIB_DATA_RTD20 = 20;
    sbit  HIB_DATA_RTD20_bit at HIB_DATA.B20;
    const register unsigned short int HIB_DATA_RTD21 = 21;
    sbit  HIB_DATA_RTD21_bit at HIB_DATA.B21;
    const register unsigned short int HIB_DATA_RTD22 = 22;
    sbit  HIB_DATA_RTD22_bit at HIB_DATA.B22;
    const register unsigned short int HIB_DATA_RTD23 = 23;
    sbit  HIB_DATA_RTD23_bit at HIB_DATA.B23;
    const register unsigned short int HIB_DATA_RTD24 = 24;
    sbit  HIB_DATA_RTD24_bit at HIB_DATA.B24;
    const register unsigned short int HIB_DATA_RTD25 = 25;
    sbit  HIB_DATA_RTD25_bit at HIB_DATA.B25;
    const register unsigned short int HIB_DATA_RTD26 = 26;
    sbit  HIB_DATA_RTD26_bit at HIB_DATA.B26;
    const register unsigned short int HIB_DATA_RTD27 = 27;
    sbit  HIB_DATA_RTD27_bit at HIB_DATA.B27;
    const register unsigned short int HIB_DATA_RTD28 = 28;
    sbit  HIB_DATA_RTD28_bit at HIB_DATA.B28;
    const register unsigned short int HIB_DATA_RTD29 = 29;
    sbit  HIB_DATA_RTD29_bit at HIB_DATA.B29;
    const register unsigned short int HIB_DATA_RTD30 = 30;
    sbit  HIB_DATA_RTD30_bit at HIB_DATA.B30;
    const register unsigned short int HIB_DATA_RTD31 = 31;
    sbit  HIB_DATA_RTD31_bit at HIB_DATA.B31;

sfr unsigned long   volatile HIB_CALCTL           absolute 0x400FC300;
    const register unsigned short int HIB_CALCTL_CALEN = 0;
    sbit  HIB_CALCTL_CALEN_bit at HIB_CALCTL.B0;
    const register unsigned short int HIB_CALCTL_CAL24 = 2;
    sbit  HIB_CALCTL_CAL24_bit at HIB_CALCTL.B2;

sfr unsigned long   volatile HIB_CAL0             absolute 0x400FC310;
    const register unsigned short int HIB_CAL0_SEC0 = 0;
    sbit  HIB_CAL0_SEC0_bit at HIB_CAL0.B0;
    const register unsigned short int HIB_CAL0_SEC1 = 1;
    sbit  HIB_CAL0_SEC1_bit at HIB_CAL0.B1;
    const register unsigned short int HIB_CAL0_SEC2 = 2;
    sbit  HIB_CAL0_SEC2_bit at HIB_CAL0.B2;
    const register unsigned short int HIB_CAL0_SEC3 = 3;
    sbit  HIB_CAL0_SEC3_bit at HIB_CAL0.B3;
    const register unsigned short int HIB_CAL0_SEC4 = 4;
    sbit  HIB_CAL0_SEC4_bit at HIB_CAL0.B4;
    const register unsigned short int HIB_CAL0_SEC5 = 5;
    sbit  HIB_CAL0_SEC5_bit at HIB_CAL0.B5;
    const register unsigned short int HIB_CAL0_MIN8 = 8;
    sbit  HIB_CAL0_MIN8_bit at HIB_CAL0.B8;
    const register unsigned short int HIB_CAL0_MIN9 = 9;
    sbit  HIB_CAL0_MIN9_bit at HIB_CAL0.B9;
    const register unsigned short int HIB_CAL0_MIN10 = 10;
    sbit  HIB_CAL0_MIN10_bit at HIB_CAL0.B10;
    const register unsigned short int HIB_CAL0_MIN11 = 11;
    sbit  HIB_CAL0_MIN11_bit at HIB_CAL0.B11;
    const register unsigned short int HIB_CAL0_MIN12 = 12;
    sbit  HIB_CAL0_MIN12_bit at HIB_CAL0.B12;
    const register unsigned short int HIB_CAL0_MIN13 = 13;
    sbit  HIB_CAL0_MIN13_bit at HIB_CAL0.B13;
    const register unsigned short int HIB_CAL0_HR16 = 16;
    sbit  HIB_CAL0_HR16_bit at HIB_CAL0.B16;
    const register unsigned short int HIB_CAL0_HR17 = 17;
    sbit  HIB_CAL0_HR17_bit at HIB_CAL0.B17;
    const register unsigned short int HIB_CAL0_HR18 = 18;
    sbit  HIB_CAL0_HR18_bit at HIB_CAL0.B18;
    const register unsigned short int HIB_CAL0_HR19 = 19;
    sbit  HIB_CAL0_HR19_bit at HIB_CAL0.B19;
    const register unsigned short int HIB_CAL0_HR20 = 20;
    sbit  HIB_CAL0_HR20_bit at HIB_CAL0.B20;
    const register unsigned short int HIB_CAL0_AMPM = 22;
    sbit  HIB_CAL0_AMPM_bit at HIB_CAL0.B22;
    const register unsigned short int HIB_CAL0_VALID = 31;
    sbit  HIB_CAL0_VALID_bit at HIB_CAL0.B31;

sfr unsigned long   volatile HIB_CAL1             absolute 0x400FC314;
    const register unsigned short int HIB_CAL1_DOM0 = 0;
    sbit  HIB_CAL1_DOM0_bit at HIB_CAL1.B0;
    const register unsigned short int HIB_CAL1_DOM1 = 1;
    sbit  HIB_CAL1_DOM1_bit at HIB_CAL1.B1;
    const register unsigned short int HIB_CAL1_DOM2 = 2;
    sbit  HIB_CAL1_DOM2_bit at HIB_CAL1.B2;
    const register unsigned short int HIB_CAL1_DOM3 = 3;
    sbit  HIB_CAL1_DOM3_bit at HIB_CAL1.B3;
    const register unsigned short int HIB_CAL1_DOM4 = 4;
    sbit  HIB_CAL1_DOM4_bit at HIB_CAL1.B4;
    const register unsigned short int HIB_CAL1_MON8 = 8;
    sbit  HIB_CAL1_MON8_bit at HIB_CAL1.B8;
    const register unsigned short int HIB_CAL1_MON9 = 9;
    sbit  HIB_CAL1_MON9_bit at HIB_CAL1.B9;
    const register unsigned short int HIB_CAL1_MON10 = 10;
    sbit  HIB_CAL1_MON10_bit at HIB_CAL1.B10;
    const register unsigned short int HIB_CAL1_MON11 = 11;
    sbit  HIB_CAL1_MON11_bit at HIB_CAL1.B11;
    const register unsigned short int HIB_CAL1_YEAR16 = 16;
    sbit  HIB_CAL1_YEAR16_bit at HIB_CAL1.B16;
    const register unsigned short int HIB_CAL1_YEAR17 = 17;
    sbit  HIB_CAL1_YEAR17_bit at HIB_CAL1.B17;
    const register unsigned short int HIB_CAL1_YEAR18 = 18;
    sbit  HIB_CAL1_YEAR18_bit at HIB_CAL1.B18;
    const register unsigned short int HIB_CAL1_YEAR19 = 19;
    sbit  HIB_CAL1_YEAR19_bit at HIB_CAL1.B19;
    const register unsigned short int HIB_CAL1_YEAR20 = 20;
    sbit  HIB_CAL1_YEAR20_bit at HIB_CAL1.B20;
    const register unsigned short int HIB_CAL1_YEAR21 = 21;
    sbit  HIB_CAL1_YEAR21_bit at HIB_CAL1.B21;
    const register unsigned short int HIB_CAL1_YEAR22 = 22;
    sbit  HIB_CAL1_YEAR22_bit at HIB_CAL1.B22;
    const register unsigned short int HIB_CAL1_DOW24 = 24;
    sbit  HIB_CAL1_DOW24_bit at HIB_CAL1.B24;
    const register unsigned short int HIB_CAL1_DOW25 = 25;
    sbit  HIB_CAL1_DOW25_bit at HIB_CAL1.B25;
    const register unsigned short int HIB_CAL1_DOW26 = 26;
    sbit  HIB_CAL1_DOW26_bit at HIB_CAL1.B26;
    const register unsigned short int HIB_CAL1_VALID = 31;
    sbit  HIB_CAL1_VALID_bit at HIB_CAL1.B31;

sfr unsigned long   volatile HIB_CALLD0           absolute 0x400FC320;
    const register unsigned short int HIB_CALLD0_SEC0 = 0;
    sbit  HIB_CALLD0_SEC0_bit at HIB_CALLD0.B0;
    const register unsigned short int HIB_CALLD0_SEC1 = 1;
    sbit  HIB_CALLD0_SEC1_bit at HIB_CALLD0.B1;
    const register unsigned short int HIB_CALLD0_SEC2 = 2;
    sbit  HIB_CALLD0_SEC2_bit at HIB_CALLD0.B2;
    const register unsigned short int HIB_CALLD0_SEC3 = 3;
    sbit  HIB_CALLD0_SEC3_bit at HIB_CALLD0.B3;
    const register unsigned short int HIB_CALLD0_SEC4 = 4;
    sbit  HIB_CALLD0_SEC4_bit at HIB_CALLD0.B4;
    const register unsigned short int HIB_CALLD0_SEC5 = 5;
    sbit  HIB_CALLD0_SEC5_bit at HIB_CALLD0.B5;
    const register unsigned short int HIB_CALLD0_MIN8 = 8;
    sbit  HIB_CALLD0_MIN8_bit at HIB_CALLD0.B8;
    const register unsigned short int HIB_CALLD0_MIN9 = 9;
    sbit  HIB_CALLD0_MIN9_bit at HIB_CALLD0.B9;
    const register unsigned short int HIB_CALLD0_MIN10 = 10;
    sbit  HIB_CALLD0_MIN10_bit at HIB_CALLD0.B10;
    const register unsigned short int HIB_CALLD0_MIN11 = 11;
    sbit  HIB_CALLD0_MIN11_bit at HIB_CALLD0.B11;
    const register unsigned short int HIB_CALLD0_MIN12 = 12;
    sbit  HIB_CALLD0_MIN12_bit at HIB_CALLD0.B12;
    const register unsigned short int HIB_CALLD0_MIN13 = 13;
    sbit  HIB_CALLD0_MIN13_bit at HIB_CALLD0.B13;
    const register unsigned short int HIB_CALLD0_HR16 = 16;
    sbit  HIB_CALLD0_HR16_bit at HIB_CALLD0.B16;
    const register unsigned short int HIB_CALLD0_HR17 = 17;
    sbit  HIB_CALLD0_HR17_bit at HIB_CALLD0.B17;
    const register unsigned short int HIB_CALLD0_HR18 = 18;
    sbit  HIB_CALLD0_HR18_bit at HIB_CALLD0.B18;
    const register unsigned short int HIB_CALLD0_HR19 = 19;
    sbit  HIB_CALLD0_HR19_bit at HIB_CALLD0.B19;
    const register unsigned short int HIB_CALLD0_HR20 = 20;
    sbit  HIB_CALLD0_HR20_bit at HIB_CALLD0.B20;
    const register unsigned short int HIB_CALLD0_AMPM = 22;
    sbit  HIB_CALLD0_AMPM_bit at HIB_CALLD0.B22;

sfr unsigned long   volatile HIB_CALLD1           absolute 0x400FC324;
    const register unsigned short int HIB_CALLD1_DOM0 = 0;
    sbit  HIB_CALLD1_DOM0_bit at HIB_CALLD1.B0;
    const register unsigned short int HIB_CALLD1_DOM1 = 1;
    sbit  HIB_CALLD1_DOM1_bit at HIB_CALLD1.B1;
    const register unsigned short int HIB_CALLD1_DOM2 = 2;
    sbit  HIB_CALLD1_DOM2_bit at HIB_CALLD1.B2;
    const register unsigned short int HIB_CALLD1_DOM3 = 3;
    sbit  HIB_CALLD1_DOM3_bit at HIB_CALLD1.B3;
    const register unsigned short int HIB_CALLD1_DOM4 = 4;
    sbit  HIB_CALLD1_DOM4_bit at HIB_CALLD1.B4;
    const register unsigned short int HIB_CALLD1_MON8 = 8;
    sbit  HIB_CALLD1_MON8_bit at HIB_CALLD1.B8;
    const register unsigned short int HIB_CALLD1_MON9 = 9;
    sbit  HIB_CALLD1_MON9_bit at HIB_CALLD1.B9;
    const register unsigned short int HIB_CALLD1_MON10 = 10;
    sbit  HIB_CALLD1_MON10_bit at HIB_CALLD1.B10;
    const register unsigned short int HIB_CALLD1_MON11 = 11;
    sbit  HIB_CALLD1_MON11_bit at HIB_CALLD1.B11;
    const register unsigned short int HIB_CALLD1_YEAR16 = 16;
    sbit  HIB_CALLD1_YEAR16_bit at HIB_CALLD1.B16;
    const register unsigned short int HIB_CALLD1_YEAR17 = 17;
    sbit  HIB_CALLD1_YEAR17_bit at HIB_CALLD1.B17;
    const register unsigned short int HIB_CALLD1_YEAR18 = 18;
    sbit  HIB_CALLD1_YEAR18_bit at HIB_CALLD1.B18;
    const register unsigned short int HIB_CALLD1_YEAR19 = 19;
    sbit  HIB_CALLD1_YEAR19_bit at HIB_CALLD1.B19;
    const register unsigned short int HIB_CALLD1_YEAR20 = 20;
    sbit  HIB_CALLD1_YEAR20_bit at HIB_CALLD1.B20;
    const register unsigned short int HIB_CALLD1_YEAR21 = 21;
    sbit  HIB_CALLD1_YEAR21_bit at HIB_CALLD1.B21;
    const register unsigned short int HIB_CALLD1_YEAR22 = 22;
    sbit  HIB_CALLD1_YEAR22_bit at HIB_CALLD1.B22;
    const register unsigned short int HIB_CALLD1_DOW24 = 24;
    sbit  HIB_CALLD1_DOW24_bit at HIB_CALLD1.B24;
    const register unsigned short int HIB_CALLD1_DOW25 = 25;
    sbit  HIB_CALLD1_DOW25_bit at HIB_CALLD1.B25;
    const register unsigned short int HIB_CALLD1_DOW26 = 26;
    sbit  HIB_CALLD1_DOW26_bit at HIB_CALLD1.B26;

sfr unsigned long   volatile HIB_CALM0            absolute 0x400FC330;
    const register unsigned short int HIB_CALM0_SEC0 = 0;
    sbit  HIB_CALM0_SEC0_bit at HIB_CALM0.B0;
    const register unsigned short int HIB_CALM0_SEC1 = 1;
    sbit  HIB_CALM0_SEC1_bit at HIB_CALM0.B1;
    const register unsigned short int HIB_CALM0_SEC2 = 2;
    sbit  HIB_CALM0_SEC2_bit at HIB_CALM0.B2;
    const register unsigned short int HIB_CALM0_SEC3 = 3;
    sbit  HIB_CALM0_SEC3_bit at HIB_CALM0.B3;
    const register unsigned short int HIB_CALM0_SEC4 = 4;
    sbit  HIB_CALM0_SEC4_bit at HIB_CALM0.B4;
    const register unsigned short int HIB_CALM0_SEC5 = 5;
    sbit  HIB_CALM0_SEC5_bit at HIB_CALM0.B5;
    const register unsigned short int HIB_CALM0_MIN8 = 8;
    sbit  HIB_CALM0_MIN8_bit at HIB_CALM0.B8;
    const register unsigned short int HIB_CALM0_MIN9 = 9;
    sbit  HIB_CALM0_MIN9_bit at HIB_CALM0.B9;
    const register unsigned short int HIB_CALM0_MIN10 = 10;
    sbit  HIB_CALM0_MIN10_bit at HIB_CALM0.B10;
    const register unsigned short int HIB_CALM0_MIN11 = 11;
    sbit  HIB_CALM0_MIN11_bit at HIB_CALM0.B11;
    const register unsigned short int HIB_CALM0_MIN12 = 12;
    sbit  HIB_CALM0_MIN12_bit at HIB_CALM0.B12;
    const register unsigned short int HIB_CALM0_MIN13 = 13;
    sbit  HIB_CALM0_MIN13_bit at HIB_CALM0.B13;
    const register unsigned short int HIB_CALM0_HR16 = 16;
    sbit  HIB_CALM0_HR16_bit at HIB_CALM0.B16;
    const register unsigned short int HIB_CALM0_HR17 = 17;
    sbit  HIB_CALM0_HR17_bit at HIB_CALM0.B17;
    const register unsigned short int HIB_CALM0_HR18 = 18;
    sbit  HIB_CALM0_HR18_bit at HIB_CALM0.B18;
    const register unsigned short int HIB_CALM0_HR19 = 19;
    sbit  HIB_CALM0_HR19_bit at HIB_CALM0.B19;
    const register unsigned short int HIB_CALM0_HR20 = 20;
    sbit  HIB_CALM0_HR20_bit at HIB_CALM0.B20;
    const register unsigned short int HIB_CALM0_AMPM = 22;
    sbit  HIB_CALM0_AMPM_bit at HIB_CALM0.B22;

sfr unsigned long   volatile HIB_CALM1            absolute 0x400FC334;
    const register unsigned short int HIB_CALM1_DOM0 = 0;
    sbit  HIB_CALM1_DOM0_bit at HIB_CALM1.B0;
    const register unsigned short int HIB_CALM1_DOM1 = 1;
    sbit  HIB_CALM1_DOM1_bit at HIB_CALM1.B1;
    const register unsigned short int HIB_CALM1_DOM2 = 2;
    sbit  HIB_CALM1_DOM2_bit at HIB_CALM1.B2;
    const register unsigned short int HIB_CALM1_DOM3 = 3;
    sbit  HIB_CALM1_DOM3_bit at HIB_CALM1.B3;
    const register unsigned short int HIB_CALM1_DOM4 = 4;
    sbit  HIB_CALM1_DOM4_bit at HIB_CALM1.B4;

sfr unsigned long   volatile HIB_LOCK             absolute 0x400FC360;
    const register unsigned short int HIB_LOCK_HIBLOCK0 = 0;
    sbit  HIB_LOCK_HIBLOCK0_bit at HIB_LOCK.B0;
    const register unsigned short int HIB_LOCK_HIBLOCK1 = 1;
    sbit  HIB_LOCK_HIBLOCK1_bit at HIB_LOCK.B1;
    const register unsigned short int HIB_LOCK_HIBLOCK2 = 2;
    sbit  HIB_LOCK_HIBLOCK2_bit at HIB_LOCK.B2;
    const register unsigned short int HIB_LOCK_HIBLOCK3 = 3;
    sbit  HIB_LOCK_HIBLOCK3_bit at HIB_LOCK.B3;
    const register unsigned short int HIB_LOCK_HIBLOCK4 = 4;
    sbit  HIB_LOCK_HIBLOCK4_bit at HIB_LOCK.B4;
    const register unsigned short int HIB_LOCK_HIBLOCK5 = 5;
    sbit  HIB_LOCK_HIBLOCK5_bit at HIB_LOCK.B5;
    const register unsigned short int HIB_LOCK_HIBLOCK6 = 6;
    sbit  HIB_LOCK_HIBLOCK6_bit at HIB_LOCK.B6;
    const register unsigned short int HIB_LOCK_HIBLOCK7 = 7;
    sbit  HIB_LOCK_HIBLOCK7_bit at HIB_LOCK.B7;
    const register unsigned short int HIB_LOCK_HIBLOCK8 = 8;
    sbit  HIB_LOCK_HIBLOCK8_bit at HIB_LOCK.B8;
    const register unsigned short int HIB_LOCK_HIBLOCK9 = 9;
    sbit  HIB_LOCK_HIBLOCK9_bit at HIB_LOCK.B9;
    const register unsigned short int HIB_LOCK_HIBLOCK10 = 10;
    sbit  HIB_LOCK_HIBLOCK10_bit at HIB_LOCK.B10;
    const register unsigned short int HIB_LOCK_HIBLOCK11 = 11;
    sbit  HIB_LOCK_HIBLOCK11_bit at HIB_LOCK.B11;
    const register unsigned short int HIB_LOCK_HIBLOCK12 = 12;
    sbit  HIB_LOCK_HIBLOCK12_bit at HIB_LOCK.B12;
    const register unsigned short int HIB_LOCK_HIBLOCK13 = 13;
    sbit  HIB_LOCK_HIBLOCK13_bit at HIB_LOCK.B13;
    const register unsigned short int HIB_LOCK_HIBLOCK14 = 14;
    sbit  HIB_LOCK_HIBLOCK14_bit at HIB_LOCK.B14;
    const register unsigned short int HIB_LOCK_HIBLOCK15 = 15;
    sbit  HIB_LOCK_HIBLOCK15_bit at HIB_LOCK.B15;
    const register unsigned short int HIB_LOCK_HIBLOCK16 = 16;
    sbit  HIB_LOCK_HIBLOCK16_bit at HIB_LOCK.B16;
    const register unsigned short int HIB_LOCK_HIBLOCK17 = 17;
    sbit  HIB_LOCK_HIBLOCK17_bit at HIB_LOCK.B17;
    const register unsigned short int HIB_LOCK_HIBLOCK18 = 18;
    sbit  HIB_LOCK_HIBLOCK18_bit at HIB_LOCK.B18;
    const register unsigned short int HIB_LOCK_HIBLOCK19 = 19;
    sbit  HIB_LOCK_HIBLOCK19_bit at HIB_LOCK.B19;
    const register unsigned short int HIB_LOCK_HIBLOCK20 = 20;
    sbit  HIB_LOCK_HIBLOCK20_bit at HIB_LOCK.B20;
    const register unsigned short int HIB_LOCK_HIBLOCK21 = 21;
    sbit  HIB_LOCK_HIBLOCK21_bit at HIB_LOCK.B21;
    const register unsigned short int HIB_LOCK_HIBLOCK22 = 22;
    sbit  HIB_LOCK_HIBLOCK22_bit at HIB_LOCK.B22;
    const register unsigned short int HIB_LOCK_HIBLOCK23 = 23;
    sbit  HIB_LOCK_HIBLOCK23_bit at HIB_LOCK.B23;
    const register unsigned short int HIB_LOCK_HIBLOCK24 = 24;
    sbit  HIB_LOCK_HIBLOCK24_bit at HIB_LOCK.B24;
    const register unsigned short int HIB_LOCK_HIBLOCK25 = 25;
    sbit  HIB_LOCK_HIBLOCK25_bit at HIB_LOCK.B25;
    const register unsigned short int HIB_LOCK_HIBLOCK26 = 26;
    sbit  HIB_LOCK_HIBLOCK26_bit at HIB_LOCK.B26;
    const register unsigned short int HIB_LOCK_HIBLOCK27 = 27;
    sbit  HIB_LOCK_HIBLOCK27_bit at HIB_LOCK.B27;
    const register unsigned short int HIB_LOCK_HIBLOCK28 = 28;
    sbit  HIB_LOCK_HIBLOCK28_bit at HIB_LOCK.B28;
    const register unsigned short int HIB_LOCK_HIBLOCK29 = 29;
    sbit  HIB_LOCK_HIBLOCK29_bit at HIB_LOCK.B29;
    const register unsigned short int HIB_LOCK_HIBLOCK30 = 30;
    sbit  HIB_LOCK_HIBLOCK30_bit at HIB_LOCK.B30;
    const register unsigned short int HIB_LOCK_HIBLOCK31 = 31;
    sbit  HIB_LOCK_HIBLOCK31_bit at HIB_LOCK.B31;

sfr unsigned long   volatile HIB_TPCTL            absolute 0x400FC400;
    const register unsigned short int HIB_TPCTL_TPEN = 0;
    sbit  HIB_TPCTL_TPEN_bit at HIB_TPCTL.B0;
    const register unsigned short int HIB_TPCTL_TPCLR = 4;
    sbit  HIB_TPCTL_TPCLR_bit at HIB_TPCTL.B4;
    const register unsigned short int HIB_TPCTL_MEMCLR8 = 8;
    sbit  HIB_TPCTL_MEMCLR8_bit at HIB_TPCTL.B8;
    const register unsigned short int HIB_TPCTL_MEMCLR9 = 9;
    sbit  HIB_TPCTL_MEMCLR9_bit at HIB_TPCTL.B9;
    const register unsigned short int HIB_TPCTL_WAKE = 11;
    sbit  HIB_TPCTL_WAKE_bit at HIB_TPCTL.B11;

sfr unsigned long   volatile HIB_TPSTAT           absolute 0x400FC404;
    const register unsigned short int HIB_TPSTAT_XOSCFAIL = 0;
    sbit  HIB_TPSTAT_XOSCFAIL_bit at HIB_TPSTAT.B0;
    const register unsigned short int HIB_TPSTAT_XOSCST = 1;
    sbit  HIB_TPSTAT_XOSCST_bit at HIB_TPSTAT.B1;
    const register unsigned short int HIB_TPSTAT_STATE2 = 2;
    sbit  HIB_TPSTAT_STATE2_bit at HIB_TPSTAT.B2;
    const register unsigned short int HIB_TPSTAT_STATE3 = 3;
    sbit  HIB_TPSTAT_STATE3_bit at HIB_TPSTAT.B3;

sfr unsigned long   volatile HIB_TPIO             absolute 0x400FC410;
    const register unsigned short int HIB_TPIO_EN0 = 0;
    sbit  HIB_TPIO_EN0_bit at HIB_TPIO.B0;
    const register unsigned short int HIB_TPIO_LEV0 = 1;
    sbit  HIB_TPIO_LEV0_bit at HIB_TPIO.B1;
    const register unsigned short int HIB_TPIO_PUEN0 = 2;
    sbit  HIB_TPIO_PUEN0_bit at HIB_TPIO.B2;
    const register unsigned short int HIB_TPIO_GFLTR0 = 3;
    sbit  HIB_TPIO_GFLTR0_bit at HIB_TPIO.B3;
    const register unsigned short int HIB_TPIO_EN1 = 8;
    sbit  HIB_TPIO_EN1_bit at HIB_TPIO.B8;
    const register unsigned short int HIB_TPIO_LEV1 = 9;
    sbit  HIB_TPIO_LEV1_bit at HIB_TPIO.B9;
    const register unsigned short int HIB_TPIO_PUEN1 = 10;
    sbit  HIB_TPIO_PUEN1_bit at HIB_TPIO.B10;
    const register unsigned short int HIB_TPIO_GFLTR1 = 11;
    sbit  HIB_TPIO_GFLTR1_bit at HIB_TPIO.B11;
    const register unsigned short int HIB_TPIO_EN2 = 16;
    sbit  HIB_TPIO_EN2_bit at HIB_TPIO.B16;
    const register unsigned short int HIB_TPIO_LEV2 = 17;
    sbit  HIB_TPIO_LEV2_bit at HIB_TPIO.B17;
    const register unsigned short int HIB_TPIO_PUEN2 = 18;
    sbit  HIB_TPIO_PUEN2_bit at HIB_TPIO.B18;
    const register unsigned short int HIB_TPIO_GFLTR2 = 19;
    sbit  HIB_TPIO_GFLTR2_bit at HIB_TPIO.B19;
    const register unsigned short int HIB_TPIO_EN3 = 24;
    sbit  HIB_TPIO_EN3_bit at HIB_TPIO.B24;
    const register unsigned short int HIB_TPIO_LEV3 = 25;
    sbit  HIB_TPIO_LEV3_bit at HIB_TPIO.B25;
    const register unsigned short int HIB_TPIO_PUEN3 = 26;
    sbit  HIB_TPIO_PUEN3_bit at HIB_TPIO.B26;
    const register unsigned short int HIB_TPIO_GFLTR3 = 27;
    sbit  HIB_TPIO_GFLTR3_bit at HIB_TPIO.B27;

sfr unsigned long   volatile HIB_TPLOG0           absolute 0x400FC4E0;
    const register unsigned short int HIB_TPLOG0_TIME0 = 0;
    sbit  HIB_TPLOG0_TIME0_bit at HIB_TPLOG0.B0;
    const register unsigned short int HIB_TPLOG0_TIME1 = 1;
    sbit  HIB_TPLOG0_TIME1_bit at HIB_TPLOG0.B1;
    const register unsigned short int HIB_TPLOG0_TIME2 = 2;
    sbit  HIB_TPLOG0_TIME2_bit at HIB_TPLOG0.B2;
    const register unsigned short int HIB_TPLOG0_TIME3 = 3;
    sbit  HIB_TPLOG0_TIME3_bit at HIB_TPLOG0.B3;
    const register unsigned short int HIB_TPLOG0_TIME4 = 4;
    sbit  HIB_TPLOG0_TIME4_bit at HIB_TPLOG0.B4;
    const register unsigned short int HIB_TPLOG0_TIME5 = 5;
    sbit  HIB_TPLOG0_TIME5_bit at HIB_TPLOG0.B5;
    const register unsigned short int HIB_TPLOG0_TIME6 = 6;
    sbit  HIB_TPLOG0_TIME6_bit at HIB_TPLOG0.B6;
    const register unsigned short int HIB_TPLOG0_TIME7 = 7;
    sbit  HIB_TPLOG0_TIME7_bit at HIB_TPLOG0.B7;
    const register unsigned short int HIB_TPLOG0_TIME8 = 8;
    sbit  HIB_TPLOG0_TIME8_bit at HIB_TPLOG0.B8;
    const register unsigned short int HIB_TPLOG0_TIME9 = 9;
    sbit  HIB_TPLOG0_TIME9_bit at HIB_TPLOG0.B9;
    const register unsigned short int HIB_TPLOG0_TIME10 = 10;
    sbit  HIB_TPLOG0_TIME10_bit at HIB_TPLOG0.B10;
    const register unsigned short int HIB_TPLOG0_TIME11 = 11;
    sbit  HIB_TPLOG0_TIME11_bit at HIB_TPLOG0.B11;
    const register unsigned short int HIB_TPLOG0_TIME12 = 12;
    sbit  HIB_TPLOG0_TIME12_bit at HIB_TPLOG0.B12;
    const register unsigned short int HIB_TPLOG0_TIME13 = 13;
    sbit  HIB_TPLOG0_TIME13_bit at HIB_TPLOG0.B13;
    const register unsigned short int HIB_TPLOG0_TIME14 = 14;
    sbit  HIB_TPLOG0_TIME14_bit at HIB_TPLOG0.B14;
    const register unsigned short int HIB_TPLOG0_TIME15 = 15;
    sbit  HIB_TPLOG0_TIME15_bit at HIB_TPLOG0.B15;
    const register unsigned short int HIB_TPLOG0_TIME16 = 16;
    sbit  HIB_TPLOG0_TIME16_bit at HIB_TPLOG0.B16;
    const register unsigned short int HIB_TPLOG0_TIME17 = 17;
    sbit  HIB_TPLOG0_TIME17_bit at HIB_TPLOG0.B17;
    const register unsigned short int HIB_TPLOG0_TIME18 = 18;
    sbit  HIB_TPLOG0_TIME18_bit at HIB_TPLOG0.B18;
    const register unsigned short int HIB_TPLOG0_TIME19 = 19;
    sbit  HIB_TPLOG0_TIME19_bit at HIB_TPLOG0.B19;
    const register unsigned short int HIB_TPLOG0_TIME20 = 20;
    sbit  HIB_TPLOG0_TIME20_bit at HIB_TPLOG0.B20;
    const register unsigned short int HIB_TPLOG0_TIME21 = 21;
    sbit  HIB_TPLOG0_TIME21_bit at HIB_TPLOG0.B21;
    const register unsigned short int HIB_TPLOG0_TIME22 = 22;
    sbit  HIB_TPLOG0_TIME22_bit at HIB_TPLOG0.B22;
    const register unsigned short int HIB_TPLOG0_TIME23 = 23;
    sbit  HIB_TPLOG0_TIME23_bit at HIB_TPLOG0.B23;
    const register unsigned short int HIB_TPLOG0_TIME24 = 24;
    sbit  HIB_TPLOG0_TIME24_bit at HIB_TPLOG0.B24;
    const register unsigned short int HIB_TPLOG0_TIME25 = 25;
    sbit  HIB_TPLOG0_TIME25_bit at HIB_TPLOG0.B25;
    const register unsigned short int HIB_TPLOG0_TIME26 = 26;
    sbit  HIB_TPLOG0_TIME26_bit at HIB_TPLOG0.B26;
    const register unsigned short int HIB_TPLOG0_TIME27 = 27;
    sbit  HIB_TPLOG0_TIME27_bit at HIB_TPLOG0.B27;
    const register unsigned short int HIB_TPLOG0_TIME28 = 28;
    sbit  HIB_TPLOG0_TIME28_bit at HIB_TPLOG0.B28;
    const register unsigned short int HIB_TPLOG0_TIME29 = 29;
    sbit  HIB_TPLOG0_TIME29_bit at HIB_TPLOG0.B29;
    const register unsigned short int HIB_TPLOG0_TIME30 = 30;
    sbit  HIB_TPLOG0_TIME30_bit at HIB_TPLOG0.B30;
    const register unsigned short int HIB_TPLOG0_TIME31 = 31;
    sbit  HIB_TPLOG0_TIME31_bit at HIB_TPLOG0.B31;

sfr unsigned long   volatile HIB_TPLOG1           absolute 0x400FC4E4;
    const register unsigned short int HIB_TPLOG1_TRIG0 = 0;
    sbit  HIB_TPLOG1_TRIG0_bit at HIB_TPLOG1.B0;
    const register unsigned short int HIB_TPLOG1_TRIG1 = 1;
    sbit  HIB_TPLOG1_TRIG1_bit at HIB_TPLOG1.B1;
    const register unsigned short int HIB_TPLOG1_TRIG2 = 2;
    sbit  HIB_TPLOG1_TRIG2_bit at HIB_TPLOG1.B2;
    const register unsigned short int HIB_TPLOG1_TRIG3 = 3;
    sbit  HIB_TPLOG1_TRIG3_bit at HIB_TPLOG1.B3;
    const register unsigned short int HIB_TPLOG1_XOSC = 16;
    sbit  HIB_TPLOG1_XOSC_bit at HIB_TPLOG1.B16;

sfr unsigned long   volatile HIB_TPLOG2           absolute 0x400FC4E8;
    const register unsigned short int HIB_TPLOG2_TIME0 = 0;
    sbit  HIB_TPLOG2_TIME0_bit at HIB_TPLOG2.B0;
    const register unsigned short int HIB_TPLOG2_TIME1 = 1;
    sbit  HIB_TPLOG2_TIME1_bit at HIB_TPLOG2.B1;
    const register unsigned short int HIB_TPLOG2_TIME2 = 2;
    sbit  HIB_TPLOG2_TIME2_bit at HIB_TPLOG2.B2;
    const register unsigned short int HIB_TPLOG2_TIME3 = 3;
    sbit  HIB_TPLOG2_TIME3_bit at HIB_TPLOG2.B3;
    const register unsigned short int HIB_TPLOG2_TIME4 = 4;
    sbit  HIB_TPLOG2_TIME4_bit at HIB_TPLOG2.B4;
    const register unsigned short int HIB_TPLOG2_TIME5 = 5;
    sbit  HIB_TPLOG2_TIME5_bit at HIB_TPLOG2.B5;
    const register unsigned short int HIB_TPLOG2_TIME6 = 6;
    sbit  HIB_TPLOG2_TIME6_bit at HIB_TPLOG2.B6;
    const register unsigned short int HIB_TPLOG2_TIME7 = 7;
    sbit  HIB_TPLOG2_TIME7_bit at HIB_TPLOG2.B7;
    const register unsigned short int HIB_TPLOG2_TIME8 = 8;
    sbit  HIB_TPLOG2_TIME8_bit at HIB_TPLOG2.B8;
    const register unsigned short int HIB_TPLOG2_TIME9 = 9;
    sbit  HIB_TPLOG2_TIME9_bit at HIB_TPLOG2.B9;
    const register unsigned short int HIB_TPLOG2_TIME10 = 10;
    sbit  HIB_TPLOG2_TIME10_bit at HIB_TPLOG2.B10;
    const register unsigned short int HIB_TPLOG2_TIME11 = 11;
    sbit  HIB_TPLOG2_TIME11_bit at HIB_TPLOG2.B11;
    const register unsigned short int HIB_TPLOG2_TIME12 = 12;
    sbit  HIB_TPLOG2_TIME12_bit at HIB_TPLOG2.B12;
    const register unsigned short int HIB_TPLOG2_TIME13 = 13;
    sbit  HIB_TPLOG2_TIME13_bit at HIB_TPLOG2.B13;
    const register unsigned short int HIB_TPLOG2_TIME14 = 14;
    sbit  HIB_TPLOG2_TIME14_bit at HIB_TPLOG2.B14;
    const register unsigned short int HIB_TPLOG2_TIME15 = 15;
    sbit  HIB_TPLOG2_TIME15_bit at HIB_TPLOG2.B15;
    const register unsigned short int HIB_TPLOG2_TIME16 = 16;
    sbit  HIB_TPLOG2_TIME16_bit at HIB_TPLOG2.B16;
    const register unsigned short int HIB_TPLOG2_TIME17 = 17;
    sbit  HIB_TPLOG2_TIME17_bit at HIB_TPLOG2.B17;
    const register unsigned short int HIB_TPLOG2_TIME18 = 18;
    sbit  HIB_TPLOG2_TIME18_bit at HIB_TPLOG2.B18;
    const register unsigned short int HIB_TPLOG2_TIME19 = 19;
    sbit  HIB_TPLOG2_TIME19_bit at HIB_TPLOG2.B19;
    const register unsigned short int HIB_TPLOG2_TIME20 = 20;
    sbit  HIB_TPLOG2_TIME20_bit at HIB_TPLOG2.B20;
    const register unsigned short int HIB_TPLOG2_TIME21 = 21;
    sbit  HIB_TPLOG2_TIME21_bit at HIB_TPLOG2.B21;
    const register unsigned short int HIB_TPLOG2_TIME22 = 22;
    sbit  HIB_TPLOG2_TIME22_bit at HIB_TPLOG2.B22;
    const register unsigned short int HIB_TPLOG2_TIME23 = 23;
    sbit  HIB_TPLOG2_TIME23_bit at HIB_TPLOG2.B23;
    const register unsigned short int HIB_TPLOG2_TIME24 = 24;
    sbit  HIB_TPLOG2_TIME24_bit at HIB_TPLOG2.B24;
    const register unsigned short int HIB_TPLOG2_TIME25 = 25;
    sbit  HIB_TPLOG2_TIME25_bit at HIB_TPLOG2.B25;
    const register unsigned short int HIB_TPLOG2_TIME26 = 26;
    sbit  HIB_TPLOG2_TIME26_bit at HIB_TPLOG2.B26;
    const register unsigned short int HIB_TPLOG2_TIME27 = 27;
    sbit  HIB_TPLOG2_TIME27_bit at HIB_TPLOG2.B27;
    const register unsigned short int HIB_TPLOG2_TIME28 = 28;
    sbit  HIB_TPLOG2_TIME28_bit at HIB_TPLOG2.B28;
    const register unsigned short int HIB_TPLOG2_TIME29 = 29;
    sbit  HIB_TPLOG2_TIME29_bit at HIB_TPLOG2.B29;
    const register unsigned short int HIB_TPLOG2_TIME30 = 30;
    sbit  HIB_TPLOG2_TIME30_bit at HIB_TPLOG2.B30;
    const register unsigned short int HIB_TPLOG2_TIME31 = 31;
    sbit  HIB_TPLOG2_TIME31_bit at HIB_TPLOG2.B31;

sfr unsigned long   volatile HIB_TPLOG3           absolute 0x400FC4EC;
    const register unsigned short int HIB_TPLOG3_TRIG0 = 0;
    sbit  HIB_TPLOG3_TRIG0_bit at HIB_TPLOG3.B0;
    const register unsigned short int HIB_TPLOG3_TRIG1 = 1;
    sbit  HIB_TPLOG3_TRIG1_bit at HIB_TPLOG3.B1;
    const register unsigned short int HIB_TPLOG3_TRIG2 = 2;
    sbit  HIB_TPLOG3_TRIG2_bit at HIB_TPLOG3.B2;
    const register unsigned short int HIB_TPLOG3_TRIG3 = 3;
    sbit  HIB_TPLOG3_TRIG3_bit at HIB_TPLOG3.B3;
    const register unsigned short int HIB_TPLOG3_XOSC = 16;
    sbit  HIB_TPLOG3_XOSC_bit at HIB_TPLOG3.B16;

sfr unsigned long   volatile HIB_TPLOG4           absolute 0x400FC4F0;
    const register unsigned short int HIB_TPLOG4_TIME0 = 0;
    sbit  HIB_TPLOG4_TIME0_bit at HIB_TPLOG4.B0;
    const register unsigned short int HIB_TPLOG4_TIME1 = 1;
    sbit  HIB_TPLOG4_TIME1_bit at HIB_TPLOG4.B1;
    const register unsigned short int HIB_TPLOG4_TIME2 = 2;
    sbit  HIB_TPLOG4_TIME2_bit at HIB_TPLOG4.B2;
    const register unsigned short int HIB_TPLOG4_TIME3 = 3;
    sbit  HIB_TPLOG4_TIME3_bit at HIB_TPLOG4.B3;
    const register unsigned short int HIB_TPLOG4_TIME4 = 4;
    sbit  HIB_TPLOG4_TIME4_bit at HIB_TPLOG4.B4;
    const register unsigned short int HIB_TPLOG4_TIME5 = 5;
    sbit  HIB_TPLOG4_TIME5_bit at HIB_TPLOG4.B5;
    const register unsigned short int HIB_TPLOG4_TIME6 = 6;
    sbit  HIB_TPLOG4_TIME6_bit at HIB_TPLOG4.B6;
    const register unsigned short int HIB_TPLOG4_TIME7 = 7;
    sbit  HIB_TPLOG4_TIME7_bit at HIB_TPLOG4.B7;
    const register unsigned short int HIB_TPLOG4_TIME8 = 8;
    sbit  HIB_TPLOG4_TIME8_bit at HIB_TPLOG4.B8;
    const register unsigned short int HIB_TPLOG4_TIME9 = 9;
    sbit  HIB_TPLOG4_TIME9_bit at HIB_TPLOG4.B9;
    const register unsigned short int HIB_TPLOG4_TIME10 = 10;
    sbit  HIB_TPLOG4_TIME10_bit at HIB_TPLOG4.B10;
    const register unsigned short int HIB_TPLOG4_TIME11 = 11;
    sbit  HIB_TPLOG4_TIME11_bit at HIB_TPLOG4.B11;
    const register unsigned short int HIB_TPLOG4_TIME12 = 12;
    sbit  HIB_TPLOG4_TIME12_bit at HIB_TPLOG4.B12;
    const register unsigned short int HIB_TPLOG4_TIME13 = 13;
    sbit  HIB_TPLOG4_TIME13_bit at HIB_TPLOG4.B13;
    const register unsigned short int HIB_TPLOG4_TIME14 = 14;
    sbit  HIB_TPLOG4_TIME14_bit at HIB_TPLOG4.B14;
    const register unsigned short int HIB_TPLOG4_TIME15 = 15;
    sbit  HIB_TPLOG4_TIME15_bit at HIB_TPLOG4.B15;
    const register unsigned short int HIB_TPLOG4_TIME16 = 16;
    sbit  HIB_TPLOG4_TIME16_bit at HIB_TPLOG4.B16;
    const register unsigned short int HIB_TPLOG4_TIME17 = 17;
    sbit  HIB_TPLOG4_TIME17_bit at HIB_TPLOG4.B17;
    const register unsigned short int HIB_TPLOG4_TIME18 = 18;
    sbit  HIB_TPLOG4_TIME18_bit at HIB_TPLOG4.B18;
    const register unsigned short int HIB_TPLOG4_TIME19 = 19;
    sbit  HIB_TPLOG4_TIME19_bit at HIB_TPLOG4.B19;
    const register unsigned short int HIB_TPLOG4_TIME20 = 20;
    sbit  HIB_TPLOG4_TIME20_bit at HIB_TPLOG4.B20;
    const register unsigned short int HIB_TPLOG4_TIME21 = 21;
    sbit  HIB_TPLOG4_TIME21_bit at HIB_TPLOG4.B21;
    const register unsigned short int HIB_TPLOG4_TIME22 = 22;
    sbit  HIB_TPLOG4_TIME22_bit at HIB_TPLOG4.B22;
    const register unsigned short int HIB_TPLOG4_TIME23 = 23;
    sbit  HIB_TPLOG4_TIME23_bit at HIB_TPLOG4.B23;
    const register unsigned short int HIB_TPLOG4_TIME24 = 24;
    sbit  HIB_TPLOG4_TIME24_bit at HIB_TPLOG4.B24;
    const register unsigned short int HIB_TPLOG4_TIME25 = 25;
    sbit  HIB_TPLOG4_TIME25_bit at HIB_TPLOG4.B25;
    const register unsigned short int HIB_TPLOG4_TIME26 = 26;
    sbit  HIB_TPLOG4_TIME26_bit at HIB_TPLOG4.B26;
    const register unsigned short int HIB_TPLOG4_TIME27 = 27;
    sbit  HIB_TPLOG4_TIME27_bit at HIB_TPLOG4.B27;
    const register unsigned short int HIB_TPLOG4_TIME28 = 28;
    sbit  HIB_TPLOG4_TIME28_bit at HIB_TPLOG4.B28;
    const register unsigned short int HIB_TPLOG4_TIME29 = 29;
    sbit  HIB_TPLOG4_TIME29_bit at HIB_TPLOG4.B29;
    const register unsigned short int HIB_TPLOG4_TIME30 = 30;
    sbit  HIB_TPLOG4_TIME30_bit at HIB_TPLOG4.B30;
    const register unsigned short int HIB_TPLOG4_TIME31 = 31;
    sbit  HIB_TPLOG4_TIME31_bit at HIB_TPLOG4.B31;

sfr unsigned long   volatile HIB_TPLOG5           absolute 0x400FC4F4;
    const register unsigned short int HIB_TPLOG5_TRIG0 = 0;
    sbit  HIB_TPLOG5_TRIG0_bit at HIB_TPLOG5.B0;
    const register unsigned short int HIB_TPLOG5_TRIG1 = 1;
    sbit  HIB_TPLOG5_TRIG1_bit at HIB_TPLOG5.B1;
    const register unsigned short int HIB_TPLOG5_TRIG2 = 2;
    sbit  HIB_TPLOG5_TRIG2_bit at HIB_TPLOG5.B2;
    const register unsigned short int HIB_TPLOG5_TRIG3 = 3;
    sbit  HIB_TPLOG5_TRIG3_bit at HIB_TPLOG5.B3;
    const register unsigned short int HIB_TPLOG5_XOSC = 16;
    sbit  HIB_TPLOG5_XOSC_bit at HIB_TPLOG5.B16;

sfr unsigned long   volatile HIB_TPLOG6           absolute 0x400FC4F8;
    const register unsigned short int HIB_TPLOG6_TIME0 = 0;
    sbit  HIB_TPLOG6_TIME0_bit at HIB_TPLOG6.B0;
    const register unsigned short int HIB_TPLOG6_TIME1 = 1;
    sbit  HIB_TPLOG6_TIME1_bit at HIB_TPLOG6.B1;
    const register unsigned short int HIB_TPLOG6_TIME2 = 2;
    sbit  HIB_TPLOG6_TIME2_bit at HIB_TPLOG6.B2;
    const register unsigned short int HIB_TPLOG6_TIME3 = 3;
    sbit  HIB_TPLOG6_TIME3_bit at HIB_TPLOG6.B3;
    const register unsigned short int HIB_TPLOG6_TIME4 = 4;
    sbit  HIB_TPLOG6_TIME4_bit at HIB_TPLOG6.B4;
    const register unsigned short int HIB_TPLOG6_TIME5 = 5;
    sbit  HIB_TPLOG6_TIME5_bit at HIB_TPLOG6.B5;
    const register unsigned short int HIB_TPLOG6_TIME6 = 6;
    sbit  HIB_TPLOG6_TIME6_bit at HIB_TPLOG6.B6;
    const register unsigned short int HIB_TPLOG6_TIME7 = 7;
    sbit  HIB_TPLOG6_TIME7_bit at HIB_TPLOG6.B7;
    const register unsigned short int HIB_TPLOG6_TIME8 = 8;
    sbit  HIB_TPLOG6_TIME8_bit at HIB_TPLOG6.B8;
    const register unsigned short int HIB_TPLOG6_TIME9 = 9;
    sbit  HIB_TPLOG6_TIME9_bit at HIB_TPLOG6.B9;
    const register unsigned short int HIB_TPLOG6_TIME10 = 10;
    sbit  HIB_TPLOG6_TIME10_bit at HIB_TPLOG6.B10;
    const register unsigned short int HIB_TPLOG6_TIME11 = 11;
    sbit  HIB_TPLOG6_TIME11_bit at HIB_TPLOG6.B11;
    const register unsigned short int HIB_TPLOG6_TIME12 = 12;
    sbit  HIB_TPLOG6_TIME12_bit at HIB_TPLOG6.B12;
    const register unsigned short int HIB_TPLOG6_TIME13 = 13;
    sbit  HIB_TPLOG6_TIME13_bit at HIB_TPLOG6.B13;
    const register unsigned short int HIB_TPLOG6_TIME14 = 14;
    sbit  HIB_TPLOG6_TIME14_bit at HIB_TPLOG6.B14;
    const register unsigned short int HIB_TPLOG6_TIME15 = 15;
    sbit  HIB_TPLOG6_TIME15_bit at HIB_TPLOG6.B15;
    const register unsigned short int HIB_TPLOG6_TIME16 = 16;
    sbit  HIB_TPLOG6_TIME16_bit at HIB_TPLOG6.B16;
    const register unsigned short int HIB_TPLOG6_TIME17 = 17;
    sbit  HIB_TPLOG6_TIME17_bit at HIB_TPLOG6.B17;
    const register unsigned short int HIB_TPLOG6_TIME18 = 18;
    sbit  HIB_TPLOG6_TIME18_bit at HIB_TPLOG6.B18;
    const register unsigned short int HIB_TPLOG6_TIME19 = 19;
    sbit  HIB_TPLOG6_TIME19_bit at HIB_TPLOG6.B19;
    const register unsigned short int HIB_TPLOG6_TIME20 = 20;
    sbit  HIB_TPLOG6_TIME20_bit at HIB_TPLOG6.B20;
    const register unsigned short int HIB_TPLOG6_TIME21 = 21;
    sbit  HIB_TPLOG6_TIME21_bit at HIB_TPLOG6.B21;
    const register unsigned short int HIB_TPLOG6_TIME22 = 22;
    sbit  HIB_TPLOG6_TIME22_bit at HIB_TPLOG6.B22;
    const register unsigned short int HIB_TPLOG6_TIME23 = 23;
    sbit  HIB_TPLOG6_TIME23_bit at HIB_TPLOG6.B23;
    const register unsigned short int HIB_TPLOG6_TIME24 = 24;
    sbit  HIB_TPLOG6_TIME24_bit at HIB_TPLOG6.B24;
    const register unsigned short int HIB_TPLOG6_TIME25 = 25;
    sbit  HIB_TPLOG6_TIME25_bit at HIB_TPLOG6.B25;
    const register unsigned short int HIB_TPLOG6_TIME26 = 26;
    sbit  HIB_TPLOG6_TIME26_bit at HIB_TPLOG6.B26;
    const register unsigned short int HIB_TPLOG6_TIME27 = 27;
    sbit  HIB_TPLOG6_TIME27_bit at HIB_TPLOG6.B27;
    const register unsigned short int HIB_TPLOG6_TIME28 = 28;
    sbit  HIB_TPLOG6_TIME28_bit at HIB_TPLOG6.B28;
    const register unsigned short int HIB_TPLOG6_TIME29 = 29;
    sbit  HIB_TPLOG6_TIME29_bit at HIB_TPLOG6.B29;
    const register unsigned short int HIB_TPLOG6_TIME30 = 30;
    sbit  HIB_TPLOG6_TIME30_bit at HIB_TPLOG6.B30;
    const register unsigned short int HIB_TPLOG6_TIME31 = 31;
    sbit  HIB_TPLOG6_TIME31_bit at HIB_TPLOG6.B31;

sfr unsigned long   volatile HIB_TPLOG7           absolute 0x400FC4FC;
    const register unsigned short int HIB_TPLOG7_TRIG0 = 0;
    sbit  HIB_TPLOG7_TRIG0_bit at HIB_TPLOG7.B0;
    const register unsigned short int HIB_TPLOG7_TRIG1 = 1;
    sbit  HIB_TPLOG7_TRIG1_bit at HIB_TPLOG7.B1;
    const register unsigned short int HIB_TPLOG7_TRIG2 = 2;
    sbit  HIB_TPLOG7_TRIG2_bit at HIB_TPLOG7.B2;
    const register unsigned short int HIB_TPLOG7_TRIG3 = 3;
    sbit  HIB_TPLOG7_TRIG3_bit at HIB_TPLOG7.B3;
    const register unsigned short int HIB_TPLOG7_XOSC = 16;
    sbit  HIB_TPLOG7_XOSC_bit at HIB_TPLOG7.B16;

sfr unsigned long   volatile HIB_PP               absolute 0x400FCFC0;
    const register unsigned short int HIB_PP_WAKENC = 0;
    sbit  HIB_PP_WAKENC_bit at HIB_PP.B0;
    const register unsigned short int HIB_PP_TAMPER = 1;
    sbit  HIB_PP_TAMPER_bit at HIB_PP.B1;

sfr unsigned long   volatile HIB_CC               absolute 0x400FCFC8;
    const register unsigned short int HIB_CC_SYSCLKEN = 0;
    sbit  HIB_CC_SYSCLKEN_bit at HIB_CC.B0;

sfr unsigned long   volatile FLASH_CTRL_FMA       absolute 0x400FD000;
    const register unsigned short int FLASH_FMA_OFFSET0 = 0;
    sbit  FLASH_FMA_OFFSET0_bit at FLASH_CTRL_FMA.B0;
    const register unsigned short int FLASH_FMA_OFFSET1 = 1;
    sbit  FLASH_FMA_OFFSET1_bit at FLASH_CTRL_FMA.B1;
    const register unsigned short int FLASH_FMA_OFFSET2 = 2;
    sbit  FLASH_FMA_OFFSET2_bit at FLASH_CTRL_FMA.B2;
    const register unsigned short int FLASH_FMA_OFFSET3 = 3;
    sbit  FLASH_FMA_OFFSET3_bit at FLASH_CTRL_FMA.B3;
    const register unsigned short int FLASH_FMA_OFFSET4 = 4;
    sbit  FLASH_FMA_OFFSET4_bit at FLASH_CTRL_FMA.B4;
    const register unsigned short int FLASH_FMA_OFFSET5 = 5;
    sbit  FLASH_FMA_OFFSET5_bit at FLASH_CTRL_FMA.B5;
    const register unsigned short int FLASH_FMA_OFFSET6 = 6;
    sbit  FLASH_FMA_OFFSET6_bit at FLASH_CTRL_FMA.B6;
    const register unsigned short int FLASH_FMA_OFFSET7 = 7;
    sbit  FLASH_FMA_OFFSET7_bit at FLASH_CTRL_FMA.B7;
    const register unsigned short int FLASH_FMA_OFFSET8 = 8;
    sbit  FLASH_FMA_OFFSET8_bit at FLASH_CTRL_FMA.B8;
    const register unsigned short int FLASH_FMA_OFFSET9 = 9;
    sbit  FLASH_FMA_OFFSET9_bit at FLASH_CTRL_FMA.B9;
    const register unsigned short int FLASH_FMA_OFFSET10 = 10;
    sbit  FLASH_FMA_OFFSET10_bit at FLASH_CTRL_FMA.B10;
    const register unsigned short int FLASH_FMA_OFFSET11 = 11;
    sbit  FLASH_FMA_OFFSET11_bit at FLASH_CTRL_FMA.B11;
    const register unsigned short int FLASH_FMA_OFFSET12 = 12;
    sbit  FLASH_FMA_OFFSET12_bit at FLASH_CTRL_FMA.B12;
    const register unsigned short int FLASH_FMA_OFFSET13 = 13;
    sbit  FLASH_FMA_OFFSET13_bit at FLASH_CTRL_FMA.B13;
    const register unsigned short int FLASH_FMA_OFFSET14 = 14;
    sbit  FLASH_FMA_OFFSET14_bit at FLASH_CTRL_FMA.B14;
    const register unsigned short int FLASH_FMA_OFFSET15 = 15;
    sbit  FLASH_FMA_OFFSET15_bit at FLASH_CTRL_FMA.B15;
    const register unsigned short int FLASH_FMA_OFFSET16 = 16;
    sbit  FLASH_FMA_OFFSET16_bit at FLASH_CTRL_FMA.B16;
    const register unsigned short int FLASH_FMA_OFFSET17 = 17;
    sbit  FLASH_FMA_OFFSET17_bit at FLASH_CTRL_FMA.B17;
    const register unsigned short int FLASH_FMA_OFFSET18 = 18;
    sbit  FLASH_FMA_OFFSET18_bit at FLASH_CTRL_FMA.B18;
    const register unsigned short int FLASH_FMA_OFFSET19 = 19;
    sbit  FLASH_FMA_OFFSET19_bit at FLASH_CTRL_FMA.B19;

sfr unsigned long   volatile FLASH_CTRL_FMD       absolute 0x400FD004;
    const register unsigned short int FLASH_FMD_DATA0 = 0;
    sbit  FLASH_FMD_DATA0_bit at FLASH_CTRL_FMD.B0;
    const register unsigned short int FLASH_FMD_DATA1 = 1;
    sbit  FLASH_FMD_DATA1_bit at FLASH_CTRL_FMD.B1;
    const register unsigned short int FLASH_FMD_DATA2 = 2;
    sbit  FLASH_FMD_DATA2_bit at FLASH_CTRL_FMD.B2;
    const register unsigned short int FLASH_FMD_DATA3 = 3;
    sbit  FLASH_FMD_DATA3_bit at FLASH_CTRL_FMD.B3;
    const register unsigned short int FLASH_FMD_DATA4 = 4;
    sbit  FLASH_FMD_DATA4_bit at FLASH_CTRL_FMD.B4;
    const register unsigned short int FLASH_FMD_DATA5 = 5;
    sbit  FLASH_FMD_DATA5_bit at FLASH_CTRL_FMD.B5;
    const register unsigned short int FLASH_FMD_DATA6 = 6;
    sbit  FLASH_FMD_DATA6_bit at FLASH_CTRL_FMD.B6;
    const register unsigned short int FLASH_FMD_DATA7 = 7;
    sbit  FLASH_FMD_DATA7_bit at FLASH_CTRL_FMD.B7;
    const register unsigned short int FLASH_FMD_DATA8 = 8;
    sbit  FLASH_FMD_DATA8_bit at FLASH_CTRL_FMD.B8;
    const register unsigned short int FLASH_FMD_DATA9 = 9;
    sbit  FLASH_FMD_DATA9_bit at FLASH_CTRL_FMD.B9;
    const register unsigned short int FLASH_FMD_DATA10 = 10;
    sbit  FLASH_FMD_DATA10_bit at FLASH_CTRL_FMD.B10;
    const register unsigned short int FLASH_FMD_DATA11 = 11;
    sbit  FLASH_FMD_DATA11_bit at FLASH_CTRL_FMD.B11;
    const register unsigned short int FLASH_FMD_DATA12 = 12;
    sbit  FLASH_FMD_DATA12_bit at FLASH_CTRL_FMD.B12;
    const register unsigned short int FLASH_FMD_DATA13 = 13;
    sbit  FLASH_FMD_DATA13_bit at FLASH_CTRL_FMD.B13;
    const register unsigned short int FLASH_FMD_DATA14 = 14;
    sbit  FLASH_FMD_DATA14_bit at FLASH_CTRL_FMD.B14;
    const register unsigned short int FLASH_FMD_DATA15 = 15;
    sbit  FLASH_FMD_DATA15_bit at FLASH_CTRL_FMD.B15;
    const register unsigned short int FLASH_FMD_DATA16 = 16;
    sbit  FLASH_FMD_DATA16_bit at FLASH_CTRL_FMD.B16;
    const register unsigned short int FLASH_FMD_DATA17 = 17;
    sbit  FLASH_FMD_DATA17_bit at FLASH_CTRL_FMD.B17;
    const register unsigned short int FLASH_FMD_DATA18 = 18;
    sbit  FLASH_FMD_DATA18_bit at FLASH_CTRL_FMD.B18;
    const register unsigned short int FLASH_FMD_DATA19 = 19;
    sbit  FLASH_FMD_DATA19_bit at FLASH_CTRL_FMD.B19;
    const register unsigned short int FLASH_FMD_DATA20 = 20;
    sbit  FLASH_FMD_DATA20_bit at FLASH_CTRL_FMD.B20;
    const register unsigned short int FLASH_FMD_DATA21 = 21;
    sbit  FLASH_FMD_DATA21_bit at FLASH_CTRL_FMD.B21;
    const register unsigned short int FLASH_FMD_DATA22 = 22;
    sbit  FLASH_FMD_DATA22_bit at FLASH_CTRL_FMD.B22;
    const register unsigned short int FLASH_FMD_DATA23 = 23;
    sbit  FLASH_FMD_DATA23_bit at FLASH_CTRL_FMD.B23;
    const register unsigned short int FLASH_FMD_DATA24 = 24;
    sbit  FLASH_FMD_DATA24_bit at FLASH_CTRL_FMD.B24;
    const register unsigned short int FLASH_FMD_DATA25 = 25;
    sbit  FLASH_FMD_DATA25_bit at FLASH_CTRL_FMD.B25;
    const register unsigned short int FLASH_FMD_DATA26 = 26;
    sbit  FLASH_FMD_DATA26_bit at FLASH_CTRL_FMD.B26;
    const register unsigned short int FLASH_FMD_DATA27 = 27;
    sbit  FLASH_FMD_DATA27_bit at FLASH_CTRL_FMD.B27;
    const register unsigned short int FLASH_FMD_DATA28 = 28;
    sbit  FLASH_FMD_DATA28_bit at FLASH_CTRL_FMD.B28;
    const register unsigned short int FLASH_FMD_DATA29 = 29;
    sbit  FLASH_FMD_DATA29_bit at FLASH_CTRL_FMD.B29;
    const register unsigned short int FLASH_FMD_DATA30 = 30;
    sbit  FLASH_FMD_DATA30_bit at FLASH_CTRL_FMD.B30;
    const register unsigned short int FLASH_FMD_DATA31 = 31;
    sbit  FLASH_FMD_DATA31_bit at FLASH_CTRL_FMD.B31;

sfr unsigned long   volatile FLASH_CTRL_FMC       absolute 0x400FD008;
    const register unsigned short int FLASH_FMC_WRITE = 0;
    sbit  FLASH_FMC_WRITE_bit at FLASH_CTRL_FMC.B0;
    const register unsigned short int FLASH_FMC_ERASE = 1;
    sbit  FLASH_FMC_ERASE_bit at FLASH_CTRL_FMC.B1;
    const register unsigned short int FLASH_FMC_MERASE = 2;
    sbit  FLASH_FMC_MERASE_bit at FLASH_CTRL_FMC.B2;
    const register unsigned short int FLASH_FMC_COMT = 3;
    sbit  FLASH_FMC_COMT_bit at FLASH_CTRL_FMC.B3;
    const register unsigned short int FLASH_FMC_WRKEY17 = 17;
    sbit  FLASH_FMC_WRKEY17_bit at FLASH_CTRL_FMC.B17;
    const register unsigned short int FLASH_FMC_WRKEY18 = 18;
    sbit  FLASH_FMC_WRKEY18_bit at FLASH_CTRL_FMC.B18;
    const register unsigned short int FLASH_FMC_WRKEY19 = 19;
    sbit  FLASH_FMC_WRKEY19_bit at FLASH_CTRL_FMC.B19;
    const register unsigned short int FLASH_FMC_WRKEY20 = 20;
    sbit  FLASH_FMC_WRKEY20_bit at FLASH_CTRL_FMC.B20;
    const register unsigned short int FLASH_FMC_WRKEY21 = 21;
    sbit  FLASH_FMC_WRKEY21_bit at FLASH_CTRL_FMC.B21;
    const register unsigned short int FLASH_FMC_WRKEY22 = 22;
    sbit  FLASH_FMC_WRKEY22_bit at FLASH_CTRL_FMC.B22;
    const register unsigned short int FLASH_FMC_WRKEY23 = 23;
    sbit  FLASH_FMC_WRKEY23_bit at FLASH_CTRL_FMC.B23;
    const register unsigned short int FLASH_FMC_WRKEY24 = 24;
    sbit  FLASH_FMC_WRKEY24_bit at FLASH_CTRL_FMC.B24;
    const register unsigned short int FLASH_FMC_WRKEY25 = 25;
    sbit  FLASH_FMC_WRKEY25_bit at FLASH_CTRL_FMC.B25;
    const register unsigned short int FLASH_FMC_WRKEY26 = 26;
    sbit  FLASH_FMC_WRKEY26_bit at FLASH_CTRL_FMC.B26;
    const register unsigned short int FLASH_FMC_WRKEY27 = 27;
    sbit  FLASH_FMC_WRKEY27_bit at FLASH_CTRL_FMC.B27;
    const register unsigned short int FLASH_FMC_WRKEY28 = 28;
    sbit  FLASH_FMC_WRKEY28_bit at FLASH_CTRL_FMC.B28;
    const register unsigned short int FLASH_FMC_WRKEY29 = 29;
    sbit  FLASH_FMC_WRKEY29_bit at FLASH_CTRL_FMC.B29;
    const register unsigned short int FLASH_FMC_WRKEY30 = 30;
    sbit  FLASH_FMC_WRKEY30_bit at FLASH_CTRL_FMC.B30;
    const register unsigned short int FLASH_FMC_WRKEY31 = 31;
    sbit  FLASH_FMC_WRKEY31_bit at FLASH_CTRL_FMC.B31;

sfr unsigned long   volatile FLASH_CTRL_FCRIS     absolute 0x400FD00C;
    const register unsigned short int FLASH_FCRIS_ARIS = 0;
    sbit  FLASH_FCRIS_ARIS_bit at FLASH_CTRL_FCRIS.B0;
    const register unsigned short int FLASH_FCRIS_PRIS = 1;
    sbit  FLASH_FCRIS_PRIS_bit at FLASH_CTRL_FCRIS.B1;
    const register unsigned short int FLASH_FCRIS_ERIS = 2;
    sbit  FLASH_FCRIS_ERIS_bit at FLASH_CTRL_FCRIS.B2;
    const register unsigned short int FLASH_FCRIS_VOLTRIS = 9;
    sbit  FLASH_FCRIS_VOLTRIS_bit at FLASH_CTRL_FCRIS.B9;
    const register unsigned short int FLASH_FCRIS_INVDRIS = 10;
    sbit  FLASH_FCRIS_INVDRIS_bit at FLASH_CTRL_FCRIS.B10;
    const register unsigned short int FLASH_FCRIS_ERRIS = 11;
    sbit  FLASH_FCRIS_ERRIS_bit at FLASH_CTRL_FCRIS.B11;
    const register unsigned short int FLASH_FCRIS_PROGRIS = 13;
    sbit  FLASH_FCRIS_PROGRIS_bit at FLASH_CTRL_FCRIS.B13;

sfr unsigned long   volatile FLASH_CTRL_FCIM      absolute 0x400FD010;
    const register unsigned short int FLASH_FCIM_AMASK = 0;
    sbit  FLASH_FCIM_AMASK_bit at FLASH_CTRL_FCIM.B0;
    const register unsigned short int FLASH_FCIM_PMASK = 1;
    sbit  FLASH_FCIM_PMASK_bit at FLASH_CTRL_FCIM.B1;
    const register unsigned short int FLASH_FCIM_EMASK = 2;
    sbit  FLASH_FCIM_EMASK_bit at FLASH_CTRL_FCIM.B2;
    const register unsigned short int FLASH_FCIM_VOLTMASK = 9;
    sbit  FLASH_FCIM_VOLTMASK_bit at FLASH_CTRL_FCIM.B9;
    const register unsigned short int FLASH_FCIM_INVDMASK = 10;
    sbit  FLASH_FCIM_INVDMASK_bit at FLASH_CTRL_FCIM.B10;
    const register unsigned short int FLASH_FCIM_ERMASK = 11;
    sbit  FLASH_FCIM_ERMASK_bit at FLASH_CTRL_FCIM.B11;
    const register unsigned short int FLASH_FCIM_PROGMASK = 13;
    sbit  FLASH_FCIM_PROGMASK_bit at FLASH_CTRL_FCIM.B13;

sfr unsigned long   volatile FLASH_CTRL_FCMISC    absolute 0x400FD014;
    const register unsigned short int FLASH_FCMISC_AMISC = 0;
    sbit  FLASH_FCMISC_AMISC_bit at FLASH_CTRL_FCMISC.B0;
    const register unsigned short int FLASH_FCMISC_PMISC = 1;
    sbit  FLASH_FCMISC_PMISC_bit at FLASH_CTRL_FCMISC.B1;
    const register unsigned short int FLASH_FCMISC_EMISC = 2;
    sbit  FLASH_FCMISC_EMISC_bit at FLASH_CTRL_FCMISC.B2;
    const register unsigned short int FLASH_FCMISC_VOLTMISC = 9;
    sbit  FLASH_FCMISC_VOLTMISC_bit at FLASH_CTRL_FCMISC.B9;
    const register unsigned short int FLASH_FCMISC_INVDMISC = 10;
    sbit  FLASH_FCMISC_INVDMISC_bit at FLASH_CTRL_FCMISC.B10;
    const register unsigned short int FLASH_FCMISC_ERMISC = 11;
    sbit  FLASH_FCMISC_ERMISC_bit at FLASH_CTRL_FCMISC.B11;
    const register unsigned short int FLASH_FCMISC_PROGMISC = 13;
    sbit  FLASH_FCMISC_PROGMISC_bit at FLASH_CTRL_FCMISC.B13;

sfr unsigned long   volatile FLASH_CTRL_FMC2      absolute 0x400FD020;
    const register unsigned short int FLASH_FMC2_WRBUF = 0;
    sbit  FLASH_FMC2_WRBUF_bit at FLASH_CTRL_FMC2.B0;

sfr unsigned long   volatile FLASH_CTRL_FWBVAL    absolute 0x400FD030;
    const register unsigned short int FLASH_FWBVAL_FWB0 = 0;
    sbit  FLASH_FWBVAL_FWB0_bit at FLASH_CTRL_FWBVAL.B0;
    const register unsigned short int FLASH_FWBVAL_FWB1 = 1;
    sbit  FLASH_FWBVAL_FWB1_bit at FLASH_CTRL_FWBVAL.B1;
    const register unsigned short int FLASH_FWBVAL_FWB2 = 2;
    sbit  FLASH_FWBVAL_FWB2_bit at FLASH_CTRL_FWBVAL.B2;
    const register unsigned short int FLASH_FWBVAL_FWB3 = 3;
    sbit  FLASH_FWBVAL_FWB3_bit at FLASH_CTRL_FWBVAL.B3;
    const register unsigned short int FLASH_FWBVAL_FWB4 = 4;
    sbit  FLASH_FWBVAL_FWB4_bit at FLASH_CTRL_FWBVAL.B4;
    const register unsigned short int FLASH_FWBVAL_FWB5 = 5;
    sbit  FLASH_FWBVAL_FWB5_bit at FLASH_CTRL_FWBVAL.B5;
    const register unsigned short int FLASH_FWBVAL_FWB6 = 6;
    sbit  FLASH_FWBVAL_FWB6_bit at FLASH_CTRL_FWBVAL.B6;
    const register unsigned short int FLASH_FWBVAL_FWB7 = 7;
    sbit  FLASH_FWBVAL_FWB7_bit at FLASH_CTRL_FWBVAL.B7;
    const register unsigned short int FLASH_FWBVAL_FWB8 = 8;
    sbit  FLASH_FWBVAL_FWB8_bit at FLASH_CTRL_FWBVAL.B8;
    const register unsigned short int FLASH_FWBVAL_FWB9 = 9;
    sbit  FLASH_FWBVAL_FWB9_bit at FLASH_CTRL_FWBVAL.B9;
    const register unsigned short int FLASH_FWBVAL_FWB10 = 10;
    sbit  FLASH_FWBVAL_FWB10_bit at FLASH_CTRL_FWBVAL.B10;
    const register unsigned short int FLASH_FWBVAL_FWB11 = 11;
    sbit  FLASH_FWBVAL_FWB11_bit at FLASH_CTRL_FWBVAL.B11;
    const register unsigned short int FLASH_FWBVAL_FWB12 = 12;
    sbit  FLASH_FWBVAL_FWB12_bit at FLASH_CTRL_FWBVAL.B12;
    const register unsigned short int FLASH_FWBVAL_FWB13 = 13;
    sbit  FLASH_FWBVAL_FWB13_bit at FLASH_CTRL_FWBVAL.B13;
    const register unsigned short int FLASH_FWBVAL_FWB14 = 14;
    sbit  FLASH_FWBVAL_FWB14_bit at FLASH_CTRL_FWBVAL.B14;
    const register unsigned short int FLASH_FWBVAL_FWB15 = 15;
    sbit  FLASH_FWBVAL_FWB15_bit at FLASH_CTRL_FWBVAL.B15;
    const register unsigned short int FLASH_FWBVAL_FWB16 = 16;
    sbit  FLASH_FWBVAL_FWB16_bit at FLASH_CTRL_FWBVAL.B16;
    const register unsigned short int FLASH_FWBVAL_FWB17 = 17;
    sbit  FLASH_FWBVAL_FWB17_bit at FLASH_CTRL_FWBVAL.B17;
    const register unsigned short int FLASH_FWBVAL_FWB18 = 18;
    sbit  FLASH_FWBVAL_FWB18_bit at FLASH_CTRL_FWBVAL.B18;
    const register unsigned short int FLASH_FWBVAL_FWB19 = 19;
    sbit  FLASH_FWBVAL_FWB19_bit at FLASH_CTRL_FWBVAL.B19;
    const register unsigned short int FLASH_FWBVAL_FWB20 = 20;
    sbit  FLASH_FWBVAL_FWB20_bit at FLASH_CTRL_FWBVAL.B20;
    const register unsigned short int FLASH_FWBVAL_FWB21 = 21;
    sbit  FLASH_FWBVAL_FWB21_bit at FLASH_CTRL_FWBVAL.B21;
    const register unsigned short int FLASH_FWBVAL_FWB22 = 22;
    sbit  FLASH_FWBVAL_FWB22_bit at FLASH_CTRL_FWBVAL.B22;
    const register unsigned short int FLASH_FWBVAL_FWB23 = 23;
    sbit  FLASH_FWBVAL_FWB23_bit at FLASH_CTRL_FWBVAL.B23;
    const register unsigned short int FLASH_FWBVAL_FWB24 = 24;
    sbit  FLASH_FWBVAL_FWB24_bit at FLASH_CTRL_FWBVAL.B24;
    const register unsigned short int FLASH_FWBVAL_FWB25 = 25;
    sbit  FLASH_FWBVAL_FWB25_bit at FLASH_CTRL_FWBVAL.B25;
    const register unsigned short int FLASH_FWBVAL_FWB26 = 26;
    sbit  FLASH_FWBVAL_FWB26_bit at FLASH_CTRL_FWBVAL.B26;
    const register unsigned short int FLASH_FWBVAL_FWB27 = 27;
    sbit  FLASH_FWBVAL_FWB27_bit at FLASH_CTRL_FWBVAL.B27;
    const register unsigned short int FLASH_FWBVAL_FWB28 = 28;
    sbit  FLASH_FWBVAL_FWB28_bit at FLASH_CTRL_FWBVAL.B28;
    const register unsigned short int FLASH_FWBVAL_FWB29 = 29;
    sbit  FLASH_FWBVAL_FWB29_bit at FLASH_CTRL_FWBVAL.B29;
    const register unsigned short int FLASH_FWBVAL_FWB30 = 30;
    sbit  FLASH_FWBVAL_FWB30_bit at FLASH_CTRL_FWBVAL.B30;
    const register unsigned short int FLASH_FWBVAL_FWB31 = 31;
    sbit  FLASH_FWBVAL_FWB31_bit at FLASH_CTRL_FWBVAL.B31;

sfr unsigned long   volatile FLASH_CTRL_FLPEKEY   absolute 0x400FD03C;
    const register unsigned short int FLASH_FLPEKEY_PEKEY0 = 0;
    sbit  FLASH_FLPEKEY_PEKEY0_bit at FLASH_CTRL_FLPEKEY.B0;
    const register unsigned short int FLASH_FLPEKEY_PEKEY1 = 1;
    sbit  FLASH_FLPEKEY_PEKEY1_bit at FLASH_CTRL_FLPEKEY.B1;
    const register unsigned short int FLASH_FLPEKEY_PEKEY2 = 2;
    sbit  FLASH_FLPEKEY_PEKEY2_bit at FLASH_CTRL_FLPEKEY.B2;
    const register unsigned short int FLASH_FLPEKEY_PEKEY3 = 3;
    sbit  FLASH_FLPEKEY_PEKEY3_bit at FLASH_CTRL_FLPEKEY.B3;
    const register unsigned short int FLASH_FLPEKEY_PEKEY4 = 4;
    sbit  FLASH_FLPEKEY_PEKEY4_bit at FLASH_CTRL_FLPEKEY.B4;
    const register unsigned short int FLASH_FLPEKEY_PEKEY5 = 5;
    sbit  FLASH_FLPEKEY_PEKEY5_bit at FLASH_CTRL_FLPEKEY.B5;
    const register unsigned short int FLASH_FLPEKEY_PEKEY6 = 6;
    sbit  FLASH_FLPEKEY_PEKEY6_bit at FLASH_CTRL_FLPEKEY.B6;
    const register unsigned short int FLASH_FLPEKEY_PEKEY7 = 7;
    sbit  FLASH_FLPEKEY_PEKEY7_bit at FLASH_CTRL_FLPEKEY.B7;
    const register unsigned short int FLASH_FLPEKEY_PEKEY8 = 8;
    sbit  FLASH_FLPEKEY_PEKEY8_bit at FLASH_CTRL_FLPEKEY.B8;
    const register unsigned short int FLASH_FLPEKEY_PEKEY9 = 9;
    sbit  FLASH_FLPEKEY_PEKEY9_bit at FLASH_CTRL_FLPEKEY.B9;
    const register unsigned short int FLASH_FLPEKEY_PEKEY10 = 10;
    sbit  FLASH_FLPEKEY_PEKEY10_bit at FLASH_CTRL_FLPEKEY.B10;
    const register unsigned short int FLASH_FLPEKEY_PEKEY11 = 11;
    sbit  FLASH_FLPEKEY_PEKEY11_bit at FLASH_CTRL_FLPEKEY.B11;
    const register unsigned short int FLASH_FLPEKEY_PEKEY12 = 12;
    sbit  FLASH_FLPEKEY_PEKEY12_bit at FLASH_CTRL_FLPEKEY.B12;
    const register unsigned short int FLASH_FLPEKEY_PEKEY13 = 13;
    sbit  FLASH_FLPEKEY_PEKEY13_bit at FLASH_CTRL_FLPEKEY.B13;
    const register unsigned short int FLASH_FLPEKEY_PEKEY14 = 14;
    sbit  FLASH_FLPEKEY_PEKEY14_bit at FLASH_CTRL_FLPEKEY.B14;
    const register unsigned short int FLASH_FLPEKEY_PEKEY15 = 15;
    sbit  FLASH_FLPEKEY_PEKEY15_bit at FLASH_CTRL_FLPEKEY.B15;

sfr unsigned long   volatile FLASH_CTRL_FWBN      absolute 0x400FD100;
    const register unsigned short int FLASH_FWBN_DATA0 = 0;
    sbit  FLASH_FWBN_DATA0_bit at FLASH_CTRL_FWBN.B0;
    const register unsigned short int FLASH_FWBN_DATA1 = 1;
    sbit  FLASH_FWBN_DATA1_bit at FLASH_CTRL_FWBN.B1;
    const register unsigned short int FLASH_FWBN_DATA2 = 2;
    sbit  FLASH_FWBN_DATA2_bit at FLASH_CTRL_FWBN.B2;
    const register unsigned short int FLASH_FWBN_DATA3 = 3;
    sbit  FLASH_FWBN_DATA3_bit at FLASH_CTRL_FWBN.B3;
    const register unsigned short int FLASH_FWBN_DATA4 = 4;
    sbit  FLASH_FWBN_DATA4_bit at FLASH_CTRL_FWBN.B4;
    const register unsigned short int FLASH_FWBN_DATA5 = 5;
    sbit  FLASH_FWBN_DATA5_bit at FLASH_CTRL_FWBN.B5;
    const register unsigned short int FLASH_FWBN_DATA6 = 6;
    sbit  FLASH_FWBN_DATA6_bit at FLASH_CTRL_FWBN.B6;
    const register unsigned short int FLASH_FWBN_DATA7 = 7;
    sbit  FLASH_FWBN_DATA7_bit at FLASH_CTRL_FWBN.B7;
    const register unsigned short int FLASH_FWBN_DATA8 = 8;
    sbit  FLASH_FWBN_DATA8_bit at FLASH_CTRL_FWBN.B8;
    const register unsigned short int FLASH_FWBN_DATA9 = 9;
    sbit  FLASH_FWBN_DATA9_bit at FLASH_CTRL_FWBN.B9;
    const register unsigned short int FLASH_FWBN_DATA10 = 10;
    sbit  FLASH_FWBN_DATA10_bit at FLASH_CTRL_FWBN.B10;
    const register unsigned short int FLASH_FWBN_DATA11 = 11;
    sbit  FLASH_FWBN_DATA11_bit at FLASH_CTRL_FWBN.B11;
    const register unsigned short int FLASH_FWBN_DATA12 = 12;
    sbit  FLASH_FWBN_DATA12_bit at FLASH_CTRL_FWBN.B12;
    const register unsigned short int FLASH_FWBN_DATA13 = 13;
    sbit  FLASH_FWBN_DATA13_bit at FLASH_CTRL_FWBN.B13;
    const register unsigned short int FLASH_FWBN_DATA14 = 14;
    sbit  FLASH_FWBN_DATA14_bit at FLASH_CTRL_FWBN.B14;
    const register unsigned short int FLASH_FWBN_DATA15 = 15;
    sbit  FLASH_FWBN_DATA15_bit at FLASH_CTRL_FWBN.B15;
    const register unsigned short int FLASH_FWBN_DATA16 = 16;
    sbit  FLASH_FWBN_DATA16_bit at FLASH_CTRL_FWBN.B16;
    const register unsigned short int FLASH_FWBN_DATA17 = 17;
    sbit  FLASH_FWBN_DATA17_bit at FLASH_CTRL_FWBN.B17;
    const register unsigned short int FLASH_FWBN_DATA18 = 18;
    sbit  FLASH_FWBN_DATA18_bit at FLASH_CTRL_FWBN.B18;
    const register unsigned short int FLASH_FWBN_DATA19 = 19;
    sbit  FLASH_FWBN_DATA19_bit at FLASH_CTRL_FWBN.B19;
    const register unsigned short int FLASH_FWBN_DATA20 = 20;
    sbit  FLASH_FWBN_DATA20_bit at FLASH_CTRL_FWBN.B20;
    const register unsigned short int FLASH_FWBN_DATA21 = 21;
    sbit  FLASH_FWBN_DATA21_bit at FLASH_CTRL_FWBN.B21;
    const register unsigned short int FLASH_FWBN_DATA22 = 22;
    sbit  FLASH_FWBN_DATA22_bit at FLASH_CTRL_FWBN.B22;
    const register unsigned short int FLASH_FWBN_DATA23 = 23;
    sbit  FLASH_FWBN_DATA23_bit at FLASH_CTRL_FWBN.B23;
    const register unsigned short int FLASH_FWBN_DATA24 = 24;
    sbit  FLASH_FWBN_DATA24_bit at FLASH_CTRL_FWBN.B24;
    const register unsigned short int FLASH_FWBN_DATA25 = 25;
    sbit  FLASH_FWBN_DATA25_bit at FLASH_CTRL_FWBN.B25;
    const register unsigned short int FLASH_FWBN_DATA26 = 26;
    sbit  FLASH_FWBN_DATA26_bit at FLASH_CTRL_FWBN.B26;
    const register unsigned short int FLASH_FWBN_DATA27 = 27;
    sbit  FLASH_FWBN_DATA27_bit at FLASH_CTRL_FWBN.B27;
    const register unsigned short int FLASH_FWBN_DATA28 = 28;
    sbit  FLASH_FWBN_DATA28_bit at FLASH_CTRL_FWBN.B28;
    const register unsigned short int FLASH_FWBN_DATA29 = 29;
    sbit  FLASH_FWBN_DATA29_bit at FLASH_CTRL_FWBN.B29;
    const register unsigned short int FLASH_FWBN_DATA30 = 30;
    sbit  FLASH_FWBN_DATA30_bit at FLASH_CTRL_FWBN.B30;
    const register unsigned short int FLASH_FWBN_DATA31 = 31;
    sbit  FLASH_FWBN_DATA31_bit at FLASH_CTRL_FWBN.B31;

sfr unsigned long   volatile FLASH_CTRL_PP        absolute 0x400FDFC0;
    const register unsigned short int FLASH_PP_SIZE0 = 0;
    sbit  FLASH_PP_SIZE0_bit at FLASH_CTRL_PP.B0;
    const register unsigned short int FLASH_PP_SIZE1 = 1;
    sbit  FLASH_PP_SIZE1_bit at FLASH_CTRL_PP.B1;
    const register unsigned short int FLASH_PP_SIZE2 = 2;
    sbit  FLASH_PP_SIZE2_bit at FLASH_CTRL_PP.B2;
    const register unsigned short int FLASH_PP_SIZE3 = 3;
    sbit  FLASH_PP_SIZE3_bit at FLASH_CTRL_PP.B3;
    const register unsigned short int FLASH_PP_SIZE4 = 4;
    sbit  FLASH_PP_SIZE4_bit at FLASH_CTRL_PP.B4;
    const register unsigned short int FLASH_PP_SIZE5 = 5;
    sbit  FLASH_PP_SIZE5_bit at FLASH_CTRL_PP.B5;
    const register unsigned short int FLASH_PP_SIZE6 = 6;
    sbit  FLASH_PP_SIZE6_bit at FLASH_CTRL_PP.B6;
    const register unsigned short int FLASH_PP_SIZE7 = 7;
    sbit  FLASH_PP_SIZE7_bit at FLASH_CTRL_PP.B7;
    const register unsigned short int FLASH_PP_SIZE8 = 8;
    sbit  FLASH_PP_SIZE8_bit at FLASH_CTRL_PP.B8;
    const register unsigned short int FLASH_PP_SIZE9 = 9;
    sbit  FLASH_PP_SIZE9_bit at FLASH_CTRL_PP.B9;
    const register unsigned short int FLASH_PP_SIZE10 = 10;
    sbit  FLASH_PP_SIZE10_bit at FLASH_CTRL_PP.B10;
    const register unsigned short int FLASH_PP_SIZE11 = 11;
    sbit  FLASH_PP_SIZE11_bit at FLASH_CTRL_PP.B11;
    const register unsigned short int FLASH_PP_SIZE12 = 12;
    sbit  FLASH_PP_SIZE12_bit at FLASH_CTRL_PP.B12;
    const register unsigned short int FLASH_PP_SIZE13 = 13;
    sbit  FLASH_PP_SIZE13_bit at FLASH_CTRL_PP.B13;
    const register unsigned short int FLASH_PP_SIZE14 = 14;
    sbit  FLASH_PP_SIZE14_bit at FLASH_CTRL_PP.B14;
    const register unsigned short int FLASH_PP_SIZE15 = 15;
    sbit  FLASH_PP_SIZE15_bit at FLASH_CTRL_PP.B15;
    const register unsigned short int FLASH_PP_MAINSS16 = 16;
    sbit  FLASH_PP_MAINSS16_bit at FLASH_CTRL_PP.B16;
    const register unsigned short int FLASH_PP_MAINSS17 = 17;
    sbit  FLASH_PP_MAINSS17_bit at FLASH_CTRL_PP.B17;
    const register unsigned short int FLASH_PP_MAINSS18 = 18;
    sbit  FLASH_PP_MAINSS18_bit at FLASH_CTRL_PP.B18;
    const register unsigned short int FLASH_PP_EESS19 = 19;
    sbit  FLASH_PP_EESS19_bit at FLASH_CTRL_PP.B19;
    const register unsigned short int FLASH_PP_EESS20 = 20;
    sbit  FLASH_PP_EESS20_bit at FLASH_CTRL_PP.B20;
    const register unsigned short int FLASH_PP_EESS21 = 21;
    sbit  FLASH_PP_EESS21_bit at FLASH_CTRL_PP.B21;
    const register unsigned short int FLASH_PP_EESS22 = 22;
    sbit  FLASH_PP_EESS22_bit at FLASH_CTRL_PP.B22;
    const register unsigned short int FLASH_PP_DFA = 28;
    sbit  FLASH_PP_DFA_bit at FLASH_CTRL_PP.B28;
    const register unsigned short int FLASH_PP_FMM = 29;
    sbit  FLASH_PP_FMM_bit at FLASH_CTRL_PP.B29;
    const register unsigned short int FLASH_PP_PFC = 30;
    sbit  FLASH_PP_PFC_bit at FLASH_CTRL_PP.B30;

sfr unsigned long   volatile FLASH_CTRL_SSIZE     absolute 0x400FDFC4;
    const register unsigned short int FLASH_SSIZE_SIZE0 = 0;
    sbit  FLASH_SSIZE_SIZE0_bit at FLASH_CTRL_SSIZE.B0;
    const register unsigned short int FLASH_SSIZE_SIZE1 = 1;
    sbit  FLASH_SSIZE_SIZE1_bit at FLASH_CTRL_SSIZE.B1;
    const register unsigned short int FLASH_SSIZE_SIZE2 = 2;
    sbit  FLASH_SSIZE_SIZE2_bit at FLASH_CTRL_SSIZE.B2;
    const register unsigned short int FLASH_SSIZE_SIZE3 = 3;
    sbit  FLASH_SSIZE_SIZE3_bit at FLASH_CTRL_SSIZE.B3;
    const register unsigned short int FLASH_SSIZE_SIZE4 = 4;
    sbit  FLASH_SSIZE_SIZE4_bit at FLASH_CTRL_SSIZE.B4;
    const register unsigned short int FLASH_SSIZE_SIZE5 = 5;
    sbit  FLASH_SSIZE_SIZE5_bit at FLASH_CTRL_SSIZE.B5;
    const register unsigned short int FLASH_SSIZE_SIZE6 = 6;
    sbit  FLASH_SSIZE_SIZE6_bit at FLASH_CTRL_SSIZE.B6;
    const register unsigned short int FLASH_SSIZE_SIZE7 = 7;
    sbit  FLASH_SSIZE_SIZE7_bit at FLASH_CTRL_SSIZE.B7;
    const register unsigned short int FLASH_SSIZE_SIZE8 = 8;
    sbit  FLASH_SSIZE_SIZE8_bit at FLASH_CTRL_SSIZE.B8;
    const register unsigned short int FLASH_SSIZE_SIZE9 = 9;
    sbit  FLASH_SSIZE_SIZE9_bit at FLASH_CTRL_SSIZE.B9;
    const register unsigned short int FLASH_SSIZE_SIZE10 = 10;
    sbit  FLASH_SSIZE_SIZE10_bit at FLASH_CTRL_SSIZE.B10;
    const register unsigned short int FLASH_SSIZE_SIZE11 = 11;
    sbit  FLASH_SSIZE_SIZE11_bit at FLASH_CTRL_SSIZE.B11;
    const register unsigned short int FLASH_SSIZE_SIZE12 = 12;
    sbit  FLASH_SSIZE_SIZE12_bit at FLASH_CTRL_SSIZE.B12;
    const register unsigned short int FLASH_SSIZE_SIZE13 = 13;
    sbit  FLASH_SSIZE_SIZE13_bit at FLASH_CTRL_SSIZE.B13;
    const register unsigned short int FLASH_SSIZE_SIZE14 = 14;
    sbit  FLASH_SSIZE_SIZE14_bit at FLASH_CTRL_SSIZE.B14;
    const register unsigned short int FLASH_SSIZE_SIZE15 = 15;
    sbit  FLASH_SSIZE_SIZE15_bit at FLASH_CTRL_SSIZE.B15;

sfr unsigned long   volatile FLASH_CTRL_CONF      absolute 0x400FDFC8;
    const register unsigned short int FLASH_CONF_FPFOFF = 16;
    sbit  FLASH_CONF_FPFOFF_bit at FLASH_CTRL_CONF.B16;
    const register unsigned short int FLASH_CONF_FPFON = 17;
    sbit  FLASH_CONF_FPFON_bit at FLASH_CTRL_CONF.B17;
    const register unsigned short int FLASH_CONF_CLRTV = 20;
    sbit  FLASH_CONF_CLRTV_bit at FLASH_CTRL_CONF.B20;
    const register unsigned short int FLASH_CONF_SPFE = 29;
    sbit  FLASH_CONF_SPFE_bit at FLASH_CTRL_CONF.B29;
    const register unsigned short int FLASH_CONF_FMME = 30;
    sbit  FLASH_CONF_FMME_bit at FLASH_CTRL_CONF.B30;

sfr unsigned long   volatile FLASH_CTRL_ROMSWMAP  absolute 0x400FDFCC;
    const register unsigned short int FLASH_ROMSWMAP_SW0EN0 = 0;
    sbit  FLASH_ROMSWMAP_SW0EN0_bit at FLASH_CTRL_ROMSWMAP.B0;
    const register unsigned short int FLASH_ROMSWMAP_SW0EN1 = 1;
    sbit  FLASH_ROMSWMAP_SW0EN1_bit at FLASH_CTRL_ROMSWMAP.B1;
    const register unsigned short int FLASH_ROMSWMAP_SW1EN2 = 2;
    sbit  FLASH_ROMSWMAP_SW1EN2_bit at FLASH_CTRL_ROMSWMAP.B2;
    const register unsigned short int FLASH_ROMSWMAP_SW1EN3 = 3;
    sbit  FLASH_ROMSWMAP_SW1EN3_bit at FLASH_CTRL_ROMSWMAP.B3;
    const register unsigned short int FLASH_ROMSWMAP_SW2EN4 = 4;
    sbit  FLASH_ROMSWMAP_SW2EN4_bit at FLASH_CTRL_ROMSWMAP.B4;
    const register unsigned short int FLASH_ROMSWMAP_SW2EN5 = 5;
    sbit  FLASH_ROMSWMAP_SW2EN5_bit at FLASH_CTRL_ROMSWMAP.B5;
    const register unsigned short int FLASH_ROMSWMAP_SW3EN6 = 6;
    sbit  FLASH_ROMSWMAP_SW3EN6_bit at FLASH_CTRL_ROMSWMAP.B6;
    const register unsigned short int FLASH_ROMSWMAP_SW3EN7 = 7;
    sbit  FLASH_ROMSWMAP_SW3EN7_bit at FLASH_CTRL_ROMSWMAP.B7;
    const register unsigned short int FLASH_ROMSWMAP_SW4EN8 = 8;
    sbit  FLASH_ROMSWMAP_SW4EN8_bit at FLASH_CTRL_ROMSWMAP.B8;
    const register unsigned short int FLASH_ROMSWMAP_SW4EN9 = 9;
    sbit  FLASH_ROMSWMAP_SW4EN9_bit at FLASH_CTRL_ROMSWMAP.B9;
    const register unsigned short int FLASH_ROMSWMAP_SW5EN10 = 10;
    sbit  FLASH_ROMSWMAP_SW5EN10_bit at FLASH_CTRL_ROMSWMAP.B10;
    const register unsigned short int FLASH_ROMSWMAP_SW5EN11 = 11;
    sbit  FLASH_ROMSWMAP_SW5EN11_bit at FLASH_CTRL_ROMSWMAP.B11;
    const register unsigned short int FLASH_ROMSWMAP_SW6EN12 = 12;
    sbit  FLASH_ROMSWMAP_SW6EN12_bit at FLASH_CTRL_ROMSWMAP.B12;
    const register unsigned short int FLASH_ROMSWMAP_SW6EN13 = 13;
    sbit  FLASH_ROMSWMAP_SW6EN13_bit at FLASH_CTRL_ROMSWMAP.B13;
    const register unsigned short int FLASH_ROMSWMAP_SW7EN14 = 14;
    sbit  FLASH_ROMSWMAP_SW7EN14_bit at FLASH_CTRL_ROMSWMAP.B14;
    const register unsigned short int FLASH_ROMSWMAP_SW7EN15 = 15;
    sbit  FLASH_ROMSWMAP_SW7EN15_bit at FLASH_CTRL_ROMSWMAP.B15;

sfr unsigned long   volatile FLASH_CTRL_DMASZ     absolute 0x400FDFD0;
    const register unsigned short int FLASH_DMASZ_SIZE0 = 0;
    sbit  FLASH_DMASZ_SIZE0_bit at FLASH_CTRL_DMASZ.B0;
    const register unsigned short int FLASH_DMASZ_SIZE1 = 1;
    sbit  FLASH_DMASZ_SIZE1_bit at FLASH_CTRL_DMASZ.B1;
    const register unsigned short int FLASH_DMASZ_SIZE2 = 2;
    sbit  FLASH_DMASZ_SIZE2_bit at FLASH_CTRL_DMASZ.B2;
    const register unsigned short int FLASH_DMASZ_SIZE3 = 3;
    sbit  FLASH_DMASZ_SIZE3_bit at FLASH_CTRL_DMASZ.B3;
    const register unsigned short int FLASH_DMASZ_SIZE4 = 4;
    sbit  FLASH_DMASZ_SIZE4_bit at FLASH_CTRL_DMASZ.B4;
    const register unsigned short int FLASH_DMASZ_SIZE5 = 5;
    sbit  FLASH_DMASZ_SIZE5_bit at FLASH_CTRL_DMASZ.B5;
    const register unsigned short int FLASH_DMASZ_SIZE6 = 6;
    sbit  FLASH_DMASZ_SIZE6_bit at FLASH_CTRL_DMASZ.B6;
    const register unsigned short int FLASH_DMASZ_SIZE7 = 7;
    sbit  FLASH_DMASZ_SIZE7_bit at FLASH_CTRL_DMASZ.B7;
    const register unsigned short int FLASH_DMASZ_SIZE8 = 8;
    sbit  FLASH_DMASZ_SIZE8_bit at FLASH_CTRL_DMASZ.B8;
    const register unsigned short int FLASH_DMASZ_SIZE9 = 9;
    sbit  FLASH_DMASZ_SIZE9_bit at FLASH_CTRL_DMASZ.B9;
    const register unsigned short int FLASH_DMASZ_SIZE10 = 10;
    sbit  FLASH_DMASZ_SIZE10_bit at FLASH_CTRL_DMASZ.B10;
    const register unsigned short int FLASH_DMASZ_SIZE11 = 11;
    sbit  FLASH_DMASZ_SIZE11_bit at FLASH_CTRL_DMASZ.B11;
    const register unsigned short int FLASH_DMASZ_SIZE12 = 12;
    sbit  FLASH_DMASZ_SIZE12_bit at FLASH_CTRL_DMASZ.B12;
    const register unsigned short int FLASH_DMASZ_SIZE13 = 13;
    sbit  FLASH_DMASZ_SIZE13_bit at FLASH_CTRL_DMASZ.B13;
    const register unsigned short int FLASH_DMASZ_SIZE14 = 14;
    sbit  FLASH_DMASZ_SIZE14_bit at FLASH_CTRL_DMASZ.B14;
    const register unsigned short int FLASH_DMASZ_SIZE15 = 15;
    sbit  FLASH_DMASZ_SIZE15_bit at FLASH_CTRL_DMASZ.B15;
    const register unsigned short int FLASH_DMASZ_SIZE16 = 16;
    sbit  FLASH_DMASZ_SIZE16_bit at FLASH_CTRL_DMASZ.B16;
    const register unsigned short int FLASH_DMASZ_SIZE17 = 17;
    sbit  FLASH_DMASZ_SIZE17_bit at FLASH_CTRL_DMASZ.B17;

sfr unsigned long   volatile FLASH_CTRL_DMAST     absolute 0x400FDFD4;
    const register unsigned short int FLASH_DMAST_ADDR11 = 11;
    sbit  FLASH_DMAST_ADDR11_bit at FLASH_CTRL_DMAST.B11;
    const register unsigned short int FLASH_DMAST_ADDR12 = 12;
    sbit  FLASH_DMAST_ADDR12_bit at FLASH_CTRL_DMAST.B12;
    const register unsigned short int FLASH_DMAST_ADDR13 = 13;
    sbit  FLASH_DMAST_ADDR13_bit at FLASH_CTRL_DMAST.B13;
    const register unsigned short int FLASH_DMAST_ADDR14 = 14;
    sbit  FLASH_DMAST_ADDR14_bit at FLASH_CTRL_DMAST.B14;
    const register unsigned short int FLASH_DMAST_ADDR15 = 15;
    sbit  FLASH_DMAST_ADDR15_bit at FLASH_CTRL_DMAST.B15;
    const register unsigned short int FLASH_DMAST_ADDR16 = 16;
    sbit  FLASH_DMAST_ADDR16_bit at FLASH_CTRL_DMAST.B16;
    const register unsigned short int FLASH_DMAST_ADDR17 = 17;
    sbit  FLASH_DMAST_ADDR17_bit at FLASH_CTRL_DMAST.B17;
    const register unsigned short int FLASH_DMAST_ADDR18 = 18;
    sbit  FLASH_DMAST_ADDR18_bit at FLASH_CTRL_DMAST.B18;
    const register unsigned short int FLASH_DMAST_ADDR19 = 19;
    sbit  FLASH_DMAST_ADDR19_bit at FLASH_CTRL_DMAST.B19;
    const register unsigned short int FLASH_DMAST_ADDR20 = 20;
    sbit  FLASH_DMAST_ADDR20_bit at FLASH_CTRL_DMAST.B20;
    const register unsigned short int FLASH_DMAST_ADDR21 = 21;
    sbit  FLASH_DMAST_ADDR21_bit at FLASH_CTRL_DMAST.B21;
    const register unsigned short int FLASH_DMAST_ADDR22 = 22;
    sbit  FLASH_DMAST_ADDR22_bit at FLASH_CTRL_DMAST.B22;
    const register unsigned short int FLASH_DMAST_ADDR23 = 23;
    sbit  FLASH_DMAST_ADDR23_bit at FLASH_CTRL_DMAST.B23;
    const register unsigned short int FLASH_DMAST_ADDR24 = 24;
    sbit  FLASH_DMAST_ADDR24_bit at FLASH_CTRL_DMAST.B24;
    const register unsigned short int FLASH_DMAST_ADDR25 = 25;
    sbit  FLASH_DMAST_ADDR25_bit at FLASH_CTRL_DMAST.B25;
    const register unsigned short int FLASH_DMAST_ADDR26 = 26;
    sbit  FLASH_DMAST_ADDR26_bit at FLASH_CTRL_DMAST.B26;
    const register unsigned short int FLASH_DMAST_ADDR27 = 27;
    sbit  FLASH_DMAST_ADDR27_bit at FLASH_CTRL_DMAST.B27;
    const register unsigned short int FLASH_DMAST_ADDR28 = 28;
    sbit  FLASH_DMAST_ADDR28_bit at FLASH_CTRL_DMAST.B28;

sfr unsigned long   volatile FLASH_CTRL_RVP       absolute 0x400FE0D4;
    const register unsigned short int FLASH_RVP_RV0 = 0;
    sbit  FLASH_RVP_RV0_bit at FLASH_CTRL_RVP.B0;
    const register unsigned short int FLASH_RVP_RV1 = 1;
    sbit  FLASH_RVP_RV1_bit at FLASH_CTRL_RVP.B1;
    const register unsigned short int FLASH_RVP_RV2 = 2;
    sbit  FLASH_RVP_RV2_bit at FLASH_CTRL_RVP.B2;
    const register unsigned short int FLASH_RVP_RV3 = 3;
    sbit  FLASH_RVP_RV3_bit at FLASH_CTRL_RVP.B3;
    const register unsigned short int FLASH_RVP_RV4 = 4;
    sbit  FLASH_RVP_RV4_bit at FLASH_CTRL_RVP.B4;
    const register unsigned short int FLASH_RVP_RV5 = 5;
    sbit  FLASH_RVP_RV5_bit at FLASH_CTRL_RVP.B5;
    const register unsigned short int FLASH_RVP_RV6 = 6;
    sbit  FLASH_RVP_RV6_bit at FLASH_CTRL_RVP.B6;
    const register unsigned short int FLASH_RVP_RV7 = 7;
    sbit  FLASH_RVP_RV7_bit at FLASH_CTRL_RVP.B7;
    const register unsigned short int FLASH_RVP_RV8 = 8;
    sbit  FLASH_RVP_RV8_bit at FLASH_CTRL_RVP.B8;
    const register unsigned short int FLASH_RVP_RV9 = 9;
    sbit  FLASH_RVP_RV9_bit at FLASH_CTRL_RVP.B9;
    const register unsigned short int FLASH_RVP_RV10 = 10;
    sbit  FLASH_RVP_RV10_bit at FLASH_CTRL_RVP.B10;
    const register unsigned short int FLASH_RVP_RV11 = 11;
    sbit  FLASH_RVP_RV11_bit at FLASH_CTRL_RVP.B11;
    const register unsigned short int FLASH_RVP_RV12 = 12;
    sbit  FLASH_RVP_RV12_bit at FLASH_CTRL_RVP.B12;
    const register unsigned short int FLASH_RVP_RV13 = 13;
    sbit  FLASH_RVP_RV13_bit at FLASH_CTRL_RVP.B13;
    const register unsigned short int FLASH_RVP_RV14 = 14;
    sbit  FLASH_RVP_RV14_bit at FLASH_CTRL_RVP.B14;
    const register unsigned short int FLASH_RVP_RV15 = 15;
    sbit  FLASH_RVP_RV15_bit at FLASH_CTRL_RVP.B15;
    const register unsigned short int FLASH_RVP_RV16 = 16;
    sbit  FLASH_RVP_RV16_bit at FLASH_CTRL_RVP.B16;
    const register unsigned short int FLASH_RVP_RV17 = 17;
    sbit  FLASH_RVP_RV17_bit at FLASH_CTRL_RVP.B17;
    const register unsigned short int FLASH_RVP_RV18 = 18;
    sbit  FLASH_RVP_RV18_bit at FLASH_CTRL_RVP.B18;
    const register unsigned short int FLASH_RVP_RV19 = 19;
    sbit  FLASH_RVP_RV19_bit at FLASH_CTRL_RVP.B19;
    const register unsigned short int FLASH_RVP_RV20 = 20;
    sbit  FLASH_RVP_RV20_bit at FLASH_CTRL_RVP.B20;
    const register unsigned short int FLASH_RVP_RV21 = 21;
    sbit  FLASH_RVP_RV21_bit at FLASH_CTRL_RVP.B21;
    const register unsigned short int FLASH_RVP_RV22 = 22;
    sbit  FLASH_RVP_RV22_bit at FLASH_CTRL_RVP.B22;
    const register unsigned short int FLASH_RVP_RV23 = 23;
    sbit  FLASH_RVP_RV23_bit at FLASH_CTRL_RVP.B23;
    const register unsigned short int FLASH_RVP_RV24 = 24;
    sbit  FLASH_RVP_RV24_bit at FLASH_CTRL_RVP.B24;
    const register unsigned short int FLASH_RVP_RV25 = 25;
    sbit  FLASH_RVP_RV25_bit at FLASH_CTRL_RVP.B25;
    const register unsigned short int FLASH_RVP_RV26 = 26;
    sbit  FLASH_RVP_RV26_bit at FLASH_CTRL_RVP.B26;
    const register unsigned short int FLASH_RVP_RV27 = 27;
    sbit  FLASH_RVP_RV27_bit at FLASH_CTRL_RVP.B27;
    const register unsigned short int FLASH_RVP_RV28 = 28;
    sbit  FLASH_RVP_RV28_bit at FLASH_CTRL_RVP.B28;
    const register unsigned short int FLASH_RVP_RV29 = 29;
    sbit  FLASH_RVP_RV29_bit at FLASH_CTRL_RVP.B29;
    const register unsigned short int FLASH_RVP_RV30 = 30;
    sbit  FLASH_RVP_RV30_bit at FLASH_CTRL_RVP.B30;
    const register unsigned short int FLASH_RVP_RV31 = 31;
    sbit  FLASH_RVP_RV31_bit at FLASH_CTRL_RVP.B31;

sfr unsigned long   volatile FLASH_CTRL_BOOTCFG   absolute 0x400FE1D0;
    const register unsigned short int FLASH_BOOTCFG_DBG0 = 0;
    sbit  FLASH_BOOTCFG_DBG0_bit at FLASH_CTRL_BOOTCFG.B0;
    const register unsigned short int FLASH_BOOTCFG_DBG1 = 1;
    sbit  FLASH_BOOTCFG_DBG1_bit at FLASH_CTRL_BOOTCFG.B1;
    const register unsigned short int FLASH_BOOTCFG_KEY = 4;
    sbit  FLASH_BOOTCFG_KEY_bit at FLASH_CTRL_BOOTCFG.B4;
    const register unsigned short int FLASH_BOOTCFG_EN = 8;
    sbit  FLASH_BOOTCFG_EN_bit at FLASH_CTRL_BOOTCFG.B8;
    const register unsigned short int FLASH_BOOTCFG_POL = 9;
    sbit  FLASH_BOOTCFG_POL_bit at FLASH_CTRL_BOOTCFG.B9;
    const register unsigned short int FLASH_BOOTCFG_PIN10 = 10;
    sbit  FLASH_BOOTCFG_PIN10_bit at FLASH_CTRL_BOOTCFG.B10;
    const register unsigned short int FLASH_BOOTCFG_PIN11 = 11;
    sbit  FLASH_BOOTCFG_PIN11_bit at FLASH_CTRL_BOOTCFG.B11;
    const register unsigned short int FLASH_BOOTCFG_PIN12 = 12;
    sbit  FLASH_BOOTCFG_PIN12_bit at FLASH_CTRL_BOOTCFG.B12;
    const register unsigned short int FLASH_BOOTCFG_PORT13 = 13;
    sbit  FLASH_BOOTCFG_PORT13_bit at FLASH_CTRL_BOOTCFG.B13;
    const register unsigned short int FLASH_BOOTCFG_PORT14 = 14;
    sbit  FLASH_BOOTCFG_PORT14_bit at FLASH_CTRL_BOOTCFG.B14;
    const register unsigned short int FLASH_BOOTCFG_PORT15 = 15;
    sbit  FLASH_BOOTCFG_PORT15_bit at FLASH_CTRL_BOOTCFG.B15;
    const register unsigned short int FLASH_BOOTCFG_NW = 31;
    sbit  FLASH_BOOTCFG_NW_bit at FLASH_CTRL_BOOTCFG.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG0  absolute 0x400FE1E0;
    const register unsigned short int FLASH_USERREG0_DATA0 = 0;
    sbit  FLASH_USERREG0_DATA0_bit at FLASH_CTRL_USERREG0.B0;
    const register unsigned short int FLASH_USERREG0_DATA1 = 1;
    sbit  FLASH_USERREG0_DATA1_bit at FLASH_CTRL_USERREG0.B1;
    const register unsigned short int FLASH_USERREG0_DATA2 = 2;
    sbit  FLASH_USERREG0_DATA2_bit at FLASH_CTRL_USERREG0.B2;
    const register unsigned short int FLASH_USERREG0_DATA3 = 3;
    sbit  FLASH_USERREG0_DATA3_bit at FLASH_CTRL_USERREG0.B3;
    const register unsigned short int FLASH_USERREG0_DATA4 = 4;
    sbit  FLASH_USERREG0_DATA4_bit at FLASH_CTRL_USERREG0.B4;
    const register unsigned short int FLASH_USERREG0_DATA5 = 5;
    sbit  FLASH_USERREG0_DATA5_bit at FLASH_CTRL_USERREG0.B5;
    const register unsigned short int FLASH_USERREG0_DATA6 = 6;
    sbit  FLASH_USERREG0_DATA6_bit at FLASH_CTRL_USERREG0.B6;
    const register unsigned short int FLASH_USERREG0_DATA7 = 7;
    sbit  FLASH_USERREG0_DATA7_bit at FLASH_CTRL_USERREG0.B7;
    const register unsigned short int FLASH_USERREG0_DATA8 = 8;
    sbit  FLASH_USERREG0_DATA8_bit at FLASH_CTRL_USERREG0.B8;
    const register unsigned short int FLASH_USERREG0_DATA9 = 9;
    sbit  FLASH_USERREG0_DATA9_bit at FLASH_CTRL_USERREG0.B9;
    const register unsigned short int FLASH_USERREG0_DATA10 = 10;
    sbit  FLASH_USERREG0_DATA10_bit at FLASH_CTRL_USERREG0.B10;
    const register unsigned short int FLASH_USERREG0_DATA11 = 11;
    sbit  FLASH_USERREG0_DATA11_bit at FLASH_CTRL_USERREG0.B11;
    const register unsigned short int FLASH_USERREG0_DATA12 = 12;
    sbit  FLASH_USERREG0_DATA12_bit at FLASH_CTRL_USERREG0.B12;
    const register unsigned short int FLASH_USERREG0_DATA13 = 13;
    sbit  FLASH_USERREG0_DATA13_bit at FLASH_CTRL_USERREG0.B13;
    const register unsigned short int FLASH_USERREG0_DATA14 = 14;
    sbit  FLASH_USERREG0_DATA14_bit at FLASH_CTRL_USERREG0.B14;
    const register unsigned short int FLASH_USERREG0_DATA15 = 15;
    sbit  FLASH_USERREG0_DATA15_bit at FLASH_CTRL_USERREG0.B15;
    const register unsigned short int FLASH_USERREG0_DATA16 = 16;
    sbit  FLASH_USERREG0_DATA16_bit at FLASH_CTRL_USERREG0.B16;
    const register unsigned short int FLASH_USERREG0_DATA17 = 17;
    sbit  FLASH_USERREG0_DATA17_bit at FLASH_CTRL_USERREG0.B17;
    const register unsigned short int FLASH_USERREG0_DATA18 = 18;
    sbit  FLASH_USERREG0_DATA18_bit at FLASH_CTRL_USERREG0.B18;
    const register unsigned short int FLASH_USERREG0_DATA19 = 19;
    sbit  FLASH_USERREG0_DATA19_bit at FLASH_CTRL_USERREG0.B19;
    const register unsigned short int FLASH_USERREG0_DATA20 = 20;
    sbit  FLASH_USERREG0_DATA20_bit at FLASH_CTRL_USERREG0.B20;
    const register unsigned short int FLASH_USERREG0_DATA21 = 21;
    sbit  FLASH_USERREG0_DATA21_bit at FLASH_CTRL_USERREG0.B21;
    const register unsigned short int FLASH_USERREG0_DATA22 = 22;
    sbit  FLASH_USERREG0_DATA22_bit at FLASH_CTRL_USERREG0.B22;
    const register unsigned short int FLASH_USERREG0_DATA23 = 23;
    sbit  FLASH_USERREG0_DATA23_bit at FLASH_CTRL_USERREG0.B23;
    const register unsigned short int FLASH_USERREG0_DATA24 = 24;
    sbit  FLASH_USERREG0_DATA24_bit at FLASH_CTRL_USERREG0.B24;
    const register unsigned short int FLASH_USERREG0_DATA25 = 25;
    sbit  FLASH_USERREG0_DATA25_bit at FLASH_CTRL_USERREG0.B25;
    const register unsigned short int FLASH_USERREG0_DATA26 = 26;
    sbit  FLASH_USERREG0_DATA26_bit at FLASH_CTRL_USERREG0.B26;
    const register unsigned short int FLASH_USERREG0_DATA27 = 27;
    sbit  FLASH_USERREG0_DATA27_bit at FLASH_CTRL_USERREG0.B27;
    const register unsigned short int FLASH_USERREG0_DATA28 = 28;
    sbit  FLASH_USERREG0_DATA28_bit at FLASH_CTRL_USERREG0.B28;
    const register unsigned short int FLASH_USERREG0_DATA29 = 29;
    sbit  FLASH_USERREG0_DATA29_bit at FLASH_CTRL_USERREG0.B29;
    const register unsigned short int FLASH_USERREG0_DATA30 = 30;
    sbit  FLASH_USERREG0_DATA30_bit at FLASH_CTRL_USERREG0.B30;
    const register unsigned short int FLASH_USERREG0_DATA31 = 31;
    sbit  FLASH_USERREG0_DATA31_bit at FLASH_CTRL_USERREG0.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG1  absolute 0x400FE1E4;
    const register unsigned short int FLASH_USERREG1_DATA0 = 0;
    sbit  FLASH_USERREG1_DATA0_bit at FLASH_CTRL_USERREG1.B0;
    const register unsigned short int FLASH_USERREG1_DATA1 = 1;
    sbit  FLASH_USERREG1_DATA1_bit at FLASH_CTRL_USERREG1.B1;
    const register unsigned short int FLASH_USERREG1_DATA2 = 2;
    sbit  FLASH_USERREG1_DATA2_bit at FLASH_CTRL_USERREG1.B2;
    const register unsigned short int FLASH_USERREG1_DATA3 = 3;
    sbit  FLASH_USERREG1_DATA3_bit at FLASH_CTRL_USERREG1.B3;
    const register unsigned short int FLASH_USERREG1_DATA4 = 4;
    sbit  FLASH_USERREG1_DATA4_bit at FLASH_CTRL_USERREG1.B4;
    const register unsigned short int FLASH_USERREG1_DATA5 = 5;
    sbit  FLASH_USERREG1_DATA5_bit at FLASH_CTRL_USERREG1.B5;
    const register unsigned short int FLASH_USERREG1_DATA6 = 6;
    sbit  FLASH_USERREG1_DATA6_bit at FLASH_CTRL_USERREG1.B6;
    const register unsigned short int FLASH_USERREG1_DATA7 = 7;
    sbit  FLASH_USERREG1_DATA7_bit at FLASH_CTRL_USERREG1.B7;
    const register unsigned short int FLASH_USERREG1_DATA8 = 8;
    sbit  FLASH_USERREG1_DATA8_bit at FLASH_CTRL_USERREG1.B8;
    const register unsigned short int FLASH_USERREG1_DATA9 = 9;
    sbit  FLASH_USERREG1_DATA9_bit at FLASH_CTRL_USERREG1.B9;
    const register unsigned short int FLASH_USERREG1_DATA10 = 10;
    sbit  FLASH_USERREG1_DATA10_bit at FLASH_CTRL_USERREG1.B10;
    const register unsigned short int FLASH_USERREG1_DATA11 = 11;
    sbit  FLASH_USERREG1_DATA11_bit at FLASH_CTRL_USERREG1.B11;
    const register unsigned short int FLASH_USERREG1_DATA12 = 12;
    sbit  FLASH_USERREG1_DATA12_bit at FLASH_CTRL_USERREG1.B12;
    const register unsigned short int FLASH_USERREG1_DATA13 = 13;
    sbit  FLASH_USERREG1_DATA13_bit at FLASH_CTRL_USERREG1.B13;
    const register unsigned short int FLASH_USERREG1_DATA14 = 14;
    sbit  FLASH_USERREG1_DATA14_bit at FLASH_CTRL_USERREG1.B14;
    const register unsigned short int FLASH_USERREG1_DATA15 = 15;
    sbit  FLASH_USERREG1_DATA15_bit at FLASH_CTRL_USERREG1.B15;
    const register unsigned short int FLASH_USERREG1_DATA16 = 16;
    sbit  FLASH_USERREG1_DATA16_bit at FLASH_CTRL_USERREG1.B16;
    const register unsigned short int FLASH_USERREG1_DATA17 = 17;
    sbit  FLASH_USERREG1_DATA17_bit at FLASH_CTRL_USERREG1.B17;
    const register unsigned short int FLASH_USERREG1_DATA18 = 18;
    sbit  FLASH_USERREG1_DATA18_bit at FLASH_CTRL_USERREG1.B18;
    const register unsigned short int FLASH_USERREG1_DATA19 = 19;
    sbit  FLASH_USERREG1_DATA19_bit at FLASH_CTRL_USERREG1.B19;
    const register unsigned short int FLASH_USERREG1_DATA20 = 20;
    sbit  FLASH_USERREG1_DATA20_bit at FLASH_CTRL_USERREG1.B20;
    const register unsigned short int FLASH_USERREG1_DATA21 = 21;
    sbit  FLASH_USERREG1_DATA21_bit at FLASH_CTRL_USERREG1.B21;
    const register unsigned short int FLASH_USERREG1_DATA22 = 22;
    sbit  FLASH_USERREG1_DATA22_bit at FLASH_CTRL_USERREG1.B22;
    const register unsigned short int FLASH_USERREG1_DATA23 = 23;
    sbit  FLASH_USERREG1_DATA23_bit at FLASH_CTRL_USERREG1.B23;
    const register unsigned short int FLASH_USERREG1_DATA24 = 24;
    sbit  FLASH_USERREG1_DATA24_bit at FLASH_CTRL_USERREG1.B24;
    const register unsigned short int FLASH_USERREG1_DATA25 = 25;
    sbit  FLASH_USERREG1_DATA25_bit at FLASH_CTRL_USERREG1.B25;
    const register unsigned short int FLASH_USERREG1_DATA26 = 26;
    sbit  FLASH_USERREG1_DATA26_bit at FLASH_CTRL_USERREG1.B26;
    const register unsigned short int FLASH_USERREG1_DATA27 = 27;
    sbit  FLASH_USERREG1_DATA27_bit at FLASH_CTRL_USERREG1.B27;
    const register unsigned short int FLASH_USERREG1_DATA28 = 28;
    sbit  FLASH_USERREG1_DATA28_bit at FLASH_CTRL_USERREG1.B28;
    const register unsigned short int FLASH_USERREG1_DATA29 = 29;
    sbit  FLASH_USERREG1_DATA29_bit at FLASH_CTRL_USERREG1.B29;
    const register unsigned short int FLASH_USERREG1_DATA30 = 30;
    sbit  FLASH_USERREG1_DATA30_bit at FLASH_CTRL_USERREG1.B30;
    const register unsigned short int FLASH_USERREG1_DATA31 = 31;
    sbit  FLASH_USERREG1_DATA31_bit at FLASH_CTRL_USERREG1.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG2  absolute 0x400FE1E8;
    const register unsigned short int FLASH_USERREG2_DATA0 = 0;
    sbit  FLASH_USERREG2_DATA0_bit at FLASH_CTRL_USERREG2.B0;
    const register unsigned short int FLASH_USERREG2_DATA1 = 1;
    sbit  FLASH_USERREG2_DATA1_bit at FLASH_CTRL_USERREG2.B1;
    const register unsigned short int FLASH_USERREG2_DATA2 = 2;
    sbit  FLASH_USERREG2_DATA2_bit at FLASH_CTRL_USERREG2.B2;
    const register unsigned short int FLASH_USERREG2_DATA3 = 3;
    sbit  FLASH_USERREG2_DATA3_bit at FLASH_CTRL_USERREG2.B3;
    const register unsigned short int FLASH_USERREG2_DATA4 = 4;
    sbit  FLASH_USERREG2_DATA4_bit at FLASH_CTRL_USERREG2.B4;
    const register unsigned short int FLASH_USERREG2_DATA5 = 5;
    sbit  FLASH_USERREG2_DATA5_bit at FLASH_CTRL_USERREG2.B5;
    const register unsigned short int FLASH_USERREG2_DATA6 = 6;
    sbit  FLASH_USERREG2_DATA6_bit at FLASH_CTRL_USERREG2.B6;
    const register unsigned short int FLASH_USERREG2_DATA7 = 7;
    sbit  FLASH_USERREG2_DATA7_bit at FLASH_CTRL_USERREG2.B7;
    const register unsigned short int FLASH_USERREG2_DATA8 = 8;
    sbit  FLASH_USERREG2_DATA8_bit at FLASH_CTRL_USERREG2.B8;
    const register unsigned short int FLASH_USERREG2_DATA9 = 9;
    sbit  FLASH_USERREG2_DATA9_bit at FLASH_CTRL_USERREG2.B9;
    const register unsigned short int FLASH_USERREG2_DATA10 = 10;
    sbit  FLASH_USERREG2_DATA10_bit at FLASH_CTRL_USERREG2.B10;
    const register unsigned short int FLASH_USERREG2_DATA11 = 11;
    sbit  FLASH_USERREG2_DATA11_bit at FLASH_CTRL_USERREG2.B11;
    const register unsigned short int FLASH_USERREG2_DATA12 = 12;
    sbit  FLASH_USERREG2_DATA12_bit at FLASH_CTRL_USERREG2.B12;
    const register unsigned short int FLASH_USERREG2_DATA13 = 13;
    sbit  FLASH_USERREG2_DATA13_bit at FLASH_CTRL_USERREG2.B13;
    const register unsigned short int FLASH_USERREG2_DATA14 = 14;
    sbit  FLASH_USERREG2_DATA14_bit at FLASH_CTRL_USERREG2.B14;
    const register unsigned short int FLASH_USERREG2_DATA15 = 15;
    sbit  FLASH_USERREG2_DATA15_bit at FLASH_CTRL_USERREG2.B15;
    const register unsigned short int FLASH_USERREG2_DATA16 = 16;
    sbit  FLASH_USERREG2_DATA16_bit at FLASH_CTRL_USERREG2.B16;
    const register unsigned short int FLASH_USERREG2_DATA17 = 17;
    sbit  FLASH_USERREG2_DATA17_bit at FLASH_CTRL_USERREG2.B17;
    const register unsigned short int FLASH_USERREG2_DATA18 = 18;
    sbit  FLASH_USERREG2_DATA18_bit at FLASH_CTRL_USERREG2.B18;
    const register unsigned short int FLASH_USERREG2_DATA19 = 19;
    sbit  FLASH_USERREG2_DATA19_bit at FLASH_CTRL_USERREG2.B19;
    const register unsigned short int FLASH_USERREG2_DATA20 = 20;
    sbit  FLASH_USERREG2_DATA20_bit at FLASH_CTRL_USERREG2.B20;
    const register unsigned short int FLASH_USERREG2_DATA21 = 21;
    sbit  FLASH_USERREG2_DATA21_bit at FLASH_CTRL_USERREG2.B21;
    const register unsigned short int FLASH_USERREG2_DATA22 = 22;
    sbit  FLASH_USERREG2_DATA22_bit at FLASH_CTRL_USERREG2.B22;
    const register unsigned short int FLASH_USERREG2_DATA23 = 23;
    sbit  FLASH_USERREG2_DATA23_bit at FLASH_CTRL_USERREG2.B23;
    const register unsigned short int FLASH_USERREG2_DATA24 = 24;
    sbit  FLASH_USERREG2_DATA24_bit at FLASH_CTRL_USERREG2.B24;
    const register unsigned short int FLASH_USERREG2_DATA25 = 25;
    sbit  FLASH_USERREG2_DATA25_bit at FLASH_CTRL_USERREG2.B25;
    const register unsigned short int FLASH_USERREG2_DATA26 = 26;
    sbit  FLASH_USERREG2_DATA26_bit at FLASH_CTRL_USERREG2.B26;
    const register unsigned short int FLASH_USERREG2_DATA27 = 27;
    sbit  FLASH_USERREG2_DATA27_bit at FLASH_CTRL_USERREG2.B27;
    const register unsigned short int FLASH_USERREG2_DATA28 = 28;
    sbit  FLASH_USERREG2_DATA28_bit at FLASH_CTRL_USERREG2.B28;
    const register unsigned short int FLASH_USERREG2_DATA29 = 29;
    sbit  FLASH_USERREG2_DATA29_bit at FLASH_CTRL_USERREG2.B29;
    const register unsigned short int FLASH_USERREG2_DATA30 = 30;
    sbit  FLASH_USERREG2_DATA30_bit at FLASH_CTRL_USERREG2.B30;
    const register unsigned short int FLASH_USERREG2_DATA31 = 31;
    sbit  FLASH_USERREG2_DATA31_bit at FLASH_CTRL_USERREG2.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG3  absolute 0x400FE1EC;
    const register unsigned short int FLASH_USERREG3_DATA0 = 0;
    sbit  FLASH_USERREG3_DATA0_bit at FLASH_CTRL_USERREG3.B0;
    const register unsigned short int FLASH_USERREG3_DATA1 = 1;
    sbit  FLASH_USERREG3_DATA1_bit at FLASH_CTRL_USERREG3.B1;
    const register unsigned short int FLASH_USERREG3_DATA2 = 2;
    sbit  FLASH_USERREG3_DATA2_bit at FLASH_CTRL_USERREG3.B2;
    const register unsigned short int FLASH_USERREG3_DATA3 = 3;
    sbit  FLASH_USERREG3_DATA3_bit at FLASH_CTRL_USERREG3.B3;
    const register unsigned short int FLASH_USERREG3_DATA4 = 4;
    sbit  FLASH_USERREG3_DATA4_bit at FLASH_CTRL_USERREG3.B4;
    const register unsigned short int FLASH_USERREG3_DATA5 = 5;
    sbit  FLASH_USERREG3_DATA5_bit at FLASH_CTRL_USERREG3.B5;
    const register unsigned short int FLASH_USERREG3_DATA6 = 6;
    sbit  FLASH_USERREG3_DATA6_bit at FLASH_CTRL_USERREG3.B6;
    const register unsigned short int FLASH_USERREG3_DATA7 = 7;
    sbit  FLASH_USERREG3_DATA7_bit at FLASH_CTRL_USERREG3.B7;
    const register unsigned short int FLASH_USERREG3_DATA8 = 8;
    sbit  FLASH_USERREG3_DATA8_bit at FLASH_CTRL_USERREG3.B8;
    const register unsigned short int FLASH_USERREG3_DATA9 = 9;
    sbit  FLASH_USERREG3_DATA9_bit at FLASH_CTRL_USERREG3.B9;
    const register unsigned short int FLASH_USERREG3_DATA10 = 10;
    sbit  FLASH_USERREG3_DATA10_bit at FLASH_CTRL_USERREG3.B10;
    const register unsigned short int FLASH_USERREG3_DATA11 = 11;
    sbit  FLASH_USERREG3_DATA11_bit at FLASH_CTRL_USERREG3.B11;
    const register unsigned short int FLASH_USERREG3_DATA12 = 12;
    sbit  FLASH_USERREG3_DATA12_bit at FLASH_CTRL_USERREG3.B12;
    const register unsigned short int FLASH_USERREG3_DATA13 = 13;
    sbit  FLASH_USERREG3_DATA13_bit at FLASH_CTRL_USERREG3.B13;
    const register unsigned short int FLASH_USERREG3_DATA14 = 14;
    sbit  FLASH_USERREG3_DATA14_bit at FLASH_CTRL_USERREG3.B14;
    const register unsigned short int FLASH_USERREG3_DATA15 = 15;
    sbit  FLASH_USERREG3_DATA15_bit at FLASH_CTRL_USERREG3.B15;
    const register unsigned short int FLASH_USERREG3_DATA16 = 16;
    sbit  FLASH_USERREG3_DATA16_bit at FLASH_CTRL_USERREG3.B16;
    const register unsigned short int FLASH_USERREG3_DATA17 = 17;
    sbit  FLASH_USERREG3_DATA17_bit at FLASH_CTRL_USERREG3.B17;
    const register unsigned short int FLASH_USERREG3_DATA18 = 18;
    sbit  FLASH_USERREG3_DATA18_bit at FLASH_CTRL_USERREG3.B18;
    const register unsigned short int FLASH_USERREG3_DATA19 = 19;
    sbit  FLASH_USERREG3_DATA19_bit at FLASH_CTRL_USERREG3.B19;
    const register unsigned short int FLASH_USERREG3_DATA20 = 20;
    sbit  FLASH_USERREG3_DATA20_bit at FLASH_CTRL_USERREG3.B20;
    const register unsigned short int FLASH_USERREG3_DATA21 = 21;
    sbit  FLASH_USERREG3_DATA21_bit at FLASH_CTRL_USERREG3.B21;
    const register unsigned short int FLASH_USERREG3_DATA22 = 22;
    sbit  FLASH_USERREG3_DATA22_bit at FLASH_CTRL_USERREG3.B22;
    const register unsigned short int FLASH_USERREG3_DATA23 = 23;
    sbit  FLASH_USERREG3_DATA23_bit at FLASH_CTRL_USERREG3.B23;
    const register unsigned short int FLASH_USERREG3_DATA24 = 24;
    sbit  FLASH_USERREG3_DATA24_bit at FLASH_CTRL_USERREG3.B24;
    const register unsigned short int FLASH_USERREG3_DATA25 = 25;
    sbit  FLASH_USERREG3_DATA25_bit at FLASH_CTRL_USERREG3.B25;
    const register unsigned short int FLASH_USERREG3_DATA26 = 26;
    sbit  FLASH_USERREG3_DATA26_bit at FLASH_CTRL_USERREG3.B26;
    const register unsigned short int FLASH_USERREG3_DATA27 = 27;
    sbit  FLASH_USERREG3_DATA27_bit at FLASH_CTRL_USERREG3.B27;
    const register unsigned short int FLASH_USERREG3_DATA28 = 28;
    sbit  FLASH_USERREG3_DATA28_bit at FLASH_CTRL_USERREG3.B28;
    const register unsigned short int FLASH_USERREG3_DATA29 = 29;
    sbit  FLASH_USERREG3_DATA29_bit at FLASH_CTRL_USERREG3.B29;
    const register unsigned short int FLASH_USERREG3_DATA30 = 30;
    sbit  FLASH_USERREG3_DATA30_bit at FLASH_CTRL_USERREG3.B30;
    const register unsigned short int FLASH_USERREG3_DATA31 = 31;
    sbit  FLASH_USERREG3_DATA31_bit at FLASH_CTRL_USERREG3.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE0    absolute 0x400FE200;
sfr unsigned long   volatile FLASH_CTRL_FMPRE1    absolute 0x400FE204;
sfr unsigned long   volatile FLASH_CTRL_FMPRE2    absolute 0x400FE208;
sfr unsigned long   volatile FLASH_CTRL_FMPRE3    absolute 0x400FE20C;
sfr unsigned long   volatile FLASH_CTRL_FMPRE4    absolute 0x400FE210;
sfr unsigned long   volatile FLASH_CTRL_FMPRE5    absolute 0x400FE214;
sfr unsigned long   volatile FLASH_CTRL_FMPRE6    absolute 0x400FE218;
sfr unsigned long   volatile FLASH_CTRL_FMPRE7    absolute 0x400FE21C;
sfr unsigned long   volatile FLASH_CTRL_FMPRE8    absolute 0x400FE220;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE8_READ_ENABLE0_bit at FLASH_CTRL_FMPRE8.B0;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE8_READ_ENABLE1_bit at FLASH_CTRL_FMPRE8.B1;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE8_READ_ENABLE2_bit at FLASH_CTRL_FMPRE8.B2;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE8_READ_ENABLE3_bit at FLASH_CTRL_FMPRE8.B3;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE8_READ_ENABLE4_bit at FLASH_CTRL_FMPRE8.B4;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE8_READ_ENABLE5_bit at FLASH_CTRL_FMPRE8.B5;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE8_READ_ENABLE6_bit at FLASH_CTRL_FMPRE8.B6;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE8_READ_ENABLE7_bit at FLASH_CTRL_FMPRE8.B7;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE8_READ_ENABLE8_bit at FLASH_CTRL_FMPRE8.B8;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE8_READ_ENABLE9_bit at FLASH_CTRL_FMPRE8.B9;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE8_READ_ENABLE10_bit at FLASH_CTRL_FMPRE8.B10;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE8_READ_ENABLE11_bit at FLASH_CTRL_FMPRE8.B11;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE8_READ_ENABLE12_bit at FLASH_CTRL_FMPRE8.B12;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE8_READ_ENABLE13_bit at FLASH_CTRL_FMPRE8.B13;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE8_READ_ENABLE14_bit at FLASH_CTRL_FMPRE8.B14;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE8_READ_ENABLE15_bit at FLASH_CTRL_FMPRE8.B15;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE8_READ_ENABLE16_bit at FLASH_CTRL_FMPRE8.B16;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE8_READ_ENABLE17_bit at FLASH_CTRL_FMPRE8.B17;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE8_READ_ENABLE18_bit at FLASH_CTRL_FMPRE8.B18;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE8_READ_ENABLE19_bit at FLASH_CTRL_FMPRE8.B19;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE8_READ_ENABLE20_bit at FLASH_CTRL_FMPRE8.B20;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE8_READ_ENABLE21_bit at FLASH_CTRL_FMPRE8.B21;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE8_READ_ENABLE22_bit at FLASH_CTRL_FMPRE8.B22;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE8_READ_ENABLE23_bit at FLASH_CTRL_FMPRE8.B23;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE8_READ_ENABLE24_bit at FLASH_CTRL_FMPRE8.B24;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE8_READ_ENABLE25_bit at FLASH_CTRL_FMPRE8.B25;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE8_READ_ENABLE26_bit at FLASH_CTRL_FMPRE8.B26;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE8_READ_ENABLE27_bit at FLASH_CTRL_FMPRE8.B27;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE8_READ_ENABLE28_bit at FLASH_CTRL_FMPRE8.B28;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE8_READ_ENABLE29_bit at FLASH_CTRL_FMPRE8.B29;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE8_READ_ENABLE30_bit at FLASH_CTRL_FMPRE8.B30;
    const register unsigned short int FLASH_FMPRE8_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE8_READ_ENABLE31_bit at FLASH_CTRL_FMPRE8.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE9    absolute 0x400FE224;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE9_READ_ENABLE0_bit at FLASH_CTRL_FMPRE9.B0;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE9_READ_ENABLE1_bit at FLASH_CTRL_FMPRE9.B1;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE9_READ_ENABLE2_bit at FLASH_CTRL_FMPRE9.B2;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE9_READ_ENABLE3_bit at FLASH_CTRL_FMPRE9.B3;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE9_READ_ENABLE4_bit at FLASH_CTRL_FMPRE9.B4;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE9_READ_ENABLE5_bit at FLASH_CTRL_FMPRE9.B5;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE9_READ_ENABLE6_bit at FLASH_CTRL_FMPRE9.B6;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE9_READ_ENABLE7_bit at FLASH_CTRL_FMPRE9.B7;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE9_READ_ENABLE8_bit at FLASH_CTRL_FMPRE9.B8;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE9_READ_ENABLE9_bit at FLASH_CTRL_FMPRE9.B9;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE9_READ_ENABLE10_bit at FLASH_CTRL_FMPRE9.B10;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE9_READ_ENABLE11_bit at FLASH_CTRL_FMPRE9.B11;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE9_READ_ENABLE12_bit at FLASH_CTRL_FMPRE9.B12;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE9_READ_ENABLE13_bit at FLASH_CTRL_FMPRE9.B13;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE9_READ_ENABLE14_bit at FLASH_CTRL_FMPRE9.B14;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE9_READ_ENABLE15_bit at FLASH_CTRL_FMPRE9.B15;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE9_READ_ENABLE16_bit at FLASH_CTRL_FMPRE9.B16;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE9_READ_ENABLE17_bit at FLASH_CTRL_FMPRE9.B17;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE9_READ_ENABLE18_bit at FLASH_CTRL_FMPRE9.B18;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE9_READ_ENABLE19_bit at FLASH_CTRL_FMPRE9.B19;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE9_READ_ENABLE20_bit at FLASH_CTRL_FMPRE9.B20;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE9_READ_ENABLE21_bit at FLASH_CTRL_FMPRE9.B21;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE9_READ_ENABLE22_bit at FLASH_CTRL_FMPRE9.B22;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE9_READ_ENABLE23_bit at FLASH_CTRL_FMPRE9.B23;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE9_READ_ENABLE24_bit at FLASH_CTRL_FMPRE9.B24;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE9_READ_ENABLE25_bit at FLASH_CTRL_FMPRE9.B25;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE9_READ_ENABLE26_bit at FLASH_CTRL_FMPRE9.B26;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE9_READ_ENABLE27_bit at FLASH_CTRL_FMPRE9.B27;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE9_READ_ENABLE28_bit at FLASH_CTRL_FMPRE9.B28;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE9_READ_ENABLE29_bit at FLASH_CTRL_FMPRE9.B29;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE9_READ_ENABLE30_bit at FLASH_CTRL_FMPRE9.B30;
    const register unsigned short int FLASH_FMPRE9_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE9_READ_ENABLE31_bit at FLASH_CTRL_FMPRE9.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE10   absolute 0x400FE228;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE10_READ_ENABLE0_bit at FLASH_CTRL_FMPRE10.B0;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE10_READ_ENABLE1_bit at FLASH_CTRL_FMPRE10.B1;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE10_READ_ENABLE2_bit at FLASH_CTRL_FMPRE10.B2;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE10_READ_ENABLE3_bit at FLASH_CTRL_FMPRE10.B3;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE10_READ_ENABLE4_bit at FLASH_CTRL_FMPRE10.B4;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE10_READ_ENABLE5_bit at FLASH_CTRL_FMPRE10.B5;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE10_READ_ENABLE6_bit at FLASH_CTRL_FMPRE10.B6;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE10_READ_ENABLE7_bit at FLASH_CTRL_FMPRE10.B7;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE10_READ_ENABLE8_bit at FLASH_CTRL_FMPRE10.B8;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE10_READ_ENABLE9_bit at FLASH_CTRL_FMPRE10.B9;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE10_READ_ENABLE10_bit at FLASH_CTRL_FMPRE10.B10;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE10_READ_ENABLE11_bit at FLASH_CTRL_FMPRE10.B11;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE10_READ_ENABLE12_bit at FLASH_CTRL_FMPRE10.B12;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE10_READ_ENABLE13_bit at FLASH_CTRL_FMPRE10.B13;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE10_READ_ENABLE14_bit at FLASH_CTRL_FMPRE10.B14;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE10_READ_ENABLE15_bit at FLASH_CTRL_FMPRE10.B15;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE10_READ_ENABLE16_bit at FLASH_CTRL_FMPRE10.B16;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE10_READ_ENABLE17_bit at FLASH_CTRL_FMPRE10.B17;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE10_READ_ENABLE18_bit at FLASH_CTRL_FMPRE10.B18;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE10_READ_ENABLE19_bit at FLASH_CTRL_FMPRE10.B19;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE10_READ_ENABLE20_bit at FLASH_CTRL_FMPRE10.B20;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE10_READ_ENABLE21_bit at FLASH_CTRL_FMPRE10.B21;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE10_READ_ENABLE22_bit at FLASH_CTRL_FMPRE10.B22;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE10_READ_ENABLE23_bit at FLASH_CTRL_FMPRE10.B23;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE10_READ_ENABLE24_bit at FLASH_CTRL_FMPRE10.B24;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE10_READ_ENABLE25_bit at FLASH_CTRL_FMPRE10.B25;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE10_READ_ENABLE26_bit at FLASH_CTRL_FMPRE10.B26;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE10_READ_ENABLE27_bit at FLASH_CTRL_FMPRE10.B27;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE10_READ_ENABLE28_bit at FLASH_CTRL_FMPRE10.B28;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE10_READ_ENABLE29_bit at FLASH_CTRL_FMPRE10.B29;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE10_READ_ENABLE30_bit at FLASH_CTRL_FMPRE10.B30;
    const register unsigned short int FLASH_FMPRE10_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE10_READ_ENABLE31_bit at FLASH_CTRL_FMPRE10.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE11   absolute 0x400FE22C;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE11_READ_ENABLE0_bit at FLASH_CTRL_FMPRE11.B0;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE11_READ_ENABLE1_bit at FLASH_CTRL_FMPRE11.B1;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE11_READ_ENABLE2_bit at FLASH_CTRL_FMPRE11.B2;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE11_READ_ENABLE3_bit at FLASH_CTRL_FMPRE11.B3;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE11_READ_ENABLE4_bit at FLASH_CTRL_FMPRE11.B4;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE11_READ_ENABLE5_bit at FLASH_CTRL_FMPRE11.B5;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE11_READ_ENABLE6_bit at FLASH_CTRL_FMPRE11.B6;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE11_READ_ENABLE7_bit at FLASH_CTRL_FMPRE11.B7;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE11_READ_ENABLE8_bit at FLASH_CTRL_FMPRE11.B8;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE11_READ_ENABLE9_bit at FLASH_CTRL_FMPRE11.B9;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE11_READ_ENABLE10_bit at FLASH_CTRL_FMPRE11.B10;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE11_READ_ENABLE11_bit at FLASH_CTRL_FMPRE11.B11;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE11_READ_ENABLE12_bit at FLASH_CTRL_FMPRE11.B12;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE11_READ_ENABLE13_bit at FLASH_CTRL_FMPRE11.B13;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE11_READ_ENABLE14_bit at FLASH_CTRL_FMPRE11.B14;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE11_READ_ENABLE15_bit at FLASH_CTRL_FMPRE11.B15;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE11_READ_ENABLE16_bit at FLASH_CTRL_FMPRE11.B16;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE11_READ_ENABLE17_bit at FLASH_CTRL_FMPRE11.B17;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE11_READ_ENABLE18_bit at FLASH_CTRL_FMPRE11.B18;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE11_READ_ENABLE19_bit at FLASH_CTRL_FMPRE11.B19;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE11_READ_ENABLE20_bit at FLASH_CTRL_FMPRE11.B20;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE11_READ_ENABLE21_bit at FLASH_CTRL_FMPRE11.B21;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE11_READ_ENABLE22_bit at FLASH_CTRL_FMPRE11.B22;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE11_READ_ENABLE23_bit at FLASH_CTRL_FMPRE11.B23;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE11_READ_ENABLE24_bit at FLASH_CTRL_FMPRE11.B24;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE11_READ_ENABLE25_bit at FLASH_CTRL_FMPRE11.B25;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE11_READ_ENABLE26_bit at FLASH_CTRL_FMPRE11.B26;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE11_READ_ENABLE27_bit at FLASH_CTRL_FMPRE11.B27;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE11_READ_ENABLE28_bit at FLASH_CTRL_FMPRE11.B28;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE11_READ_ENABLE29_bit at FLASH_CTRL_FMPRE11.B29;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE11_READ_ENABLE30_bit at FLASH_CTRL_FMPRE11.B30;
    const register unsigned short int FLASH_FMPRE11_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE11_READ_ENABLE31_bit at FLASH_CTRL_FMPRE11.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE12   absolute 0x400FE230;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE12_READ_ENABLE0_bit at FLASH_CTRL_FMPRE12.B0;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE12_READ_ENABLE1_bit at FLASH_CTRL_FMPRE12.B1;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE12_READ_ENABLE2_bit at FLASH_CTRL_FMPRE12.B2;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE12_READ_ENABLE3_bit at FLASH_CTRL_FMPRE12.B3;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE12_READ_ENABLE4_bit at FLASH_CTRL_FMPRE12.B4;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE12_READ_ENABLE5_bit at FLASH_CTRL_FMPRE12.B5;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE12_READ_ENABLE6_bit at FLASH_CTRL_FMPRE12.B6;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE12_READ_ENABLE7_bit at FLASH_CTRL_FMPRE12.B7;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE12_READ_ENABLE8_bit at FLASH_CTRL_FMPRE12.B8;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE12_READ_ENABLE9_bit at FLASH_CTRL_FMPRE12.B9;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE12_READ_ENABLE10_bit at FLASH_CTRL_FMPRE12.B10;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE12_READ_ENABLE11_bit at FLASH_CTRL_FMPRE12.B11;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE12_READ_ENABLE12_bit at FLASH_CTRL_FMPRE12.B12;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE12_READ_ENABLE13_bit at FLASH_CTRL_FMPRE12.B13;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE12_READ_ENABLE14_bit at FLASH_CTRL_FMPRE12.B14;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE12_READ_ENABLE15_bit at FLASH_CTRL_FMPRE12.B15;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE12_READ_ENABLE16_bit at FLASH_CTRL_FMPRE12.B16;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE12_READ_ENABLE17_bit at FLASH_CTRL_FMPRE12.B17;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE12_READ_ENABLE18_bit at FLASH_CTRL_FMPRE12.B18;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE12_READ_ENABLE19_bit at FLASH_CTRL_FMPRE12.B19;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE12_READ_ENABLE20_bit at FLASH_CTRL_FMPRE12.B20;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE12_READ_ENABLE21_bit at FLASH_CTRL_FMPRE12.B21;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE12_READ_ENABLE22_bit at FLASH_CTRL_FMPRE12.B22;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE12_READ_ENABLE23_bit at FLASH_CTRL_FMPRE12.B23;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE12_READ_ENABLE24_bit at FLASH_CTRL_FMPRE12.B24;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE12_READ_ENABLE25_bit at FLASH_CTRL_FMPRE12.B25;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE12_READ_ENABLE26_bit at FLASH_CTRL_FMPRE12.B26;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE12_READ_ENABLE27_bit at FLASH_CTRL_FMPRE12.B27;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE12_READ_ENABLE28_bit at FLASH_CTRL_FMPRE12.B28;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE12_READ_ENABLE29_bit at FLASH_CTRL_FMPRE12.B29;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE12_READ_ENABLE30_bit at FLASH_CTRL_FMPRE12.B30;
    const register unsigned short int FLASH_FMPRE12_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE12_READ_ENABLE31_bit at FLASH_CTRL_FMPRE12.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE13   absolute 0x400FE234;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE13_READ_ENABLE0_bit at FLASH_CTRL_FMPRE13.B0;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE13_READ_ENABLE1_bit at FLASH_CTRL_FMPRE13.B1;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE13_READ_ENABLE2_bit at FLASH_CTRL_FMPRE13.B2;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE13_READ_ENABLE3_bit at FLASH_CTRL_FMPRE13.B3;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE13_READ_ENABLE4_bit at FLASH_CTRL_FMPRE13.B4;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE13_READ_ENABLE5_bit at FLASH_CTRL_FMPRE13.B5;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE13_READ_ENABLE6_bit at FLASH_CTRL_FMPRE13.B6;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE13_READ_ENABLE7_bit at FLASH_CTRL_FMPRE13.B7;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE13_READ_ENABLE8_bit at FLASH_CTRL_FMPRE13.B8;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE13_READ_ENABLE9_bit at FLASH_CTRL_FMPRE13.B9;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE13_READ_ENABLE10_bit at FLASH_CTRL_FMPRE13.B10;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE13_READ_ENABLE11_bit at FLASH_CTRL_FMPRE13.B11;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE13_READ_ENABLE12_bit at FLASH_CTRL_FMPRE13.B12;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE13_READ_ENABLE13_bit at FLASH_CTRL_FMPRE13.B13;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE13_READ_ENABLE14_bit at FLASH_CTRL_FMPRE13.B14;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE13_READ_ENABLE15_bit at FLASH_CTRL_FMPRE13.B15;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE13_READ_ENABLE16_bit at FLASH_CTRL_FMPRE13.B16;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE13_READ_ENABLE17_bit at FLASH_CTRL_FMPRE13.B17;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE13_READ_ENABLE18_bit at FLASH_CTRL_FMPRE13.B18;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE13_READ_ENABLE19_bit at FLASH_CTRL_FMPRE13.B19;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE13_READ_ENABLE20_bit at FLASH_CTRL_FMPRE13.B20;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE13_READ_ENABLE21_bit at FLASH_CTRL_FMPRE13.B21;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE13_READ_ENABLE22_bit at FLASH_CTRL_FMPRE13.B22;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE13_READ_ENABLE23_bit at FLASH_CTRL_FMPRE13.B23;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE13_READ_ENABLE24_bit at FLASH_CTRL_FMPRE13.B24;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE13_READ_ENABLE25_bit at FLASH_CTRL_FMPRE13.B25;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE13_READ_ENABLE26_bit at FLASH_CTRL_FMPRE13.B26;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE13_READ_ENABLE27_bit at FLASH_CTRL_FMPRE13.B27;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE13_READ_ENABLE28_bit at FLASH_CTRL_FMPRE13.B28;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE13_READ_ENABLE29_bit at FLASH_CTRL_FMPRE13.B29;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE13_READ_ENABLE30_bit at FLASH_CTRL_FMPRE13.B30;
    const register unsigned short int FLASH_FMPRE13_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE13_READ_ENABLE31_bit at FLASH_CTRL_FMPRE13.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE14   absolute 0x400FE238;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE14_READ_ENABLE0_bit at FLASH_CTRL_FMPRE14.B0;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE14_READ_ENABLE1_bit at FLASH_CTRL_FMPRE14.B1;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE14_READ_ENABLE2_bit at FLASH_CTRL_FMPRE14.B2;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE14_READ_ENABLE3_bit at FLASH_CTRL_FMPRE14.B3;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE14_READ_ENABLE4_bit at FLASH_CTRL_FMPRE14.B4;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE14_READ_ENABLE5_bit at FLASH_CTRL_FMPRE14.B5;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE14_READ_ENABLE6_bit at FLASH_CTRL_FMPRE14.B6;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE14_READ_ENABLE7_bit at FLASH_CTRL_FMPRE14.B7;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE14_READ_ENABLE8_bit at FLASH_CTRL_FMPRE14.B8;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE14_READ_ENABLE9_bit at FLASH_CTRL_FMPRE14.B9;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE14_READ_ENABLE10_bit at FLASH_CTRL_FMPRE14.B10;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE14_READ_ENABLE11_bit at FLASH_CTRL_FMPRE14.B11;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE14_READ_ENABLE12_bit at FLASH_CTRL_FMPRE14.B12;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE14_READ_ENABLE13_bit at FLASH_CTRL_FMPRE14.B13;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE14_READ_ENABLE14_bit at FLASH_CTRL_FMPRE14.B14;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE14_READ_ENABLE15_bit at FLASH_CTRL_FMPRE14.B15;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE14_READ_ENABLE16_bit at FLASH_CTRL_FMPRE14.B16;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE14_READ_ENABLE17_bit at FLASH_CTRL_FMPRE14.B17;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE14_READ_ENABLE18_bit at FLASH_CTRL_FMPRE14.B18;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE14_READ_ENABLE19_bit at FLASH_CTRL_FMPRE14.B19;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE14_READ_ENABLE20_bit at FLASH_CTRL_FMPRE14.B20;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE14_READ_ENABLE21_bit at FLASH_CTRL_FMPRE14.B21;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE14_READ_ENABLE22_bit at FLASH_CTRL_FMPRE14.B22;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE14_READ_ENABLE23_bit at FLASH_CTRL_FMPRE14.B23;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE14_READ_ENABLE24_bit at FLASH_CTRL_FMPRE14.B24;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE14_READ_ENABLE25_bit at FLASH_CTRL_FMPRE14.B25;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE14_READ_ENABLE26_bit at FLASH_CTRL_FMPRE14.B26;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE14_READ_ENABLE27_bit at FLASH_CTRL_FMPRE14.B27;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE14_READ_ENABLE28_bit at FLASH_CTRL_FMPRE14.B28;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE14_READ_ENABLE29_bit at FLASH_CTRL_FMPRE14.B29;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE14_READ_ENABLE30_bit at FLASH_CTRL_FMPRE14.B30;
    const register unsigned short int FLASH_FMPRE14_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE14_READ_ENABLE31_bit at FLASH_CTRL_FMPRE14.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE15   absolute 0x400FE23C;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE0 = 0;
    sbit  FLASH_FMPRE15_READ_ENABLE0_bit at FLASH_CTRL_FMPRE15.B0;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE1 = 1;
    sbit  FLASH_FMPRE15_READ_ENABLE1_bit at FLASH_CTRL_FMPRE15.B1;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE2 = 2;
    sbit  FLASH_FMPRE15_READ_ENABLE2_bit at FLASH_CTRL_FMPRE15.B2;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE3 = 3;
    sbit  FLASH_FMPRE15_READ_ENABLE3_bit at FLASH_CTRL_FMPRE15.B3;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE4 = 4;
    sbit  FLASH_FMPRE15_READ_ENABLE4_bit at FLASH_CTRL_FMPRE15.B4;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE5 = 5;
    sbit  FLASH_FMPRE15_READ_ENABLE5_bit at FLASH_CTRL_FMPRE15.B5;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE6 = 6;
    sbit  FLASH_FMPRE15_READ_ENABLE6_bit at FLASH_CTRL_FMPRE15.B6;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE7 = 7;
    sbit  FLASH_FMPRE15_READ_ENABLE7_bit at FLASH_CTRL_FMPRE15.B7;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE8 = 8;
    sbit  FLASH_FMPRE15_READ_ENABLE8_bit at FLASH_CTRL_FMPRE15.B8;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE9 = 9;
    sbit  FLASH_FMPRE15_READ_ENABLE9_bit at FLASH_CTRL_FMPRE15.B9;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE10 = 10;
    sbit  FLASH_FMPRE15_READ_ENABLE10_bit at FLASH_CTRL_FMPRE15.B10;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE11 = 11;
    sbit  FLASH_FMPRE15_READ_ENABLE11_bit at FLASH_CTRL_FMPRE15.B11;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE12 = 12;
    sbit  FLASH_FMPRE15_READ_ENABLE12_bit at FLASH_CTRL_FMPRE15.B12;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE13 = 13;
    sbit  FLASH_FMPRE15_READ_ENABLE13_bit at FLASH_CTRL_FMPRE15.B13;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE14 = 14;
    sbit  FLASH_FMPRE15_READ_ENABLE14_bit at FLASH_CTRL_FMPRE15.B14;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE15 = 15;
    sbit  FLASH_FMPRE15_READ_ENABLE15_bit at FLASH_CTRL_FMPRE15.B15;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE16 = 16;
    sbit  FLASH_FMPRE15_READ_ENABLE16_bit at FLASH_CTRL_FMPRE15.B16;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE17 = 17;
    sbit  FLASH_FMPRE15_READ_ENABLE17_bit at FLASH_CTRL_FMPRE15.B17;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE18 = 18;
    sbit  FLASH_FMPRE15_READ_ENABLE18_bit at FLASH_CTRL_FMPRE15.B18;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE19 = 19;
    sbit  FLASH_FMPRE15_READ_ENABLE19_bit at FLASH_CTRL_FMPRE15.B19;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE20 = 20;
    sbit  FLASH_FMPRE15_READ_ENABLE20_bit at FLASH_CTRL_FMPRE15.B20;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE21 = 21;
    sbit  FLASH_FMPRE15_READ_ENABLE21_bit at FLASH_CTRL_FMPRE15.B21;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE22 = 22;
    sbit  FLASH_FMPRE15_READ_ENABLE22_bit at FLASH_CTRL_FMPRE15.B22;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE23 = 23;
    sbit  FLASH_FMPRE15_READ_ENABLE23_bit at FLASH_CTRL_FMPRE15.B23;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE24 = 24;
    sbit  FLASH_FMPRE15_READ_ENABLE24_bit at FLASH_CTRL_FMPRE15.B24;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE25 = 25;
    sbit  FLASH_FMPRE15_READ_ENABLE25_bit at FLASH_CTRL_FMPRE15.B25;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE26 = 26;
    sbit  FLASH_FMPRE15_READ_ENABLE26_bit at FLASH_CTRL_FMPRE15.B26;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE27 = 27;
    sbit  FLASH_FMPRE15_READ_ENABLE27_bit at FLASH_CTRL_FMPRE15.B27;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE28 = 28;
    sbit  FLASH_FMPRE15_READ_ENABLE28_bit at FLASH_CTRL_FMPRE15.B28;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE29 = 29;
    sbit  FLASH_FMPRE15_READ_ENABLE29_bit at FLASH_CTRL_FMPRE15.B29;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE30 = 30;
    sbit  FLASH_FMPRE15_READ_ENABLE30_bit at FLASH_CTRL_FMPRE15.B30;
    const register unsigned short int FLASH_FMPRE15_READ_ENABLE31 = 31;
    sbit  FLASH_FMPRE15_READ_ENABLE31_bit at FLASH_CTRL_FMPRE15.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE0    absolute 0x400FE400;
sfr unsigned long   volatile FLASH_CTRL_FMPPE1    absolute 0x400FE404;
sfr unsigned long   volatile FLASH_CTRL_FMPPE2    absolute 0x400FE408;
sfr unsigned long   volatile FLASH_CTRL_FMPPE3    absolute 0x400FE40C;
sfr unsigned long   volatile FLASH_CTRL_FMPPE4    absolute 0x400FE410;
sfr unsigned long   volatile FLASH_CTRL_FMPPE5    absolute 0x400FE414;
sfr unsigned long   volatile FLASH_CTRL_FMPPE6    absolute 0x400FE418;
sfr unsigned long   volatile FLASH_CTRL_FMPPE7    absolute 0x400FE41C;
sfr unsigned long   volatile FLASH_CTRL_FMPPE8    absolute 0x400FE420;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE8_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE8.B0;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE8_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE8.B1;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE8_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE8.B2;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE8_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE8.B3;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE8_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE8.B4;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE8_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE8.B5;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE8_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE8.B6;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE8_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE8.B7;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE8_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE8.B8;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE8_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE8.B9;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE8_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE8.B10;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE8_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE8.B11;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE8_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE8.B12;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE8_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE8.B13;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE8_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE8.B14;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE8_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE8.B15;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE8_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE8.B16;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE8_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE8.B17;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE8_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE8.B18;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE8_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE8.B19;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE8_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE8.B20;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE8_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE8.B21;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE8_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE8.B22;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE8_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE8.B23;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE8_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE8.B24;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE8_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE8.B25;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE8_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE8.B26;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE8_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE8.B27;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE8_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE8.B28;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE8_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE8.B29;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE8_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE8.B30;
    const register unsigned short int FLASH_FMPPE8_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE8_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE8.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE9    absolute 0x400FE424;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE9_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE9.B0;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE9_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE9.B1;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE9_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE9.B2;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE9_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE9.B3;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE9_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE9.B4;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE9_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE9.B5;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE9_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE9.B6;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE9_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE9.B7;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE9_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE9.B8;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE9_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE9.B9;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE9_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE9.B10;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE9_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE9.B11;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE9_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE9.B12;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE9_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE9.B13;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE9_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE9.B14;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE9_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE9.B15;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE9_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE9.B16;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE9_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE9.B17;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE9_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE9.B18;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE9_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE9.B19;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE9_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE9.B20;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE9_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE9.B21;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE9_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE9.B22;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE9_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE9.B23;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE9_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE9.B24;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE9_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE9.B25;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE9_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE9.B26;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE9_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE9.B27;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE9_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE9.B28;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE9_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE9.B29;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE9_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE9.B30;
    const register unsigned short int FLASH_FMPPE9_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE9_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE9.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE10   absolute 0x400FE428;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE10_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE10.B0;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE10_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE10.B1;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE10_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE10.B2;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE10_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE10.B3;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE10_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE10.B4;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE10_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE10.B5;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE10_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE10.B6;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE10_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE10.B7;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE10_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE10.B8;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE10_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE10.B9;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE10_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE10.B10;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE10_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE10.B11;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE10_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE10.B12;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE10_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE10.B13;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE10_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE10.B14;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE10_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE10.B15;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE10_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE10.B16;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE10_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE10.B17;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE10_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE10.B18;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE10_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE10.B19;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE10_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE10.B20;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE10_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE10.B21;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE10_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE10.B22;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE10_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE10.B23;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE10_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE10.B24;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE10_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE10.B25;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE10_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE10.B26;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE10_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE10.B27;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE10_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE10.B28;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE10_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE10.B29;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE10_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE10.B30;
    const register unsigned short int FLASH_FMPPE10_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE10_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE10.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE11   absolute 0x400FE42C;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE11_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE11.B0;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE11_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE11.B1;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE11_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE11.B2;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE11_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE11.B3;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE11_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE11.B4;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE11_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE11.B5;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE11_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE11.B6;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE11_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE11.B7;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE11_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE11.B8;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE11_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE11.B9;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE11_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE11.B10;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE11_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE11.B11;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE11_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE11.B12;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE11_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE11.B13;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE11_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE11.B14;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE11_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE11.B15;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE11_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE11.B16;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE11_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE11.B17;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE11_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE11.B18;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE11_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE11.B19;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE11_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE11.B20;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE11_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE11.B21;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE11_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE11.B22;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE11_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE11.B23;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE11_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE11.B24;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE11_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE11.B25;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE11_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE11.B26;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE11_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE11.B27;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE11_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE11.B28;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE11_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE11.B29;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE11_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE11.B30;
    const register unsigned short int FLASH_FMPPE11_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE11_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE11.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE12   absolute 0x400FE430;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE12_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE12.B0;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE12_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE12.B1;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE12_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE12.B2;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE12_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE12.B3;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE12_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE12.B4;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE12_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE12.B5;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE12_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE12.B6;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE12_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE12.B7;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE12_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE12.B8;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE12_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE12.B9;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE12_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE12.B10;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE12_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE12.B11;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE12_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE12.B12;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE12_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE12.B13;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE12_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE12.B14;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE12_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE12.B15;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE12_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE12.B16;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE12_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE12.B17;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE12_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE12.B18;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE12_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE12.B19;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE12_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE12.B20;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE12_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE12.B21;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE12_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE12.B22;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE12_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE12.B23;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE12_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE12.B24;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE12_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE12.B25;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE12_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE12.B26;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE12_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE12.B27;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE12_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE12.B28;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE12_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE12.B29;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE12_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE12.B30;
    const register unsigned short int FLASH_FMPPE12_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE12_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE12.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE13   absolute 0x400FE434;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE13_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE13.B0;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE13_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE13.B1;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE13_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE13.B2;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE13_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE13.B3;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE13_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE13.B4;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE13_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE13.B5;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE13_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE13.B6;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE13_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE13.B7;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE13_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE13.B8;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE13_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE13.B9;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE13_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE13.B10;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE13_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE13.B11;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE13_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE13.B12;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE13_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE13.B13;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE13_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE13.B14;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE13_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE13.B15;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE13_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE13.B16;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE13_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE13.B17;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE13_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE13.B18;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE13_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE13.B19;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE13_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE13.B20;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE13_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE13.B21;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE13_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE13.B22;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE13_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE13.B23;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE13_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE13.B24;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE13_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE13.B25;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE13_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE13.B26;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE13_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE13.B27;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE13_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE13.B28;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE13_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE13.B29;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE13_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE13.B30;
    const register unsigned short int FLASH_FMPPE13_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE13_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE13.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE14   absolute 0x400FE438;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE14_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE14.B0;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE14_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE14.B1;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE14_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE14.B2;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE14_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE14.B3;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE14_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE14.B4;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE14_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE14.B5;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE14_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE14.B6;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE14_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE14.B7;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE14_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE14.B8;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE14_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE14.B9;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE14_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE14.B10;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE14_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE14.B11;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE14_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE14.B12;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE14_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE14.B13;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE14_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE14.B14;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE14_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE14.B15;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE14_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE14.B16;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE14_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE14.B17;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE14_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE14.B18;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE14_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE14.B19;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE14_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE14.B20;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE14_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE14.B21;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE14_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE14.B22;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE14_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE14.B23;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE14_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE14.B24;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE14_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE14.B25;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE14_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE14.B26;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE14_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE14.B27;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE14_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE14.B28;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE14_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE14.B29;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE14_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE14.B30;
    const register unsigned short int FLASH_FMPPE14_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE14_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE14.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPPE15   absolute 0x400FE43C;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE0 = 0;
    sbit  FLASH_FMPPE15_PROG_ENABLE0_bit at FLASH_CTRL_FMPPE15.B0;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE1 = 1;
    sbit  FLASH_FMPPE15_PROG_ENABLE1_bit at FLASH_CTRL_FMPPE15.B1;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE2 = 2;
    sbit  FLASH_FMPPE15_PROG_ENABLE2_bit at FLASH_CTRL_FMPPE15.B2;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE3 = 3;
    sbit  FLASH_FMPPE15_PROG_ENABLE3_bit at FLASH_CTRL_FMPPE15.B3;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE4 = 4;
    sbit  FLASH_FMPPE15_PROG_ENABLE4_bit at FLASH_CTRL_FMPPE15.B4;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE5 = 5;
    sbit  FLASH_FMPPE15_PROG_ENABLE5_bit at FLASH_CTRL_FMPPE15.B5;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE6 = 6;
    sbit  FLASH_FMPPE15_PROG_ENABLE6_bit at FLASH_CTRL_FMPPE15.B6;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE7 = 7;
    sbit  FLASH_FMPPE15_PROG_ENABLE7_bit at FLASH_CTRL_FMPPE15.B7;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE8 = 8;
    sbit  FLASH_FMPPE15_PROG_ENABLE8_bit at FLASH_CTRL_FMPPE15.B8;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE9 = 9;
    sbit  FLASH_FMPPE15_PROG_ENABLE9_bit at FLASH_CTRL_FMPPE15.B9;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE10 = 10;
    sbit  FLASH_FMPPE15_PROG_ENABLE10_bit at FLASH_CTRL_FMPPE15.B10;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE11 = 11;
    sbit  FLASH_FMPPE15_PROG_ENABLE11_bit at FLASH_CTRL_FMPPE15.B11;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE12 = 12;
    sbit  FLASH_FMPPE15_PROG_ENABLE12_bit at FLASH_CTRL_FMPPE15.B12;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE13 = 13;
    sbit  FLASH_FMPPE15_PROG_ENABLE13_bit at FLASH_CTRL_FMPPE15.B13;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE14 = 14;
    sbit  FLASH_FMPPE15_PROG_ENABLE14_bit at FLASH_CTRL_FMPPE15.B14;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE15 = 15;
    sbit  FLASH_FMPPE15_PROG_ENABLE15_bit at FLASH_CTRL_FMPPE15.B15;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE16 = 16;
    sbit  FLASH_FMPPE15_PROG_ENABLE16_bit at FLASH_CTRL_FMPPE15.B16;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE17 = 17;
    sbit  FLASH_FMPPE15_PROG_ENABLE17_bit at FLASH_CTRL_FMPPE15.B17;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE18 = 18;
    sbit  FLASH_FMPPE15_PROG_ENABLE18_bit at FLASH_CTRL_FMPPE15.B18;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE19 = 19;
    sbit  FLASH_FMPPE15_PROG_ENABLE19_bit at FLASH_CTRL_FMPPE15.B19;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE20 = 20;
    sbit  FLASH_FMPPE15_PROG_ENABLE20_bit at FLASH_CTRL_FMPPE15.B20;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE21 = 21;
    sbit  FLASH_FMPPE15_PROG_ENABLE21_bit at FLASH_CTRL_FMPPE15.B21;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE22 = 22;
    sbit  FLASH_FMPPE15_PROG_ENABLE22_bit at FLASH_CTRL_FMPPE15.B22;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE23 = 23;
    sbit  FLASH_FMPPE15_PROG_ENABLE23_bit at FLASH_CTRL_FMPPE15.B23;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE24 = 24;
    sbit  FLASH_FMPPE15_PROG_ENABLE24_bit at FLASH_CTRL_FMPPE15.B24;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE25 = 25;
    sbit  FLASH_FMPPE15_PROG_ENABLE25_bit at FLASH_CTRL_FMPPE15.B25;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE26 = 26;
    sbit  FLASH_FMPPE15_PROG_ENABLE26_bit at FLASH_CTRL_FMPPE15.B26;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE27 = 27;
    sbit  FLASH_FMPPE15_PROG_ENABLE27_bit at FLASH_CTRL_FMPPE15.B27;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE28 = 28;
    sbit  FLASH_FMPPE15_PROG_ENABLE28_bit at FLASH_CTRL_FMPPE15.B28;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE29 = 29;
    sbit  FLASH_FMPPE15_PROG_ENABLE29_bit at FLASH_CTRL_FMPPE15.B29;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE30 = 30;
    sbit  FLASH_FMPPE15_PROG_ENABLE30_bit at FLASH_CTRL_FMPPE15.B30;
    const register unsigned short int FLASH_FMPPE15_PROG_ENABLE31 = 31;
    sbit  FLASH_FMPPE15_PROG_ENABLE31_bit at FLASH_CTRL_FMPPE15.B31;

sfr unsigned long   volatile SYSCTL_DID0          absolute 0x400FE000;
    const register unsigned short int SYSCTL_DID0_MIN0 = 0;
    sbit  SYSCTL_DID0_MIN0_bit at SYSCTL_DID0.B0;
    const register unsigned short int SYSCTL_DID0_MIN1 = 1;
    sbit  SYSCTL_DID0_MIN1_bit at SYSCTL_DID0.B1;
    const register unsigned short int SYSCTL_DID0_MIN2 = 2;
    sbit  SYSCTL_DID0_MIN2_bit at SYSCTL_DID0.B2;
    const register unsigned short int SYSCTL_DID0_MIN3 = 3;
    sbit  SYSCTL_DID0_MIN3_bit at SYSCTL_DID0.B3;
    const register unsigned short int SYSCTL_DID0_MIN4 = 4;
    sbit  SYSCTL_DID0_MIN4_bit at SYSCTL_DID0.B4;
    const register unsigned short int SYSCTL_DID0_MIN5 = 5;
    sbit  SYSCTL_DID0_MIN5_bit at SYSCTL_DID0.B5;
    const register unsigned short int SYSCTL_DID0_MIN6 = 6;
    sbit  SYSCTL_DID0_MIN6_bit at SYSCTL_DID0.B6;
    const register unsigned short int SYSCTL_DID0_MIN7 = 7;
    sbit  SYSCTL_DID0_MIN7_bit at SYSCTL_DID0.B7;
    const register unsigned short int SYSCTL_DID0_MAJ8 = 8;
    sbit  SYSCTL_DID0_MAJ8_bit at SYSCTL_DID0.B8;
    const register unsigned short int SYSCTL_DID0_MAJ9 = 9;
    sbit  SYSCTL_DID0_MAJ9_bit at SYSCTL_DID0.B9;
    const register unsigned short int SYSCTL_DID0_MAJ10 = 10;
    sbit  SYSCTL_DID0_MAJ10_bit at SYSCTL_DID0.B10;
    const register unsigned short int SYSCTL_DID0_MAJ11 = 11;
    sbit  SYSCTL_DID0_MAJ11_bit at SYSCTL_DID0.B11;
    const register unsigned short int SYSCTL_DID0_MAJ12 = 12;
    sbit  SYSCTL_DID0_MAJ12_bit at SYSCTL_DID0.B12;
    const register unsigned short int SYSCTL_DID0_MAJ13 = 13;
    sbit  SYSCTL_DID0_MAJ13_bit at SYSCTL_DID0.B13;
    const register unsigned short int SYSCTL_DID0_MAJ14 = 14;
    sbit  SYSCTL_DID0_MAJ14_bit at SYSCTL_DID0.B14;
    const register unsigned short int SYSCTL_DID0_MAJ15 = 15;
    sbit  SYSCTL_DID0_MAJ15_bit at SYSCTL_DID0.B15;
    const register unsigned short int SYSCTL_DID0_CLASS16 = 16;
    sbit  SYSCTL_DID0_CLASS16_bit at SYSCTL_DID0.B16;
    const register unsigned short int SYSCTL_DID0_CLASS17 = 17;
    sbit  SYSCTL_DID0_CLASS17_bit at SYSCTL_DID0.B17;
    const register unsigned short int SYSCTL_DID0_CLASS18 = 18;
    sbit  SYSCTL_DID0_CLASS18_bit at SYSCTL_DID0.B18;
    const register unsigned short int SYSCTL_DID0_CLASS19 = 19;
    sbit  SYSCTL_DID0_CLASS19_bit at SYSCTL_DID0.B19;
    const register unsigned short int SYSCTL_DID0_CLASS20 = 20;
    sbit  SYSCTL_DID0_CLASS20_bit at SYSCTL_DID0.B20;
    const register unsigned short int SYSCTL_DID0_CLASS21 = 21;
    sbit  SYSCTL_DID0_CLASS21_bit at SYSCTL_DID0.B21;
    const register unsigned short int SYSCTL_DID0_CLASS22 = 22;
    sbit  SYSCTL_DID0_CLASS22_bit at SYSCTL_DID0.B22;
    const register unsigned short int SYSCTL_DID0_CLASS23 = 23;
    sbit  SYSCTL_DID0_CLASS23_bit at SYSCTL_DID0.B23;
    const register unsigned short int SYSCTL_DID0_VER28 = 28;
    sbit  SYSCTL_DID0_VER28_bit at SYSCTL_DID0.B28;
    const register unsigned short int SYSCTL_DID0_VER29 = 29;
    sbit  SYSCTL_DID0_VER29_bit at SYSCTL_DID0.B29;
    const register unsigned short int SYSCTL_DID0_VER30 = 30;
    sbit  SYSCTL_DID0_VER30_bit at SYSCTL_DID0.B30;

sfr unsigned long   volatile SYSCTL_DID1          absolute 0x400FE004;
    const register unsigned short int SYSCTL_DID1_QUAL0 = 0;
    sbit  SYSCTL_DID1_QUAL0_bit at SYSCTL_DID1.B0;
    const register unsigned short int SYSCTL_DID1_QUAL1 = 1;
    sbit  SYSCTL_DID1_QUAL1_bit at SYSCTL_DID1.B1;
    const register unsigned short int SYSCTL_DID1_ROHS = 2;
    sbit  SYSCTL_DID1_ROHS_bit at SYSCTL_DID1.B2;
    const register unsigned short int SYSCTL_DID1_PKG3 = 3;
    sbit  SYSCTL_DID1_PKG3_bit at SYSCTL_DID1.B3;
    const register unsigned short int SYSCTL_DID1_PKG4 = 4;
    sbit  SYSCTL_DID1_PKG4_bit at SYSCTL_DID1.B4;
    const register unsigned short int SYSCTL_DID1_TEMP5 = 5;
    sbit  SYSCTL_DID1_TEMP5_bit at SYSCTL_DID1.B5;
    const register unsigned short int SYSCTL_DID1_TEMP6 = 6;
    sbit  SYSCTL_DID1_TEMP6_bit at SYSCTL_DID1.B6;
    const register unsigned short int SYSCTL_DID1_TEMP7 = 7;
    sbit  SYSCTL_DID1_TEMP7_bit at SYSCTL_DID1.B7;
    const register unsigned short int SYSCTL_DID1_PINCNT13 = 13;
    sbit  SYSCTL_DID1_PINCNT13_bit at SYSCTL_DID1.B13;
    const register unsigned short int SYSCTL_DID1_PINCNT14 = 14;
    sbit  SYSCTL_DID1_PINCNT14_bit at SYSCTL_DID1.B14;
    const register unsigned short int SYSCTL_DID1_PINCNT15 = 15;
    sbit  SYSCTL_DID1_PINCNT15_bit at SYSCTL_DID1.B15;
    const register unsigned short int SYSCTL_DID1_PRTNO16 = 16;
    sbit  SYSCTL_DID1_PRTNO16_bit at SYSCTL_DID1.B16;
    const register unsigned short int SYSCTL_DID1_PRTNO17 = 17;
    sbit  SYSCTL_DID1_PRTNO17_bit at SYSCTL_DID1.B17;
    const register unsigned short int SYSCTL_DID1_PRTNO18 = 18;
    sbit  SYSCTL_DID1_PRTNO18_bit at SYSCTL_DID1.B18;
    const register unsigned short int SYSCTL_DID1_PRTNO19 = 19;
    sbit  SYSCTL_DID1_PRTNO19_bit at SYSCTL_DID1.B19;
    const register unsigned short int SYSCTL_DID1_PRTNO20 = 20;
    sbit  SYSCTL_DID1_PRTNO20_bit at SYSCTL_DID1.B20;
    const register unsigned short int SYSCTL_DID1_PRTNO21 = 21;
    sbit  SYSCTL_DID1_PRTNO21_bit at SYSCTL_DID1.B21;
    const register unsigned short int SYSCTL_DID1_PRTNO22 = 22;
    sbit  SYSCTL_DID1_PRTNO22_bit at SYSCTL_DID1.B22;
    const register unsigned short int SYSCTL_DID1_PRTNO23 = 23;
    sbit  SYSCTL_DID1_PRTNO23_bit at SYSCTL_DID1.B23;
    const register unsigned short int SYSCTL_DID1_FAM24 = 24;
    sbit  SYSCTL_DID1_FAM24_bit at SYSCTL_DID1.B24;
    const register unsigned short int SYSCTL_DID1_FAM25 = 25;
    sbit  SYSCTL_DID1_FAM25_bit at SYSCTL_DID1.B25;
    const register unsigned short int SYSCTL_DID1_FAM26 = 26;
    sbit  SYSCTL_DID1_FAM26_bit at SYSCTL_DID1.B26;
    const register unsigned short int SYSCTL_DID1_FAM27 = 27;
    sbit  SYSCTL_DID1_FAM27_bit at SYSCTL_DID1.B27;
    const register unsigned short int SYSCTL_DID1_VER28 = 28;
    sbit  SYSCTL_DID1_VER28_bit at SYSCTL_DID1.B28;
    const register unsigned short int SYSCTL_DID1_VER29 = 29;
    sbit  SYSCTL_DID1_VER29_bit at SYSCTL_DID1.B29;
    const register unsigned short int SYSCTL_DID1_VER30 = 30;
    sbit  SYSCTL_DID1_VER30_bit at SYSCTL_DID1.B30;
    const register unsigned short int SYSCTL_DID1_VER31 = 31;
    sbit  SYSCTL_DID1_VER31_bit at SYSCTL_DID1.B31;

sfr unsigned long   volatile SYSCTL_PTBOCTL       absolute 0x400FE038;
    const register unsigned short int SYSCTL_PTBOCTL_VDD_UBOR0 = 0;
    sbit  SYSCTL_PTBOCTL_VDD_UBOR0_bit at SYSCTL_PTBOCTL.B0;
    const register unsigned short int SYSCTL_PTBOCTL_VDD_UBOR1 = 1;
    sbit  SYSCTL_PTBOCTL_VDD_UBOR1_bit at SYSCTL_PTBOCTL.B1;
    const register unsigned short int SYSCTL_PTBOCTL_VDDA_UBOR8 = 8;
    sbit  SYSCTL_PTBOCTL_VDDA_UBOR8_bit at SYSCTL_PTBOCTL.B8;
    const register unsigned short int SYSCTL_PTBOCTL_VDDA_UBOR9 = 9;
    sbit  SYSCTL_PTBOCTL_VDDA_UBOR9_bit at SYSCTL_PTBOCTL.B9;

sfr unsigned long   volatile SYSCTL_RIS           absolute 0x400FE050;
    const register unsigned short int SYSCTL_RIS_BORRIS = 1;
    sbit  SYSCTL_RIS_BORRIS_bit at SYSCTL_RIS.B1;
    const register unsigned short int SYSCTL_RIS_MOFRIS = 3;
    sbit  SYSCTL_RIS_MOFRIS_bit at SYSCTL_RIS.B3;
    const register unsigned short int SYSCTL_RIS_PLLLRIS = 6;
    sbit  SYSCTL_RIS_PLLLRIS_bit at SYSCTL_RIS.B6;
    const register unsigned short int SYSCTL_RIS_MOSCPUPRIS = 8;
    sbit  SYSCTL_RIS_MOSCPUPRIS_bit at SYSCTL_RIS.B8;

sfr unsigned long   volatile SYSCTL_IMC           absolute 0x400FE054;
    const register unsigned short int SYSCTL_IMC_BORIM = 1;
    sbit  SYSCTL_IMC_BORIM_bit at SYSCTL_IMC.B1;
    const register unsigned short int SYSCTL_IMC_MOFIM = 3;
    sbit  SYSCTL_IMC_MOFIM_bit at SYSCTL_IMC.B3;
    const register unsigned short int SYSCTL_IMC_PLLLIM = 6;
    sbit  SYSCTL_IMC_PLLLIM_bit at SYSCTL_IMC.B6;
    const register unsigned short int SYSCTL_IMC_MOSCPUPIM = 8;
    sbit  SYSCTL_IMC_MOSCPUPIM_bit at SYSCTL_IMC.B8;

sfr unsigned long   volatile SYSCTL_MISC          absolute 0x400FE058;
    const register unsigned short int SYSCTL_MISC_BORMIS = 1;
    sbit  SYSCTL_MISC_BORMIS_bit at SYSCTL_MISC.B1;
    const register unsigned short int SYSCTL_MISC_MOFMIS = 3;
    sbit  SYSCTL_MISC_MOFMIS_bit at SYSCTL_MISC.B3;
    const register unsigned short int SYSCTL_MISC_PLLLMIS = 6;
    sbit  SYSCTL_MISC_PLLLMIS_bit at SYSCTL_MISC.B6;
    const register unsigned short int SYSCTL_MISC_MOSCPUPMIS = 8;
    sbit  SYSCTL_MISC_MOSCPUPMIS_bit at SYSCTL_MISC.B8;

sfr unsigned long   volatile SYSCTL_RESC          absolute 0x400FE05C;
    const register unsigned short int SYSCTL_RESC_EXT = 0;
    sbit  SYSCTL_RESC_EXT_bit at SYSCTL_RESC.B0;
    const register unsigned short int SYSCTL_RESC_POR = 1;
    sbit  SYSCTL_RESC_POR_bit at SYSCTL_RESC.B1;
    const register unsigned short int SYSCTL_RESC_BOR = 2;
    sbit  SYSCTL_RESC_BOR_bit at SYSCTL_RESC.B2;
    const register unsigned short int SYSCTL_RESC_WDT0 = 3;
    sbit  SYSCTL_RESC_WDT0_bit at SYSCTL_RESC.B3;
    const register unsigned short int SYSCTL_RESC_SW = 4;
    sbit  SYSCTL_RESC_SW_bit at SYSCTL_RESC.B4;
    const register unsigned short int SYSCTL_RESC_WDT1 = 5;
    sbit  SYSCTL_RESC_WDT1_bit at SYSCTL_RESC.B5;
    const register unsigned short int SYSCTL_RESC_HIB = 6;
    sbit  SYSCTL_RESC_HIB_bit at SYSCTL_RESC.B6;
    const register unsigned short int SYSCTL_RESC_HSSR = 12;
    sbit  SYSCTL_RESC_HSSR_bit at SYSCTL_RESC.B12;
    const register unsigned short int SYSCTL_RESC_MOSCFAIL = 16;
    sbit  SYSCTL_RESC_MOSCFAIL_bit at SYSCTL_RESC.B16;

sfr unsigned long   volatile SYSCTL_PWRTC         absolute 0x400FE060;
    const register unsigned short int SYSCTL_PWRTC_VDD_UBOR = 0;
    sbit  SYSCTL_PWRTC_VDD_UBOR_bit at SYSCTL_PWRTC.B0;
    const register unsigned short int SYSCTL_PWRTC_VDDA_UBOR = 4;
    sbit  SYSCTL_PWRTC_VDDA_UBOR_bit at SYSCTL_PWRTC.B4;

sfr unsigned long   volatile SYSCTL_NMIC          absolute 0x400FE064;
    const register unsigned short int SYSCTL_NMIC_EXTERNAL = 0;
    sbit  SYSCTL_NMIC_EXTERNAL_bit at SYSCTL_NMIC.B0;
    const register unsigned short int SYSCTL_NMIC_POWER = 2;
    sbit  SYSCTL_NMIC_POWER_bit at SYSCTL_NMIC.B2;
    const register unsigned short int SYSCTL_NMIC_WDT0 = 3;
    sbit  SYSCTL_NMIC_WDT0_bit at SYSCTL_NMIC.B3;
    const register unsigned short int SYSCTL_NMIC_WDT1 = 5;
    sbit  SYSCTL_NMIC_WDT1_bit at SYSCTL_NMIC.B5;
    const register unsigned short int SYSCTL_NMIC_TAMPER = 9;
    sbit  SYSCTL_NMIC_TAMPER_bit at SYSCTL_NMIC.B9;
    const register unsigned short int SYSCTL_NMIC_MOSCFAIL = 16;
    sbit  SYSCTL_NMIC_MOSCFAIL_bit at SYSCTL_NMIC.B16;

sfr unsigned long   volatile SYSCTL_MOSCCTL       absolute 0x400FE07C;
    const register unsigned short int SYSCTL_MOSCCTL_CVAL = 0;
    sbit  SYSCTL_MOSCCTL_CVAL_bit at SYSCTL_MOSCCTL.B0;
    const register unsigned short int SYSCTL_MOSCCTL_MOSCIM = 1;
    sbit  SYSCTL_MOSCCTL_MOSCIM_bit at SYSCTL_MOSCCTL.B1;
    const register unsigned short int SYSCTL_MOSCCTL_NOXTAL = 2;
    sbit  SYSCTL_MOSCCTL_NOXTAL_bit at SYSCTL_MOSCCTL.B2;
    const register unsigned short int SYSCTL_MOSCCTL_PWRDN = 3;
    sbit  SYSCTL_MOSCCTL_PWRDN_bit at SYSCTL_MOSCCTL.B3;
    const register unsigned short int SYSCTL_MOSCCTL_OSCRNG = 4;
    sbit  SYSCTL_MOSCCTL_OSCRNG_bit at SYSCTL_MOSCCTL.B4;

sfr unsigned long   volatile SYSCTL_RSCLKCFG      absolute 0x400FE0B0;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV0 = 0;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV0_bit at SYSCTL_RSCLKCFG.B0;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV1 = 1;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV1_bit at SYSCTL_RSCLKCFG.B1;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV2 = 2;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV2_bit at SYSCTL_RSCLKCFG.B2;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV3 = 3;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV3_bit at SYSCTL_RSCLKCFG.B3;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV4 = 4;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV4_bit at SYSCTL_RSCLKCFG.B4;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV5 = 5;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV5_bit at SYSCTL_RSCLKCFG.B5;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV6 = 6;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV6_bit at SYSCTL_RSCLKCFG.B6;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV7 = 7;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV7_bit at SYSCTL_RSCLKCFG.B7;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV8 = 8;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV8_bit at SYSCTL_RSCLKCFG.B8;
    const register unsigned short int SYSCTL_RSCLKCFG_PSYSDIV9 = 9;
    sbit  SYSCTL_RSCLKCFG_PSYSDIV9_bit at SYSCTL_RSCLKCFG.B9;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV10 = 10;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV10_bit at SYSCTL_RSCLKCFG.B10;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV11 = 11;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV11_bit at SYSCTL_RSCLKCFG.B11;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV12 = 12;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV12_bit at SYSCTL_RSCLKCFG.B12;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV13 = 13;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV13_bit at SYSCTL_RSCLKCFG.B13;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV14 = 14;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV14_bit at SYSCTL_RSCLKCFG.B14;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV15 = 15;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV15_bit at SYSCTL_RSCLKCFG.B15;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV16 = 16;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV16_bit at SYSCTL_RSCLKCFG.B16;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV17 = 17;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV17_bit at SYSCTL_RSCLKCFG.B17;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV18 = 18;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV18_bit at SYSCTL_RSCLKCFG.B18;
    const register unsigned short int SYSCTL_RSCLKCFG_OSYSDIV19 = 19;
    sbit  SYSCTL_RSCLKCFG_OSYSDIV19_bit at SYSCTL_RSCLKCFG.B19;
    const register unsigned short int SYSCTL_RSCLKCFG_OSCSRC20 = 20;
    sbit  SYSCTL_RSCLKCFG_OSCSRC20_bit at SYSCTL_RSCLKCFG.B20;
    const register unsigned short int SYSCTL_RSCLKCFG_OSCSRC21 = 21;
    sbit  SYSCTL_RSCLKCFG_OSCSRC21_bit at SYSCTL_RSCLKCFG.B21;
    const register unsigned short int SYSCTL_RSCLKCFG_OSCSRC22 = 22;
    sbit  SYSCTL_RSCLKCFG_OSCSRC22_bit at SYSCTL_RSCLKCFG.B22;
    const register unsigned short int SYSCTL_RSCLKCFG_OSCSRC23 = 23;
    sbit  SYSCTL_RSCLKCFG_OSCSRC23_bit at SYSCTL_RSCLKCFG.B23;
    const register unsigned short int SYSCTL_RSCLKCFG_PLLSRC24 = 24;
    sbit  SYSCTL_RSCLKCFG_PLLSRC24_bit at SYSCTL_RSCLKCFG.B24;
    const register unsigned short int SYSCTL_RSCLKCFG_PLLSRC25 = 25;
    sbit  SYSCTL_RSCLKCFG_PLLSRC25_bit at SYSCTL_RSCLKCFG.B25;
    const register unsigned short int SYSCTL_RSCLKCFG_PLLSRC26 = 26;
    sbit  SYSCTL_RSCLKCFG_PLLSRC26_bit at SYSCTL_RSCLKCFG.B26;
    const register unsigned short int SYSCTL_RSCLKCFG_PLLSRC27 = 27;
    sbit  SYSCTL_RSCLKCFG_PLLSRC27_bit at SYSCTL_RSCLKCFG.B27;
    const register unsigned short int SYSCTL_RSCLKCFG_USEPLL = 28;
    sbit  SYSCTL_RSCLKCFG_USEPLL_bit at SYSCTL_RSCLKCFG.B28;
    const register unsigned short int SYSCTL_RSCLKCFG_ACG = 29;
    sbit  SYSCTL_RSCLKCFG_ACG_bit at SYSCTL_RSCLKCFG.B29;
    const register unsigned short int SYSCTL_RSCLKCFG_NEWFREQ = 30;
    sbit  SYSCTL_RSCLKCFG_NEWFREQ_bit at SYSCTL_RSCLKCFG.B30;
    const register unsigned short int SYSCTL_RSCLKCFG_MEMTIMU = 31;
    sbit  SYSCTL_RSCLKCFG_MEMTIMU_bit at SYSCTL_RSCLKCFG.B31;

sfr unsigned long   volatile SYSCTL_MEMTIM0       absolute 0x400FE0C0;
    const register unsigned short int SYSCTL_MEMTIM0_FWS0 = 0;
    sbit  SYSCTL_MEMTIM0_FWS0_bit at SYSCTL_MEMTIM0.B0;
    const register unsigned short int SYSCTL_MEMTIM0_FWS1 = 1;
    sbit  SYSCTL_MEMTIM0_FWS1_bit at SYSCTL_MEMTIM0.B1;
    const register unsigned short int SYSCTL_MEMTIM0_FWS2 = 2;
    sbit  SYSCTL_MEMTIM0_FWS2_bit at SYSCTL_MEMTIM0.B2;
    const register unsigned short int SYSCTL_MEMTIM0_FWS3 = 3;
    sbit  SYSCTL_MEMTIM0_FWS3_bit at SYSCTL_MEMTIM0.B3;
    const register unsigned short int SYSCTL_MEMTIM0_FBCE = 5;
    sbit  SYSCTL_MEMTIM0_FBCE_bit at SYSCTL_MEMTIM0.B5;
    const register unsigned short int SYSCTL_MEMTIM0_FBCHT6 = 6;
    sbit  SYSCTL_MEMTIM0_FBCHT6_bit at SYSCTL_MEMTIM0.B6;
    const register unsigned short int SYSCTL_MEMTIM0_FBCHT7 = 7;
    sbit  SYSCTL_MEMTIM0_FBCHT7_bit at SYSCTL_MEMTIM0.B7;
    const register unsigned short int SYSCTL_MEMTIM0_FBCHT8 = 8;
    sbit  SYSCTL_MEMTIM0_FBCHT8_bit at SYSCTL_MEMTIM0.B8;
    const register unsigned short int SYSCTL_MEMTIM0_FBCHT9 = 9;
    sbit  SYSCTL_MEMTIM0_FBCHT9_bit at SYSCTL_MEMTIM0.B9;
    const register unsigned short int SYSCTL_MEMTIM0_EWS16 = 16;
    sbit  SYSCTL_MEMTIM0_EWS16_bit at SYSCTL_MEMTIM0.B16;
    const register unsigned short int SYSCTL_MEMTIM0_EWS17 = 17;
    sbit  SYSCTL_MEMTIM0_EWS17_bit at SYSCTL_MEMTIM0.B17;
    const register unsigned short int SYSCTL_MEMTIM0_EWS18 = 18;
    sbit  SYSCTL_MEMTIM0_EWS18_bit at SYSCTL_MEMTIM0.B18;
    const register unsigned short int SYSCTL_MEMTIM0_EWS19 = 19;
    sbit  SYSCTL_MEMTIM0_EWS19_bit at SYSCTL_MEMTIM0.B19;
    const register unsigned short int SYSCTL_MEMTIM0_EBCE = 21;
    sbit  SYSCTL_MEMTIM0_EBCE_bit at SYSCTL_MEMTIM0.B21;
    const register unsigned short int SYSCTL_MEMTIM0_EBCHT22 = 22;
    sbit  SYSCTL_MEMTIM0_EBCHT22_bit at SYSCTL_MEMTIM0.B22;
    const register unsigned short int SYSCTL_MEMTIM0_EBCHT23 = 23;
    sbit  SYSCTL_MEMTIM0_EBCHT23_bit at SYSCTL_MEMTIM0.B23;
    const register unsigned short int SYSCTL_MEMTIM0_EBCHT24 = 24;
    sbit  SYSCTL_MEMTIM0_EBCHT24_bit at SYSCTL_MEMTIM0.B24;
    const register unsigned short int SYSCTL_MEMTIM0_EBCHT25 = 25;
    sbit  SYSCTL_MEMTIM0_EBCHT25_bit at SYSCTL_MEMTIM0.B25;

sfr unsigned long   volatile SYSCTL_ALTCLKCFG     absolute 0x400FE138;
    const register unsigned short int SYSCTL_ALTCLKCFG_ALTCLK0 = 0;
    sbit  SYSCTL_ALTCLKCFG_ALTCLK0_bit at SYSCTL_ALTCLKCFG.B0;
    const register unsigned short int SYSCTL_ALTCLKCFG_ALTCLK1 = 1;
    sbit  SYSCTL_ALTCLKCFG_ALTCLK1_bit at SYSCTL_ALTCLKCFG.B1;
    const register unsigned short int SYSCTL_ALTCLKCFG_ALTCLK2 = 2;
    sbit  SYSCTL_ALTCLKCFG_ALTCLK2_bit at SYSCTL_ALTCLKCFG.B2;
    const register unsigned short int SYSCTL_ALTCLKCFG_ALTCLK3 = 3;
    sbit  SYSCTL_ALTCLKCFG_ALTCLK3_bit at SYSCTL_ALTCLKCFG.B3;

sfr unsigned long   volatile SYSCTL_DSCLKCFG      absolute 0x400FE144;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV0 = 0;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV0_bit at SYSCTL_DSCLKCFG.B0;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV1 = 1;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV1_bit at SYSCTL_DSCLKCFG.B1;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV2 = 2;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV2_bit at SYSCTL_DSCLKCFG.B2;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV3 = 3;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV3_bit at SYSCTL_DSCLKCFG.B3;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV4 = 4;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV4_bit at SYSCTL_DSCLKCFG.B4;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV5 = 5;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV5_bit at SYSCTL_DSCLKCFG.B5;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV6 = 6;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV6_bit at SYSCTL_DSCLKCFG.B6;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV7 = 7;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV7_bit at SYSCTL_DSCLKCFG.B7;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV8 = 8;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV8_bit at SYSCTL_DSCLKCFG.B8;
    const register unsigned short int SYSCTL_DSCLKCFG_DSSYSDIV9 = 9;
    sbit  SYSCTL_DSCLKCFG_DSSYSDIV9_bit at SYSCTL_DSCLKCFG.B9;
    const register unsigned short int SYSCTL_DSCLKCFG_DSOSCSRC20 = 20;
    sbit  SYSCTL_DSCLKCFG_DSOSCSRC20_bit at SYSCTL_DSCLKCFG.B20;
    const register unsigned short int SYSCTL_DSCLKCFG_DSOSCSRC21 = 21;
    sbit  SYSCTL_DSCLKCFG_DSOSCSRC21_bit at SYSCTL_DSCLKCFG.B21;
    const register unsigned short int SYSCTL_DSCLKCFG_DSOSCSRC22 = 22;
    sbit  SYSCTL_DSCLKCFG_DSOSCSRC22_bit at SYSCTL_DSCLKCFG.B22;
    const register unsigned short int SYSCTL_DSCLKCFG_DSOSCSRC23 = 23;
    sbit  SYSCTL_DSCLKCFG_DSOSCSRC23_bit at SYSCTL_DSCLKCFG.B23;
    const register unsigned short int SYSCTL_DSCLKCFG_MOSCDPD = 30;
    sbit  SYSCTL_DSCLKCFG_MOSCDPD_bit at SYSCTL_DSCLKCFG.B30;
    const register unsigned short int SYSCTL_DSCLKCFG_PIOSCPD = 31;
    sbit  SYSCTL_DSCLKCFG_PIOSCPD_bit at SYSCTL_DSCLKCFG.B31;

sfr unsigned long   volatile SYSCTL_DIVSCLK       absolute 0x400FE148;
    const register unsigned short int SYSCTL_DIVSCLK_DIV0 = 0;
    sbit  SYSCTL_DIVSCLK_DIV0_bit at SYSCTL_DIVSCLK.B0;
    const register unsigned short int SYSCTL_DIVSCLK_DIV1 = 1;
    sbit  SYSCTL_DIVSCLK_DIV1_bit at SYSCTL_DIVSCLK.B1;
    const register unsigned short int SYSCTL_DIVSCLK_DIV2 = 2;
    sbit  SYSCTL_DIVSCLK_DIV2_bit at SYSCTL_DIVSCLK.B2;
    const register unsigned short int SYSCTL_DIVSCLK_DIV3 = 3;
    sbit  SYSCTL_DIVSCLK_DIV3_bit at SYSCTL_DIVSCLK.B3;
    const register unsigned short int SYSCTL_DIVSCLK_DIV4 = 4;
    sbit  SYSCTL_DIVSCLK_DIV4_bit at SYSCTL_DIVSCLK.B4;
    const register unsigned short int SYSCTL_DIVSCLK_DIV5 = 5;
    sbit  SYSCTL_DIVSCLK_DIV5_bit at SYSCTL_DIVSCLK.B5;
    const register unsigned short int SYSCTL_DIVSCLK_DIV6 = 6;
    sbit  SYSCTL_DIVSCLK_DIV6_bit at SYSCTL_DIVSCLK.B6;
    const register unsigned short int SYSCTL_DIVSCLK_DIV7 = 7;
    sbit  SYSCTL_DIVSCLK_DIV7_bit at SYSCTL_DIVSCLK.B7;
    const register unsigned short int SYSCTL_DIVSCLK_SRC16 = 16;
    sbit  SYSCTL_DIVSCLK_SRC16_bit at SYSCTL_DIVSCLK.B16;
    const register unsigned short int SYSCTL_DIVSCLK_SRC17 = 17;
    sbit  SYSCTL_DIVSCLK_SRC17_bit at SYSCTL_DIVSCLK.B17;
    const register unsigned short int SYSCTL_DIVSCLK_EN = 31;
    sbit  SYSCTL_DIVSCLK_EN_bit at SYSCTL_DIVSCLK.B31;

sfr unsigned long   volatile SYSCTL_SYSPROP       absolute 0x400FE14C;
    const register unsigned short int SYSCTL_SYSPROP_FPU = 0;
    sbit  SYSCTL_SYSPROP_FPU_bit at SYSCTL_SYSPROP.B0;

sfr unsigned long   volatile SYSCTL_PIOSCCAL      absolute 0x400FE150;
    const register unsigned short int SYSCTL_PIOSCCAL_UT0 = 0;
    sbit  SYSCTL_PIOSCCAL_UT0_bit at SYSCTL_PIOSCCAL.B0;
    const register unsigned short int SYSCTL_PIOSCCAL_UT1 = 1;
    sbit  SYSCTL_PIOSCCAL_UT1_bit at SYSCTL_PIOSCCAL.B1;
    const register unsigned short int SYSCTL_PIOSCCAL_UT2 = 2;
    sbit  SYSCTL_PIOSCCAL_UT2_bit at SYSCTL_PIOSCCAL.B2;
    const register unsigned short int SYSCTL_PIOSCCAL_UT3 = 3;
    sbit  SYSCTL_PIOSCCAL_UT3_bit at SYSCTL_PIOSCCAL.B3;
    const register unsigned short int SYSCTL_PIOSCCAL_UT4 = 4;
    sbit  SYSCTL_PIOSCCAL_UT4_bit at SYSCTL_PIOSCCAL.B4;
    const register unsigned short int SYSCTL_PIOSCCAL_UT5 = 5;
    sbit  SYSCTL_PIOSCCAL_UT5_bit at SYSCTL_PIOSCCAL.B5;
    const register unsigned short int SYSCTL_PIOSCCAL_UT6 = 6;
    sbit  SYSCTL_PIOSCCAL_UT6_bit at SYSCTL_PIOSCCAL.B6;
    const register unsigned short int SYSCTL_PIOSCCAL_UPDATE = 8;
    sbit  SYSCTL_PIOSCCAL_UPDATE_bit at SYSCTL_PIOSCCAL.B8;
    const register unsigned short int SYSCTL_PIOSCCAL_CAL = 9;
    sbit  SYSCTL_PIOSCCAL_CAL_bit at SYSCTL_PIOSCCAL.B9;
    const register unsigned short int SYSCTL_PIOSCCAL_UTEN = 31;
    sbit  SYSCTL_PIOSCCAL_UTEN_bit at SYSCTL_PIOSCCAL.B31;

sfr unsigned long   volatile SYSCTL_PIOSCSTAT     absolute 0x400FE154;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT0 = 0;
    sbit  SYSCTL_PIOSCSTAT_CT0_bit at SYSCTL_PIOSCSTAT.B0;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT1 = 1;
    sbit  SYSCTL_PIOSCSTAT_CT1_bit at SYSCTL_PIOSCSTAT.B1;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT2 = 2;
    sbit  SYSCTL_PIOSCSTAT_CT2_bit at SYSCTL_PIOSCSTAT.B2;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT3 = 3;
    sbit  SYSCTL_PIOSCSTAT_CT3_bit at SYSCTL_PIOSCSTAT.B3;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT4 = 4;
    sbit  SYSCTL_PIOSCSTAT_CT4_bit at SYSCTL_PIOSCSTAT.B4;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT5 = 5;
    sbit  SYSCTL_PIOSCSTAT_CT5_bit at SYSCTL_PIOSCSTAT.B5;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT6 = 6;
    sbit  SYSCTL_PIOSCSTAT_CT6_bit at SYSCTL_PIOSCSTAT.B6;
    const register unsigned short int SYSCTL_PIOSCSTAT_CR8 = 8;
    sbit  SYSCTL_PIOSCSTAT_CR8_bit at SYSCTL_PIOSCSTAT.B8;
    const register unsigned short int SYSCTL_PIOSCSTAT_CR9 = 9;
    sbit  SYSCTL_PIOSCSTAT_CR9_bit at SYSCTL_PIOSCSTAT.B9;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT16 = 16;
    sbit  SYSCTL_PIOSCSTAT_DT16_bit at SYSCTL_PIOSCSTAT.B16;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT17 = 17;
    sbit  SYSCTL_PIOSCSTAT_DT17_bit at SYSCTL_PIOSCSTAT.B17;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT18 = 18;
    sbit  SYSCTL_PIOSCSTAT_DT18_bit at SYSCTL_PIOSCSTAT.B18;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT19 = 19;
    sbit  SYSCTL_PIOSCSTAT_DT19_bit at SYSCTL_PIOSCSTAT.B19;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT20 = 20;
    sbit  SYSCTL_PIOSCSTAT_DT20_bit at SYSCTL_PIOSCSTAT.B20;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT21 = 21;
    sbit  SYSCTL_PIOSCSTAT_DT21_bit at SYSCTL_PIOSCSTAT.B21;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT22 = 22;
    sbit  SYSCTL_PIOSCSTAT_DT22_bit at SYSCTL_PIOSCSTAT.B22;

sfr unsigned long   volatile SYSCTL_PLLFREQ0      absolute 0x400FE160;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT0 = 0;
    sbit  SYSCTL_PLLFREQ0_MINT0_bit at SYSCTL_PLLFREQ0.B0;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT1 = 1;
    sbit  SYSCTL_PLLFREQ0_MINT1_bit at SYSCTL_PLLFREQ0.B1;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT2 = 2;
    sbit  SYSCTL_PLLFREQ0_MINT2_bit at SYSCTL_PLLFREQ0.B2;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT3 = 3;
    sbit  SYSCTL_PLLFREQ0_MINT3_bit at SYSCTL_PLLFREQ0.B3;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT4 = 4;
    sbit  SYSCTL_PLLFREQ0_MINT4_bit at SYSCTL_PLLFREQ0.B4;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT5 = 5;
    sbit  SYSCTL_PLLFREQ0_MINT5_bit at SYSCTL_PLLFREQ0.B5;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT6 = 6;
    sbit  SYSCTL_PLLFREQ0_MINT6_bit at SYSCTL_PLLFREQ0.B6;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT7 = 7;
    sbit  SYSCTL_PLLFREQ0_MINT7_bit at SYSCTL_PLLFREQ0.B7;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT8 = 8;
    sbit  SYSCTL_PLLFREQ0_MINT8_bit at SYSCTL_PLLFREQ0.B8;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT9 = 9;
    sbit  SYSCTL_PLLFREQ0_MINT9_bit at SYSCTL_PLLFREQ0.B9;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC10 = 10;
    sbit  SYSCTL_PLLFREQ0_MFRAC10_bit at SYSCTL_PLLFREQ0.B10;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC11 = 11;
    sbit  SYSCTL_PLLFREQ0_MFRAC11_bit at SYSCTL_PLLFREQ0.B11;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC12 = 12;
    sbit  SYSCTL_PLLFREQ0_MFRAC12_bit at SYSCTL_PLLFREQ0.B12;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC13 = 13;
    sbit  SYSCTL_PLLFREQ0_MFRAC13_bit at SYSCTL_PLLFREQ0.B13;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC14 = 14;
    sbit  SYSCTL_PLLFREQ0_MFRAC14_bit at SYSCTL_PLLFREQ0.B14;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC15 = 15;
    sbit  SYSCTL_PLLFREQ0_MFRAC15_bit at SYSCTL_PLLFREQ0.B15;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC16 = 16;
    sbit  SYSCTL_PLLFREQ0_MFRAC16_bit at SYSCTL_PLLFREQ0.B16;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC17 = 17;
    sbit  SYSCTL_PLLFREQ0_MFRAC17_bit at SYSCTL_PLLFREQ0.B17;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC18 = 18;
    sbit  SYSCTL_PLLFREQ0_MFRAC18_bit at SYSCTL_PLLFREQ0.B18;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC19 = 19;
    sbit  SYSCTL_PLLFREQ0_MFRAC19_bit at SYSCTL_PLLFREQ0.B19;
    const register unsigned short int SYSCTL_PLLFREQ0_PLLPWR = 23;
    sbit  SYSCTL_PLLFREQ0_PLLPWR_bit at SYSCTL_PLLFREQ0.B23;

sfr unsigned long   volatile SYSCTL_PLLFREQ1      absolute 0x400FE164;
    const register unsigned short int SYSCTL_PLLFREQ1_N0 = 0;
    sbit  SYSCTL_PLLFREQ1_N0_bit at SYSCTL_PLLFREQ1.B0;
    const register unsigned short int SYSCTL_PLLFREQ1_N1 = 1;
    sbit  SYSCTL_PLLFREQ1_N1_bit at SYSCTL_PLLFREQ1.B1;
    const register unsigned short int SYSCTL_PLLFREQ1_N2 = 2;
    sbit  SYSCTL_PLLFREQ1_N2_bit at SYSCTL_PLLFREQ1.B2;
    const register unsigned short int SYSCTL_PLLFREQ1_N3 = 3;
    sbit  SYSCTL_PLLFREQ1_N3_bit at SYSCTL_PLLFREQ1.B3;
    const register unsigned short int SYSCTL_PLLFREQ1_N4 = 4;
    sbit  SYSCTL_PLLFREQ1_N4_bit at SYSCTL_PLLFREQ1.B4;
    const register unsigned short int SYSCTL_PLLFREQ1_Q8 = 8;
    sbit  SYSCTL_PLLFREQ1_Q8_bit at SYSCTL_PLLFREQ1.B8;
    const register unsigned short int SYSCTL_PLLFREQ1_Q9 = 9;
    sbit  SYSCTL_PLLFREQ1_Q9_bit at SYSCTL_PLLFREQ1.B9;
    const register unsigned short int SYSCTL_PLLFREQ1_Q10 = 10;
    sbit  SYSCTL_PLLFREQ1_Q10_bit at SYSCTL_PLLFREQ1.B10;
    const register unsigned short int SYSCTL_PLLFREQ1_Q11 = 11;
    sbit  SYSCTL_PLLFREQ1_Q11_bit at SYSCTL_PLLFREQ1.B11;
    const register unsigned short int SYSCTL_PLLFREQ1_Q12 = 12;
    sbit  SYSCTL_PLLFREQ1_Q12_bit at SYSCTL_PLLFREQ1.B12;

sfr unsigned long   volatile SYSCTL_PLLSTAT       absolute 0x400FE168;
    const register unsigned short int SYSCTL_PLLSTAT_LOCK = 0;
    sbit  SYSCTL_PLLSTAT_LOCK_bit at SYSCTL_PLLSTAT.B0;

sfr unsigned long   volatile SYSCTL_SLPPWRCFG     absolute 0x400FE188;
    const register unsigned short int SYSCTL_SLPPWRCFG_SRAMPM0 = 0;
    sbit  SYSCTL_SLPPWRCFG_SRAMPM0_bit at SYSCTL_SLPPWRCFG.B0;
    const register unsigned short int SYSCTL_SLPPWRCFG_SRAMPM1 = 1;
    sbit  SYSCTL_SLPPWRCFG_SRAMPM1_bit at SYSCTL_SLPPWRCFG.B1;
    const register unsigned short int SYSCTL_SLPPWRCFG_FLASHPM4 = 4;
    sbit  SYSCTL_SLPPWRCFG_FLASHPM4_bit at SYSCTL_SLPPWRCFG.B4;
    const register unsigned short int SYSCTL_SLPPWRCFG_FLASHPM5 = 5;
    sbit  SYSCTL_SLPPWRCFG_FLASHPM5_bit at SYSCTL_SLPPWRCFG.B5;

sfr unsigned long   volatile SYSCTL_DSLPPWRCFG    absolute 0x400FE18C;
    const register unsigned short int SYSCTL_DSLPPWRCFG_SRAMPM0 = 0;
    sbit  SYSCTL_DSLPPWRCFG_SRAMPM0_bit at SYSCTL_DSLPPWRCFG.B0;
    const register unsigned short int SYSCTL_DSLPPWRCFG_SRAMPM1 = 1;
    sbit  SYSCTL_DSLPPWRCFG_SRAMPM1_bit at SYSCTL_DSLPPWRCFG.B1;
    const register unsigned short int SYSCTL_DSLPPWRCFG_FLASHPM4 = 4;
    sbit  SYSCTL_DSLPPWRCFG_FLASHPM4_bit at SYSCTL_DSLPPWRCFG.B4;
    const register unsigned short int SYSCTL_DSLPPWRCFG_FLASHPM5 = 5;
    sbit  SYSCTL_DSLPPWRCFG_FLASHPM5_bit at SYSCTL_DSLPPWRCFG.B5;
    const register unsigned short int SYSCTL_DSLPPWRCFG_TSPD = 8;
    sbit  SYSCTL_DSLPPWRCFG_TSPD_bit at SYSCTL_DSLPPWRCFG.B8;
    const register unsigned short int SYSCTL_DSLPPWRCFG_LDOSM = 9;
    sbit  SYSCTL_DSLPPWRCFG_LDOSM_bit at SYSCTL_DSLPPWRCFG.B9;

sfr unsigned long   volatile SYSCTL_NVMSTAT       absolute 0x400FE1A0;
    const register unsigned short int SYSCTL_NVMSTAT_FWB = 0;
    sbit  SYSCTL_NVMSTAT_FWB_bit at SYSCTL_NVMSTAT.B0;

sfr unsigned long   volatile SYSCTL_LDOSPCTL      absolute 0x400FE1B4;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO0 = 0;
    sbit  SYSCTL_LDOSPCTL_VLDO0_bit at SYSCTL_LDOSPCTL.B0;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO1 = 1;
    sbit  SYSCTL_LDOSPCTL_VLDO1_bit at SYSCTL_LDOSPCTL.B1;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO2 = 2;
    sbit  SYSCTL_LDOSPCTL_VLDO2_bit at SYSCTL_LDOSPCTL.B2;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO3 = 3;
    sbit  SYSCTL_LDOSPCTL_VLDO3_bit at SYSCTL_LDOSPCTL.B3;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO4 = 4;
    sbit  SYSCTL_LDOSPCTL_VLDO4_bit at SYSCTL_LDOSPCTL.B4;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO5 = 5;
    sbit  SYSCTL_LDOSPCTL_VLDO5_bit at SYSCTL_LDOSPCTL.B5;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO6 = 6;
    sbit  SYSCTL_LDOSPCTL_VLDO6_bit at SYSCTL_LDOSPCTL.B6;
    const register unsigned short int SYSCTL_LDOSPCTL_VLDO7 = 7;
    sbit  SYSCTL_LDOSPCTL_VLDO7_bit at SYSCTL_LDOSPCTL.B7;
    const register unsigned short int SYSCTL_LDOSPCTL_VADJEN = 31;
    sbit  SYSCTL_LDOSPCTL_VADJEN_bit at SYSCTL_LDOSPCTL.B31;

sfr unsigned long   volatile SYSCTL_LDODPCTL      absolute 0x400FE1BC;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO0 = 0;
    sbit  SYSCTL_LDODPCTL_VLDO0_bit at SYSCTL_LDODPCTL.B0;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO1 = 1;
    sbit  SYSCTL_LDODPCTL_VLDO1_bit at SYSCTL_LDODPCTL.B1;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO2 = 2;
    sbit  SYSCTL_LDODPCTL_VLDO2_bit at SYSCTL_LDODPCTL.B2;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO3 = 3;
    sbit  SYSCTL_LDODPCTL_VLDO3_bit at SYSCTL_LDODPCTL.B3;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO4 = 4;
    sbit  SYSCTL_LDODPCTL_VLDO4_bit at SYSCTL_LDODPCTL.B4;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO5 = 5;
    sbit  SYSCTL_LDODPCTL_VLDO5_bit at SYSCTL_LDODPCTL.B5;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO6 = 6;
    sbit  SYSCTL_LDODPCTL_VLDO6_bit at SYSCTL_LDODPCTL.B6;
    const register unsigned short int SYSCTL_LDODPCTL_VLDO7 = 7;
    sbit  SYSCTL_LDODPCTL_VLDO7_bit at SYSCTL_LDODPCTL.B7;
    const register unsigned short int SYSCTL_LDODPCTL_VADJEN = 31;
    sbit  SYSCTL_LDODPCTL_VADJEN_bit at SYSCTL_LDODPCTL.B31;

sfr unsigned long   volatile SYSCTL_RESBEHAVCTL   absolute 0x400FE1D8;
    const register unsigned short int SYSCTL_RESBEHAVCTL_EXTRES0 = 0;
    sbit  SYSCTL_RESBEHAVCTL_EXTRES0_bit at SYSCTL_RESBEHAVCTL.B0;
    const register unsigned short int SYSCTL_RESBEHAVCTL_EXTRES1 = 1;
    sbit  SYSCTL_RESBEHAVCTL_EXTRES1_bit at SYSCTL_RESBEHAVCTL.B1;
    const register unsigned short int SYSCTL_RESBEHAVCTL_BOR2 = 2;
    sbit  SYSCTL_RESBEHAVCTL_BOR2_bit at SYSCTL_RESBEHAVCTL.B2;
    const register unsigned short int SYSCTL_RESBEHAVCTL_BOR3 = 3;
    sbit  SYSCTL_RESBEHAVCTL_BOR3_bit at SYSCTL_RESBEHAVCTL.B3;
    const register unsigned short int SYSCTL_RESBEHAVCTL_WDOG04 = 4;
    sbit  SYSCTL_RESBEHAVCTL_WDOG04_bit at SYSCTL_RESBEHAVCTL.B4;
    const register unsigned short int SYSCTL_RESBEHAVCTL_WDOG05 = 5;
    sbit  SYSCTL_RESBEHAVCTL_WDOG05_bit at SYSCTL_RESBEHAVCTL.B5;
    const register unsigned short int SYSCTL_RESBEHAVCTL_WDOG16 = 6;
    sbit  SYSCTL_RESBEHAVCTL_WDOG16_bit at SYSCTL_RESBEHAVCTL.B6;
    const register unsigned short int SYSCTL_RESBEHAVCTL_WDOG17 = 7;
    sbit  SYSCTL_RESBEHAVCTL_WDOG17_bit at SYSCTL_RESBEHAVCTL.B7;

sfr unsigned long   volatile SYSCTL_HSSR          absolute 0x400FE1F4;
    const register unsigned short int SYSCTL_HSSR_CDOFF0 = 0;
    sbit  SYSCTL_HSSR_CDOFF0_bit at SYSCTL_HSSR.B0;
    const register unsigned short int SYSCTL_HSSR_CDOFF1 = 1;
    sbit  SYSCTL_HSSR_CDOFF1_bit at SYSCTL_HSSR.B1;
    const register unsigned short int SYSCTL_HSSR_CDOFF2 = 2;
    sbit  SYSCTL_HSSR_CDOFF2_bit at SYSCTL_HSSR.B2;
    const register unsigned short int SYSCTL_HSSR_CDOFF3 = 3;
    sbit  SYSCTL_HSSR_CDOFF3_bit at SYSCTL_HSSR.B3;
    const register unsigned short int SYSCTL_HSSR_CDOFF4 = 4;
    sbit  SYSCTL_HSSR_CDOFF4_bit at SYSCTL_HSSR.B4;
    const register unsigned short int SYSCTL_HSSR_CDOFF5 = 5;
    sbit  SYSCTL_HSSR_CDOFF5_bit at SYSCTL_HSSR.B5;
    const register unsigned short int SYSCTL_HSSR_CDOFF6 = 6;
    sbit  SYSCTL_HSSR_CDOFF6_bit at SYSCTL_HSSR.B6;
    const register unsigned short int SYSCTL_HSSR_CDOFF7 = 7;
    sbit  SYSCTL_HSSR_CDOFF7_bit at SYSCTL_HSSR.B7;
    const register unsigned short int SYSCTL_HSSR_CDOFF8 = 8;
    sbit  SYSCTL_HSSR_CDOFF8_bit at SYSCTL_HSSR.B8;
    const register unsigned short int SYSCTL_HSSR_CDOFF9 = 9;
    sbit  SYSCTL_HSSR_CDOFF9_bit at SYSCTL_HSSR.B9;
    const register unsigned short int SYSCTL_HSSR_CDOFF10 = 10;
    sbit  SYSCTL_HSSR_CDOFF10_bit at SYSCTL_HSSR.B10;
    const register unsigned short int SYSCTL_HSSR_CDOFF11 = 11;
    sbit  SYSCTL_HSSR_CDOFF11_bit at SYSCTL_HSSR.B11;
    const register unsigned short int SYSCTL_HSSR_CDOFF12 = 12;
    sbit  SYSCTL_HSSR_CDOFF12_bit at SYSCTL_HSSR.B12;
    const register unsigned short int SYSCTL_HSSR_CDOFF13 = 13;
    sbit  SYSCTL_HSSR_CDOFF13_bit at SYSCTL_HSSR.B13;
    const register unsigned short int SYSCTL_HSSR_CDOFF14 = 14;
    sbit  SYSCTL_HSSR_CDOFF14_bit at SYSCTL_HSSR.B14;
    const register unsigned short int SYSCTL_HSSR_CDOFF15 = 15;
    sbit  SYSCTL_HSSR_CDOFF15_bit at SYSCTL_HSSR.B15;
    const register unsigned short int SYSCTL_HSSR_CDOFF16 = 16;
    sbit  SYSCTL_HSSR_CDOFF16_bit at SYSCTL_HSSR.B16;
    const register unsigned short int SYSCTL_HSSR_CDOFF17 = 17;
    sbit  SYSCTL_HSSR_CDOFF17_bit at SYSCTL_HSSR.B17;
    const register unsigned short int SYSCTL_HSSR_CDOFF18 = 18;
    sbit  SYSCTL_HSSR_CDOFF18_bit at SYSCTL_HSSR.B18;
    const register unsigned short int SYSCTL_HSSR_CDOFF19 = 19;
    sbit  SYSCTL_HSSR_CDOFF19_bit at SYSCTL_HSSR.B19;
    const register unsigned short int SYSCTL_HSSR_CDOFF20 = 20;
    sbit  SYSCTL_HSSR_CDOFF20_bit at SYSCTL_HSSR.B20;
    const register unsigned short int SYSCTL_HSSR_CDOFF21 = 21;
    sbit  SYSCTL_HSSR_CDOFF21_bit at SYSCTL_HSSR.B21;
    const register unsigned short int SYSCTL_HSSR_CDOFF22 = 22;
    sbit  SYSCTL_HSSR_CDOFF22_bit at SYSCTL_HSSR.B22;
    const register unsigned short int SYSCTL_HSSR_CDOFF23 = 23;
    sbit  SYSCTL_HSSR_CDOFF23_bit at SYSCTL_HSSR.B23;
    const register unsigned short int SYSCTL_HSSR_KEY24 = 24;
    sbit  SYSCTL_HSSR_KEY24_bit at SYSCTL_HSSR.B24;
    const register unsigned short int SYSCTL_HSSR_KEY25 = 25;
    sbit  SYSCTL_HSSR_KEY25_bit at SYSCTL_HSSR.B25;
    const register unsigned short int SYSCTL_HSSR_KEY26 = 26;
    sbit  SYSCTL_HSSR_KEY26_bit at SYSCTL_HSSR.B26;
    const register unsigned short int SYSCTL_HSSR_KEY27 = 27;
    sbit  SYSCTL_HSSR_KEY27_bit at SYSCTL_HSSR.B27;
    const register unsigned short int SYSCTL_HSSR_KEY28 = 28;
    sbit  SYSCTL_HSSR_KEY28_bit at SYSCTL_HSSR.B28;
    const register unsigned short int SYSCTL_HSSR_KEY29 = 29;
    sbit  SYSCTL_HSSR_KEY29_bit at SYSCTL_HSSR.B29;
    const register unsigned short int SYSCTL_HSSR_KEY30 = 30;
    sbit  SYSCTL_HSSR_KEY30_bit at SYSCTL_HSSR.B30;
    const register unsigned short int SYSCTL_HSSR_KEY31 = 31;
    sbit  SYSCTL_HSSR_KEY31_bit at SYSCTL_HSSR.B31;

sfr unsigned long   volatile SYSCTL_USBPDS        absolute 0x400FE280;
    const register unsigned short int SYSCTL_USBPDS_PWRSTAT0 = 0;
    sbit  SYSCTL_USBPDS_PWRSTAT0_bit at SYSCTL_USBPDS.B0;
    const register unsigned short int SYSCTL_USBPDS_PWRSTAT1 = 1;
    sbit  SYSCTL_USBPDS_PWRSTAT1_bit at SYSCTL_USBPDS.B1;
    const register unsigned short int SYSCTL_USBPDS_MEMSTAT2 = 2;
    sbit  SYSCTL_USBPDS_MEMSTAT2_bit at SYSCTL_USBPDS.B2;
    const register unsigned short int SYSCTL_USBPDS_MEMSTAT3 = 3;
    sbit  SYSCTL_USBPDS_MEMSTAT3_bit at SYSCTL_USBPDS.B3;

sfr unsigned long   volatile SYSCTL_USBMPC        absolute 0x400FE284;
    const register unsigned short int SYSCTL_USBMPC_PWRCTL0 = 0;
    sbit  SYSCTL_USBMPC_PWRCTL0_bit at SYSCTL_USBMPC.B0;
    const register unsigned short int SYSCTL_USBMPC_PWRCTL1 = 1;
    sbit  SYSCTL_USBMPC_PWRCTL1_bit at SYSCTL_USBMPC.B1;

sfr unsigned long   volatile SYSCTL_EMACPDS       absolute 0x400FE288;
    const register unsigned short int SYSCTL_EMACPDS_PWRSTAT0 = 0;
    sbit  SYSCTL_EMACPDS_PWRSTAT0_bit at SYSCTL_EMACPDS.B0;
    const register unsigned short int SYSCTL_EMACPDS_PWRSTAT1 = 1;
    sbit  SYSCTL_EMACPDS_PWRSTAT1_bit at SYSCTL_EMACPDS.B1;
    const register unsigned short int SYSCTL_EMACPDS_MEMSTAT2 = 2;
    sbit  SYSCTL_EMACPDS_MEMSTAT2_bit at SYSCTL_EMACPDS.B2;
    const register unsigned short int SYSCTL_EMACPDS_MEMSTAT3 = 3;
    sbit  SYSCTL_EMACPDS_MEMSTAT3_bit at SYSCTL_EMACPDS.B3;

sfr unsigned long   volatile SYSCTL_EMACMPC       absolute 0x400FE28C;
    const register unsigned short int SYSCTL_EMACMPC_PWRCTL0 = 0;
    sbit  SYSCTL_EMACMPC_PWRCTL0_bit at SYSCTL_EMACMPC.B0;
    const register unsigned short int SYSCTL_EMACMPC_PWRCTL1 = 1;
    sbit  SYSCTL_EMACMPC_PWRCTL1_bit at SYSCTL_EMACMPC.B1;

sfr unsigned long   volatile SYSCTL_PPWD          absolute 0x400FE300;
    const register unsigned short int SYSCTL_PPWD_P0 = 0;
    sbit  SYSCTL_PPWD_P0_bit at SYSCTL_PPWD.B0;
    const register unsigned short int SYSCTL_PPWD_P1 = 1;
    sbit  SYSCTL_PPWD_P1_bit at SYSCTL_PPWD.B1;

sfr unsigned long   volatile SYSCTL_PPTIMER       absolute 0x400FE304;
    const register unsigned short int SYSCTL_PPTIMER_P0 = 0;
    sbit  SYSCTL_PPTIMER_P0_bit at SYSCTL_PPTIMER.B0;
    const register unsigned short int SYSCTL_PPTIMER_P1 = 1;
    sbit  SYSCTL_PPTIMER_P1_bit at SYSCTL_PPTIMER.B1;
    const register unsigned short int SYSCTL_PPTIMER_P2 = 2;
    sbit  SYSCTL_PPTIMER_P2_bit at SYSCTL_PPTIMER.B2;
    const register unsigned short int SYSCTL_PPTIMER_P3 = 3;
    sbit  SYSCTL_PPTIMER_P3_bit at SYSCTL_PPTIMER.B3;
    const register unsigned short int SYSCTL_PPTIMER_P4 = 4;
    sbit  SYSCTL_PPTIMER_P4_bit at SYSCTL_PPTIMER.B4;
    const register unsigned short int SYSCTL_PPTIMER_P5 = 5;
    sbit  SYSCTL_PPTIMER_P5_bit at SYSCTL_PPTIMER.B5;
    const register unsigned short int SYSCTL_PPTIMER_P6 = 6;
    sbit  SYSCTL_PPTIMER_P6_bit at SYSCTL_PPTIMER.B6;
    const register unsigned short int SYSCTL_PPTIMER_P7 = 7;
    sbit  SYSCTL_PPTIMER_P7_bit at SYSCTL_PPTIMER.B7;

sfr unsigned long   volatile SYSCTL_PPGPIO        absolute 0x400FE308;
    const register unsigned short int SYSCTL_PPGPIO_P0 = 0;
    sbit  SYSCTL_PPGPIO_P0_bit at SYSCTL_PPGPIO.B0;
    const register unsigned short int SYSCTL_PPGPIO_P1 = 1;
    sbit  SYSCTL_PPGPIO_P1_bit at SYSCTL_PPGPIO.B1;
    const register unsigned short int SYSCTL_PPGPIO_P2 = 2;
    sbit  SYSCTL_PPGPIO_P2_bit at SYSCTL_PPGPIO.B2;
    const register unsigned short int SYSCTL_PPGPIO_P3 = 3;
    sbit  SYSCTL_PPGPIO_P3_bit at SYSCTL_PPGPIO.B3;
    const register unsigned short int SYSCTL_PPGPIO_P4 = 4;
    sbit  SYSCTL_PPGPIO_P4_bit at SYSCTL_PPGPIO.B4;
    const register unsigned short int SYSCTL_PPGPIO_P5 = 5;
    sbit  SYSCTL_PPGPIO_P5_bit at SYSCTL_PPGPIO.B5;
    const register unsigned short int SYSCTL_PPGPIO_P6 = 6;
    sbit  SYSCTL_PPGPIO_P6_bit at SYSCTL_PPGPIO.B6;
    const register unsigned short int SYSCTL_PPGPIO_P7 = 7;
    sbit  SYSCTL_PPGPIO_P7_bit at SYSCTL_PPGPIO.B7;
    const register unsigned short int SYSCTL_PPGPIO_P8 = 8;
    sbit  SYSCTL_PPGPIO_P8_bit at SYSCTL_PPGPIO.B8;
    const register unsigned short int SYSCTL_PPGPIO_P9 = 9;
    sbit  SYSCTL_PPGPIO_P9_bit at SYSCTL_PPGPIO.B9;
    const register unsigned short int SYSCTL_PPGPIO_P10 = 10;
    sbit  SYSCTL_PPGPIO_P10_bit at SYSCTL_PPGPIO.B10;
    const register unsigned short int SYSCTL_PPGPIO_P11 = 11;
    sbit  SYSCTL_PPGPIO_P11_bit at SYSCTL_PPGPIO.B11;
    const register unsigned short int SYSCTL_PPGPIO_P12 = 12;
    sbit  SYSCTL_PPGPIO_P12_bit at SYSCTL_PPGPIO.B12;
    const register unsigned short int SYSCTL_PPGPIO_P13 = 13;
    sbit  SYSCTL_PPGPIO_P13_bit at SYSCTL_PPGPIO.B13;
    const register unsigned short int SYSCTL_PPGPIO_P14 = 14;
    sbit  SYSCTL_PPGPIO_P14_bit at SYSCTL_PPGPIO.B14;

sfr unsigned long   volatile SYSCTL_PPDMA         absolute 0x400FE30C;
    const register unsigned short int SYSCTL_PPDMA_P0 = 0;
    sbit  SYSCTL_PPDMA_P0_bit at SYSCTL_PPDMA.B0;

sfr unsigned long   volatile SYSCTL_PPEPI         absolute 0x400FE310;
    const register unsigned short int SYSCTL_PPEPI_P0 = 0;
    sbit  SYSCTL_PPEPI_P0_bit at SYSCTL_PPEPI.B0;

sfr unsigned long   volatile SYSCTL_PPHIB         absolute 0x400FE314;
    const register unsigned short int SYSCTL_PPHIB_P0 = 0;
    sbit  SYSCTL_PPHIB_P0_bit at SYSCTL_PPHIB.B0;

sfr unsigned long   volatile SYSCTL_PPUART        absolute 0x400FE318;
    const register unsigned short int SYSCTL_PPUART_P0 = 0;
    sbit  SYSCTL_PPUART_P0_bit at SYSCTL_PPUART.B0;
    const register unsigned short int SYSCTL_PPUART_P1 = 1;
    sbit  SYSCTL_PPUART_P1_bit at SYSCTL_PPUART.B1;
    const register unsigned short int SYSCTL_PPUART_P2 = 2;
    sbit  SYSCTL_PPUART_P2_bit at SYSCTL_PPUART.B2;
    const register unsigned short int SYSCTL_PPUART_P3 = 3;
    sbit  SYSCTL_PPUART_P3_bit at SYSCTL_PPUART.B3;
    const register unsigned short int SYSCTL_PPUART_P4 = 4;
    sbit  SYSCTL_PPUART_P4_bit at SYSCTL_PPUART.B4;
    const register unsigned short int SYSCTL_PPUART_P5 = 5;
    sbit  SYSCTL_PPUART_P5_bit at SYSCTL_PPUART.B5;
    const register unsigned short int SYSCTL_PPUART_P6 = 6;
    sbit  SYSCTL_PPUART_P6_bit at SYSCTL_PPUART.B6;
    const register unsigned short int SYSCTL_PPUART_P7 = 7;
    sbit  SYSCTL_PPUART_P7_bit at SYSCTL_PPUART.B7;

sfr unsigned long   volatile SYSCTL_PPSSI         absolute 0x400FE31C;
    const register unsigned short int SYSCTL_PPSSI_P0 = 0;
    sbit  SYSCTL_PPSSI_P0_bit at SYSCTL_PPSSI.B0;
    const register unsigned short int SYSCTL_PPSSI_P1 = 1;
    sbit  SYSCTL_PPSSI_P1_bit at SYSCTL_PPSSI.B1;
    const register unsigned short int SYSCTL_PPSSI_P2 = 2;
    sbit  SYSCTL_PPSSI_P2_bit at SYSCTL_PPSSI.B2;
    const register unsigned short int SYSCTL_PPSSI_P3 = 3;
    sbit  SYSCTL_PPSSI_P3_bit at SYSCTL_PPSSI.B3;

sfr unsigned long   volatile SYSCTL_PPI2C         absolute 0x400FE320;
    const register unsigned short int SYSCTL_PPI2C_P0 = 0;
    sbit  SYSCTL_PPI2C_P0_bit at SYSCTL_PPI2C.B0;
    const register unsigned short int SYSCTL_PPI2C_P1 = 1;
    sbit  SYSCTL_PPI2C_P1_bit at SYSCTL_PPI2C.B1;
    const register unsigned short int SYSCTL_PPI2C_P2 = 2;
    sbit  SYSCTL_PPI2C_P2_bit at SYSCTL_PPI2C.B2;
    const register unsigned short int SYSCTL_PPI2C_P3 = 3;
    sbit  SYSCTL_PPI2C_P3_bit at SYSCTL_PPI2C.B3;
    const register unsigned short int SYSCTL_PPI2C_P4 = 4;
    sbit  SYSCTL_PPI2C_P4_bit at SYSCTL_PPI2C.B4;
    const register unsigned short int SYSCTL_PPI2C_P5 = 5;
    sbit  SYSCTL_PPI2C_P5_bit at SYSCTL_PPI2C.B5;
    const register unsigned short int SYSCTL_PPI2C_P6 = 6;
    sbit  SYSCTL_PPI2C_P6_bit at SYSCTL_PPI2C.B6;
    const register unsigned short int SYSCTL_PPI2C_P7 = 7;
    sbit  SYSCTL_PPI2C_P7_bit at SYSCTL_PPI2C.B7;
    const register unsigned short int SYSCTL_PPI2C_P8 = 8;
    sbit  SYSCTL_PPI2C_P8_bit at SYSCTL_PPI2C.B8;
    const register unsigned short int SYSCTL_PPI2C_P9 = 9;
    sbit  SYSCTL_PPI2C_P9_bit at SYSCTL_PPI2C.B9;

sfr unsigned long   volatile SYSCTL_PPUSB         absolute 0x400FE328;
    const register unsigned short int SYSCTL_PPUSB_P0 = 0;
    sbit  SYSCTL_PPUSB_P0_bit at SYSCTL_PPUSB.B0;

sfr unsigned long   volatile SYSCTL_PPEPHY        absolute 0x400FE330;
    const register unsigned short int SYSCTL_PPEPHY_P0 = 0;
    sbit  SYSCTL_PPEPHY_P0_bit at SYSCTL_PPEPHY.B0;

sfr unsigned long   volatile SYSCTL_PPCAN         absolute 0x400FE334;
    const register unsigned short int SYSCTL_PPCAN_P0 = 0;
    sbit  SYSCTL_PPCAN_P0_bit at SYSCTL_PPCAN.B0;
    const register unsigned short int SYSCTL_PPCAN_P1 = 1;
    sbit  SYSCTL_PPCAN_P1_bit at SYSCTL_PPCAN.B1;

sfr unsigned long   volatile SYSCTL_PPADC         absolute 0x400FE338;
    const register unsigned short int SYSCTL_PPADC_P0 = 0;
    sbit  SYSCTL_PPADC_P0_bit at SYSCTL_PPADC.B0;
    const register unsigned short int SYSCTL_PPADC_P1 = 1;
    sbit  SYSCTL_PPADC_P1_bit at SYSCTL_PPADC.B1;

sfr unsigned long   volatile SYSCTL_PPACMP        absolute 0x400FE33C;
    const register unsigned short int SYSCTL_PPACMP_P0 = 0;
    sbit  SYSCTL_PPACMP_P0_bit at SYSCTL_PPACMP.B0;

sfr unsigned long   volatile SYSCTL_PPPWM         absolute 0x400FE340;
    const register unsigned short int SYSCTL_PPPWM_P0 = 0;
    sbit  SYSCTL_PPPWM_P0_bit at SYSCTL_PPPWM.B0;

sfr unsigned long   volatile SYSCTL_PPQEI         absolute 0x400FE344;
    const register unsigned short int SYSCTL_PPQEI_P0 = 0;
    sbit  SYSCTL_PPQEI_P0_bit at SYSCTL_PPQEI.B0;

sfr unsigned long   volatile SYSCTL_PPLPC         absolute 0x400FE348;
    const register unsigned short int SYSCTL_PPLPC_P0 = 0;
    sbit  SYSCTL_PPLPC_P0_bit at SYSCTL_PPLPC.B0;

sfr unsigned long   volatile SYSCTL_PPPECI        absolute 0x400FE350;
    const register unsigned short int SYSCTL_PPPECI_P0 = 0;
    sbit  SYSCTL_PPPECI_P0_bit at SYSCTL_PPPECI.B0;

sfr unsigned long   volatile SYSCTL_PPFAN         absolute 0x400FE354;
    const register unsigned short int SYSCTL_PPFAN_P0 = 0;
    sbit  SYSCTL_PPFAN_P0_bit at SYSCTL_PPFAN.B0;

sfr unsigned long   volatile SYSCTL_PPEEPROM      absolute 0x400FE358;
    const register unsigned short int SYSCTL_PPEEPROM_P0 = 0;
    sbit  SYSCTL_PPEEPROM_P0_bit at SYSCTL_PPEEPROM.B0;

sfr unsigned long   volatile SYSCTL_PPWTIMER      absolute 0x400FE35C;
    const register unsigned short int SYSCTL_PPWTIMER_P0 = 0;
    sbit  SYSCTL_PPWTIMER_P0_bit at SYSCTL_PPWTIMER.B0;

sfr unsigned long   volatile SYSCTL_PPRTS         absolute 0x400FE370;
    const register unsigned short int SYSCTL_PPRTS_P0 = 0;
    sbit  SYSCTL_PPRTS_P0_bit at SYSCTL_PPRTS.B0;

sfr unsigned long   volatile SYSCTL_PPCCM         absolute 0x400FE374;
    const register unsigned short int SYSCTL_PPCCM_P0 = 0;
    sbit  SYSCTL_PPCCM_P0_bit at SYSCTL_PPCCM.B0;

sfr unsigned long   volatile SYSCTL_PPLCD         absolute 0x400FE390;
    const register unsigned short int SYSCTL_PPLCD_P0 = 0;
    sbit  SYSCTL_PPLCD_P0_bit at SYSCTL_PPLCD.B0;

sfr unsigned long   volatile SYSCTL_PPOWIRE       absolute 0x400FE398;
    const register unsigned short int SYSCTL_PPOWIRE_P0 = 0;
    sbit  SYSCTL_PPOWIRE_P0_bit at SYSCTL_PPOWIRE.B0;

sfr unsigned long   volatile SYSCTL_PPEMAC        absolute 0x400FE39C;
    const register unsigned short int SYSCTL_PPEMAC_P0 = 0;
    sbit  SYSCTL_PPEMAC_P0_bit at SYSCTL_PPEMAC.B0;

sfr unsigned long   volatile SYSCTL_PPHIM         absolute 0x400FE3A4;
    const register unsigned short int SYSCTL_PPHIM_P0 = 0;
    sbit  SYSCTL_PPHIM_P0_bit at SYSCTL_PPHIM.B0;

sfr unsigned long   volatile SYSCTL_SRWD          absolute 0x400FE500;
    const register unsigned short int SYSCTL_SRWD_R0 = 0;
    sbit  SYSCTL_SRWD_R0_bit at SYSCTL_SRWD.B0;
    const register unsigned short int SYSCTL_SRWD_R1 = 1;
    sbit  SYSCTL_SRWD_R1_bit at SYSCTL_SRWD.B1;

sfr unsigned long   volatile SYSCTL_SRTIMER       absolute 0x400FE504;
    const register unsigned short int SYSCTL_SRTIMER_R0 = 0;
    sbit  SYSCTL_SRTIMER_R0_bit at SYSCTL_SRTIMER.B0;
    const register unsigned short int SYSCTL_SRTIMER_R1 = 1;
    sbit  SYSCTL_SRTIMER_R1_bit at SYSCTL_SRTIMER.B1;
    const register unsigned short int SYSCTL_SRTIMER_R2 = 2;
    sbit  SYSCTL_SRTIMER_R2_bit at SYSCTL_SRTIMER.B2;
    const register unsigned short int SYSCTL_SRTIMER_R3 = 3;
    sbit  SYSCTL_SRTIMER_R3_bit at SYSCTL_SRTIMER.B3;
    const register unsigned short int SYSCTL_SRTIMER_R4 = 4;
    sbit  SYSCTL_SRTIMER_R4_bit at SYSCTL_SRTIMER.B4;
    const register unsigned short int SYSCTL_SRTIMER_R5 = 5;
    sbit  SYSCTL_SRTIMER_R5_bit at SYSCTL_SRTIMER.B5;
    const register unsigned short int SYSCTL_SRTIMER_R6 = 6;
    sbit  SYSCTL_SRTIMER_R6_bit at SYSCTL_SRTIMER.B6;
    const register unsigned short int SYSCTL_SRTIMER_R7 = 7;
    sbit  SYSCTL_SRTIMER_R7_bit at SYSCTL_SRTIMER.B7;

sfr unsigned long   volatile SYSCTL_SRGPIO        absolute 0x400FE508;
    const register unsigned short int SYSCTL_SRGPIO_R0 = 0;
    sbit  SYSCTL_SRGPIO_R0_bit at SYSCTL_SRGPIO.B0;
    const register unsigned short int SYSCTL_SRGPIO_R1 = 1;
    sbit  SYSCTL_SRGPIO_R1_bit at SYSCTL_SRGPIO.B1;
    const register unsigned short int SYSCTL_SRGPIO_R2 = 2;
    sbit  SYSCTL_SRGPIO_R2_bit at SYSCTL_SRGPIO.B2;
    const register unsigned short int SYSCTL_SRGPIO_R3 = 3;
    sbit  SYSCTL_SRGPIO_R3_bit at SYSCTL_SRGPIO.B3;
    const register unsigned short int SYSCTL_SRGPIO_R4 = 4;
    sbit  SYSCTL_SRGPIO_R4_bit at SYSCTL_SRGPIO.B4;
    const register unsigned short int SYSCTL_SRGPIO_R5 = 5;
    sbit  SYSCTL_SRGPIO_R5_bit at SYSCTL_SRGPIO.B5;
    const register unsigned short int SYSCTL_SRGPIO_R6 = 6;
    sbit  SYSCTL_SRGPIO_R6_bit at SYSCTL_SRGPIO.B6;
    const register unsigned short int SYSCTL_SRGPIO_R7 = 7;
    sbit  SYSCTL_SRGPIO_R7_bit at SYSCTL_SRGPIO.B7;
    const register unsigned short int SYSCTL_SRGPIO_R8 = 8;
    sbit  SYSCTL_SRGPIO_R8_bit at SYSCTL_SRGPIO.B8;
    const register unsigned short int SYSCTL_SRGPIO_R9 = 9;
    sbit  SYSCTL_SRGPIO_R9_bit at SYSCTL_SRGPIO.B9;
    const register unsigned short int SYSCTL_SRGPIO_R10 = 10;
    sbit  SYSCTL_SRGPIO_R10_bit at SYSCTL_SRGPIO.B10;
    const register unsigned short int SYSCTL_SRGPIO_R11 = 11;
    sbit  SYSCTL_SRGPIO_R11_bit at SYSCTL_SRGPIO.B11;
    const register unsigned short int SYSCTL_SRGPIO_R12 = 12;
    sbit  SYSCTL_SRGPIO_R12_bit at SYSCTL_SRGPIO.B12;
    const register unsigned short int SYSCTL_SRGPIO_R13 = 13;
    sbit  SYSCTL_SRGPIO_R13_bit at SYSCTL_SRGPIO.B13;
    const register unsigned short int SYSCTL_SRGPIO_R14 = 14;
    sbit  SYSCTL_SRGPIO_R14_bit at SYSCTL_SRGPIO.B14;

sfr unsigned long   volatile SYSCTL_SRDMA         absolute 0x400FE50C;
    const register unsigned short int SYSCTL_SRDMA_R0 = 0;
    sbit  SYSCTL_SRDMA_R0_bit at SYSCTL_SRDMA.B0;

sfr unsigned long   volatile SYSCTL_SREPI         absolute 0x400FE510;
    const register unsigned short int SYSCTL_SREPI_R0 = 0;
    sbit  SYSCTL_SREPI_R0_bit at SYSCTL_SREPI.B0;

sfr unsigned long   volatile SYSCTL_SRHIB         absolute 0x400FE514;
    const register unsigned short int SYSCTL_SRHIB_R0 = 0;
    sbit  SYSCTL_SRHIB_R0_bit at SYSCTL_SRHIB.B0;

sfr unsigned long   volatile SYSCTL_SRUART        absolute 0x400FE518;
    const register unsigned short int SYSCTL_SRUART_R0 = 0;
    sbit  SYSCTL_SRUART_R0_bit at SYSCTL_SRUART.B0;
    const register unsigned short int SYSCTL_SRUART_R1 = 1;
    sbit  SYSCTL_SRUART_R1_bit at SYSCTL_SRUART.B1;
    const register unsigned short int SYSCTL_SRUART_R2 = 2;
    sbit  SYSCTL_SRUART_R2_bit at SYSCTL_SRUART.B2;
    const register unsigned short int SYSCTL_SRUART_R3 = 3;
    sbit  SYSCTL_SRUART_R3_bit at SYSCTL_SRUART.B3;
    const register unsigned short int SYSCTL_SRUART_R4 = 4;
    sbit  SYSCTL_SRUART_R4_bit at SYSCTL_SRUART.B4;
    const register unsigned short int SYSCTL_SRUART_R5 = 5;
    sbit  SYSCTL_SRUART_R5_bit at SYSCTL_SRUART.B5;
    const register unsigned short int SYSCTL_SRUART_R6 = 6;
    sbit  SYSCTL_SRUART_R6_bit at SYSCTL_SRUART.B6;
    const register unsigned short int SYSCTL_SRUART_R7 = 7;
    sbit  SYSCTL_SRUART_R7_bit at SYSCTL_SRUART.B7;

sfr unsigned long   volatile SYSCTL_SRSSI         absolute 0x400FE51C;
    const register unsigned short int SYSCTL_SRSSI_R0 = 0;
    sbit  SYSCTL_SRSSI_R0_bit at SYSCTL_SRSSI.B0;
    const register unsigned short int SYSCTL_SRSSI_R1 = 1;
    sbit  SYSCTL_SRSSI_R1_bit at SYSCTL_SRSSI.B1;
    const register unsigned short int SYSCTL_SRSSI_R2 = 2;
    sbit  SYSCTL_SRSSI_R2_bit at SYSCTL_SRSSI.B2;
    const register unsigned short int SYSCTL_SRSSI_R3 = 3;
    sbit  SYSCTL_SRSSI_R3_bit at SYSCTL_SRSSI.B3;

sfr unsigned long   volatile SYSCTL_SRI2C         absolute 0x400FE520;
    const register unsigned short int SYSCTL_SRI2C_R0 = 0;
    sbit  SYSCTL_SRI2C_R0_bit at SYSCTL_SRI2C.B0;
    const register unsigned short int SYSCTL_SRI2C_R1 = 1;
    sbit  SYSCTL_SRI2C_R1_bit at SYSCTL_SRI2C.B1;
    const register unsigned short int SYSCTL_SRI2C_R2 = 2;
    sbit  SYSCTL_SRI2C_R2_bit at SYSCTL_SRI2C.B2;
    const register unsigned short int SYSCTL_SRI2C_R3 = 3;
    sbit  SYSCTL_SRI2C_R3_bit at SYSCTL_SRI2C.B3;
    const register unsigned short int SYSCTL_SRI2C_R4 = 4;
    sbit  SYSCTL_SRI2C_R4_bit at SYSCTL_SRI2C.B4;
    const register unsigned short int SYSCTL_SRI2C_R5 = 5;
    sbit  SYSCTL_SRI2C_R5_bit at SYSCTL_SRI2C.B5;
    const register unsigned short int SYSCTL_SRI2C_R6 = 6;
    sbit  SYSCTL_SRI2C_R6_bit at SYSCTL_SRI2C.B6;
    const register unsigned short int SYSCTL_SRI2C_R7 = 7;
    sbit  SYSCTL_SRI2C_R7_bit at SYSCTL_SRI2C.B7;
    const register unsigned short int SYSCTL_SRI2C_R8 = 8;
    sbit  SYSCTL_SRI2C_R8_bit at SYSCTL_SRI2C.B8;
    const register unsigned short int SYSCTL_SRI2C_R9 = 9;
    sbit  SYSCTL_SRI2C_R9_bit at SYSCTL_SRI2C.B9;

sfr unsigned long   volatile SYSCTL_SRUSB         absolute 0x400FE528;
    const register unsigned short int SYSCTL_SRUSB_R0 = 0;
    sbit  SYSCTL_SRUSB_R0_bit at SYSCTL_SRUSB.B0;

sfr unsigned long   volatile SYSCTL_SREPHY        absolute 0x400FE530;
    const register unsigned short int SYSCTL_SREPHY_R0 = 0;
    sbit  SYSCTL_SREPHY_R0_bit at SYSCTL_SREPHY.B0;

sfr unsigned long   volatile SYSCTL_SRCAN         absolute 0x400FE534;
    const register unsigned short int SYSCTL_SRCAN_R0 = 0;
    sbit  SYSCTL_SRCAN_R0_bit at SYSCTL_SRCAN.B0;
    const register unsigned short int SYSCTL_SRCAN_R1 = 1;
    sbit  SYSCTL_SRCAN_R1_bit at SYSCTL_SRCAN.B1;

sfr unsigned long   volatile SYSCTL_SRADC         absolute 0x400FE538;
    const register unsigned short int SYSCTL_SRADC_R0 = 0;
    sbit  SYSCTL_SRADC_R0_bit at SYSCTL_SRADC.B0;
    const register unsigned short int SYSCTL_SRADC_R1 = 1;
    sbit  SYSCTL_SRADC_R1_bit at SYSCTL_SRADC.B1;

sfr unsigned long   volatile SYSCTL_SRACMP        absolute 0x400FE53C;
    const register unsigned short int SYSCTL_SRACMP_R0 = 0;
    sbit  SYSCTL_SRACMP_R0_bit at SYSCTL_SRACMP.B0;

sfr unsigned long   volatile SYSCTL_SRPWM         absolute 0x400FE540;
    const register unsigned short int SYSCTL_SRPWM_R0 = 0;
    sbit  SYSCTL_SRPWM_R0_bit at SYSCTL_SRPWM.B0;

sfr unsigned long   volatile SYSCTL_SRQEI         absolute 0x400FE544;
    const register unsigned short int SYSCTL_SRQEI_R0 = 0;
    sbit  SYSCTL_SRQEI_R0_bit at SYSCTL_SRQEI.B0;

sfr unsigned long   volatile SYSCTL_SREEPROM      absolute 0x400FE558;
    const register unsigned short int SYSCTL_SREEPROM_R0 = 0;
    sbit  SYSCTL_SREEPROM_R0_bit at SYSCTL_SREEPROM.B0;

sfr unsigned long   volatile SYSCTL_SRCCM         absolute 0x400FE574;
    const register unsigned short int SYSCTL_SRCCM_R0 = 0;
    sbit  SYSCTL_SRCCM_R0_bit at SYSCTL_SRCCM.B0;

sfr unsigned long   volatile SYSCTL_SREMAC        absolute 0x400FE59C;
    const register unsigned short int SYSCTL_SREMAC_R0 = 0;
    sbit  SYSCTL_SREMAC_R0_bit at SYSCTL_SREMAC.B0;

sfr unsigned long   volatile SYSCTL_RCGCWD        absolute 0x400FE600;
    const register unsigned short int SYSCTL_RCGCWD_R0 = 0;
    sbit  SYSCTL_RCGCWD_R0_bit at SYSCTL_RCGCWD.B0;
    const register unsigned short int SYSCTL_RCGCWD_R1 = 1;
    sbit  SYSCTL_RCGCWD_R1_bit at SYSCTL_RCGCWD.B1;

sfr unsigned long   volatile SYSCTL_RCGCTIMER     absolute 0x400FE604;
    const register unsigned short int SYSCTL_RCGCTIMER_R0 = 0;
    sbit  SYSCTL_RCGCTIMER_R0_bit at SYSCTL_RCGCTIMER.B0;
    const register unsigned short int SYSCTL_RCGCTIMER_R1 = 1;
    sbit  SYSCTL_RCGCTIMER_R1_bit at SYSCTL_RCGCTIMER.B1;
    const register unsigned short int SYSCTL_RCGCTIMER_R2 = 2;
    sbit  SYSCTL_RCGCTIMER_R2_bit at SYSCTL_RCGCTIMER.B2;
    const register unsigned short int SYSCTL_RCGCTIMER_R3 = 3;
    sbit  SYSCTL_RCGCTIMER_R3_bit at SYSCTL_RCGCTIMER.B3;
    const register unsigned short int SYSCTL_RCGCTIMER_R4 = 4;
    sbit  SYSCTL_RCGCTIMER_R4_bit at SYSCTL_RCGCTIMER.B4;
    const register unsigned short int SYSCTL_RCGCTIMER_R5 = 5;
    sbit  SYSCTL_RCGCTIMER_R5_bit at SYSCTL_RCGCTIMER.B5;
    const register unsigned short int SYSCTL_RCGCTIMER_R6 = 6;
    sbit  SYSCTL_RCGCTIMER_R6_bit at SYSCTL_RCGCTIMER.B6;
    const register unsigned short int SYSCTL_RCGCTIMER_R7 = 7;
    sbit  SYSCTL_RCGCTIMER_R7_bit at SYSCTL_RCGCTIMER.B7;

sfr unsigned long   volatile SYSCTL_RCGCGPIO      absolute 0x400FE608;
    const register unsigned short int SYSCTL_RCGCGPIO_R0 = 0;
    sbit  SYSCTL_RCGCGPIO_R0_bit at SYSCTL_RCGCGPIO.B0;
    const register unsigned short int SYSCTL_RCGCGPIO_R1 = 1;
    sbit  SYSCTL_RCGCGPIO_R1_bit at SYSCTL_RCGCGPIO.B1;
    const register unsigned short int SYSCTL_RCGCGPIO_R2 = 2;
    sbit  SYSCTL_RCGCGPIO_R2_bit at SYSCTL_RCGCGPIO.B2;
    const register unsigned short int SYSCTL_RCGCGPIO_R3 = 3;
    sbit  SYSCTL_RCGCGPIO_R3_bit at SYSCTL_RCGCGPIO.B3;
    const register unsigned short int SYSCTL_RCGCGPIO_R4 = 4;
    sbit  SYSCTL_RCGCGPIO_R4_bit at SYSCTL_RCGCGPIO.B4;
    const register unsigned short int SYSCTL_RCGCGPIO_R5 = 5;
    sbit  SYSCTL_RCGCGPIO_R5_bit at SYSCTL_RCGCGPIO.B5;
    const register unsigned short int SYSCTL_RCGCGPIO_R6 = 6;
    sbit  SYSCTL_RCGCGPIO_R6_bit at SYSCTL_RCGCGPIO.B6;
    const register unsigned short int SYSCTL_RCGCGPIO_R7 = 7;
    sbit  SYSCTL_RCGCGPIO_R7_bit at SYSCTL_RCGCGPIO.B7;
    const register unsigned short int SYSCTL_RCGCGPIO_R8 = 8;
    sbit  SYSCTL_RCGCGPIO_R8_bit at SYSCTL_RCGCGPIO.B8;
    const register unsigned short int SYSCTL_RCGCGPIO_R9 = 9;
    sbit  SYSCTL_RCGCGPIO_R9_bit at SYSCTL_RCGCGPIO.B9;
    const register unsigned short int SYSCTL_RCGCGPIO_R10 = 10;
    sbit  SYSCTL_RCGCGPIO_R10_bit at SYSCTL_RCGCGPIO.B10;
    const register unsigned short int SYSCTL_RCGCGPIO_R11 = 11;
    sbit  SYSCTL_RCGCGPIO_R11_bit at SYSCTL_RCGCGPIO.B11;
    const register unsigned short int SYSCTL_RCGCGPIO_R12 = 12;
    sbit  SYSCTL_RCGCGPIO_R12_bit at SYSCTL_RCGCGPIO.B12;
    const register unsigned short int SYSCTL_RCGCGPIO_R13 = 13;
    sbit  SYSCTL_RCGCGPIO_R13_bit at SYSCTL_RCGCGPIO.B13;
    const register unsigned short int SYSCTL_RCGCGPIO_R14 = 14;
    sbit  SYSCTL_RCGCGPIO_R14_bit at SYSCTL_RCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_RCGCDMA       absolute 0x400FE60C;
    const register unsigned short int SYSCTL_RCGCDMA_R0 = 0;
    sbit  SYSCTL_RCGCDMA_R0_bit at SYSCTL_RCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_RCGCEPI       absolute 0x400FE610;
    const register unsigned short int SYSCTL_RCGCEPI_R0 = 0;
    sbit  SYSCTL_RCGCEPI_R0_bit at SYSCTL_RCGCEPI.B0;

sfr unsigned long   volatile SYSCTL_RCGCHIB       absolute 0x400FE614;
    const register unsigned short int SYSCTL_RCGCHIB_R0 = 0;
    sbit  SYSCTL_RCGCHIB_R0_bit at SYSCTL_RCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_RCGCUART      absolute 0x400FE618;
    const register unsigned short int SYSCTL_RCGCUART_R0 = 0;
    sbit  SYSCTL_RCGCUART_R0_bit at SYSCTL_RCGCUART.B0;
    const register unsigned short int SYSCTL_RCGCUART_R1 = 1;
    sbit  SYSCTL_RCGCUART_R1_bit at SYSCTL_RCGCUART.B1;
    const register unsigned short int SYSCTL_RCGCUART_R2 = 2;
    sbit  SYSCTL_RCGCUART_R2_bit at SYSCTL_RCGCUART.B2;
    const register unsigned short int SYSCTL_RCGCUART_R3 = 3;
    sbit  SYSCTL_RCGCUART_R3_bit at SYSCTL_RCGCUART.B3;
    const register unsigned short int SYSCTL_RCGCUART_R4 = 4;
    sbit  SYSCTL_RCGCUART_R4_bit at SYSCTL_RCGCUART.B4;
    const register unsigned short int SYSCTL_RCGCUART_R5 = 5;
    sbit  SYSCTL_RCGCUART_R5_bit at SYSCTL_RCGCUART.B5;
    const register unsigned short int SYSCTL_RCGCUART_R6 = 6;
    sbit  SYSCTL_RCGCUART_R6_bit at SYSCTL_RCGCUART.B6;
    const register unsigned short int SYSCTL_RCGCUART_R7 = 7;
    sbit  SYSCTL_RCGCUART_R7_bit at SYSCTL_RCGCUART.B7;

sfr unsigned long   volatile SYSCTL_RCGCSSI       absolute 0x400FE61C;
    const register unsigned short int SYSCTL_RCGCSSI_R0 = 0;
    sbit  SYSCTL_RCGCSSI_R0_bit at SYSCTL_RCGCSSI.B0;
    const register unsigned short int SYSCTL_RCGCSSI_R1 = 1;
    sbit  SYSCTL_RCGCSSI_R1_bit at SYSCTL_RCGCSSI.B1;
    const register unsigned short int SYSCTL_RCGCSSI_R2 = 2;
    sbit  SYSCTL_RCGCSSI_R2_bit at SYSCTL_RCGCSSI.B2;
    const register unsigned short int SYSCTL_RCGCSSI_R3 = 3;
    sbit  SYSCTL_RCGCSSI_R3_bit at SYSCTL_RCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_RCGCI2C       absolute 0x400FE620;
    const register unsigned short int SYSCTL_RCGCI2C_R0 = 0;
    sbit  SYSCTL_RCGCI2C_R0_bit at SYSCTL_RCGCI2C.B0;
    const register unsigned short int SYSCTL_RCGCI2C_R1 = 1;
    sbit  SYSCTL_RCGCI2C_R1_bit at SYSCTL_RCGCI2C.B1;
    const register unsigned short int SYSCTL_RCGCI2C_R2 = 2;
    sbit  SYSCTL_RCGCI2C_R2_bit at SYSCTL_RCGCI2C.B2;
    const register unsigned short int SYSCTL_RCGCI2C_R3 = 3;
    sbit  SYSCTL_RCGCI2C_R3_bit at SYSCTL_RCGCI2C.B3;
    const register unsigned short int SYSCTL_RCGCI2C_R4 = 4;
    sbit  SYSCTL_RCGCI2C_R4_bit at SYSCTL_RCGCI2C.B4;
    const register unsigned short int SYSCTL_RCGCI2C_R5 = 5;
    sbit  SYSCTL_RCGCI2C_R5_bit at SYSCTL_RCGCI2C.B5;
    const register unsigned short int SYSCTL_RCGCI2C_R6 = 6;
    sbit  SYSCTL_RCGCI2C_R6_bit at SYSCTL_RCGCI2C.B6;
    const register unsigned short int SYSCTL_RCGCI2C_R7 = 7;
    sbit  SYSCTL_RCGCI2C_R7_bit at SYSCTL_RCGCI2C.B7;
    const register unsigned short int SYSCTL_RCGCI2C_R8 = 8;
    sbit  SYSCTL_RCGCI2C_R8_bit at SYSCTL_RCGCI2C.B8;
    const register unsigned short int SYSCTL_RCGCI2C_R9 = 9;
    sbit  SYSCTL_RCGCI2C_R9_bit at SYSCTL_RCGCI2C.B9;

sfr unsigned long   volatile SYSCTL_RCGCUSB       absolute 0x400FE628;
    const register unsigned short int SYSCTL_RCGCUSB_R0 = 0;
    sbit  SYSCTL_RCGCUSB_R0_bit at SYSCTL_RCGCUSB.B0;

sfr unsigned long   volatile SYSCTL_RCGCEPHY      absolute 0x400FE630;
    const register unsigned short int SYSCTL_RCGCEPHY_R0 = 0;
    sbit  SYSCTL_RCGCEPHY_R0_bit at SYSCTL_RCGCEPHY.B0;

sfr unsigned long   volatile SYSCTL_RCGCCAN       absolute 0x400FE634;
    const register unsigned short int SYSCTL_RCGCCAN_R0 = 0;
    sbit  SYSCTL_RCGCCAN_R0_bit at SYSCTL_RCGCCAN.B0;
    const register unsigned short int SYSCTL_RCGCCAN_R1 = 1;
    sbit  SYSCTL_RCGCCAN_R1_bit at SYSCTL_RCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_RCGCADC       absolute 0x400FE638;
    const register unsigned short int SYSCTL_RCGCADC_R0 = 0;
    sbit  SYSCTL_RCGCADC_R0_bit at SYSCTL_RCGCADC.B0;
    const register unsigned short int SYSCTL_RCGCADC_R1 = 1;
    sbit  SYSCTL_RCGCADC_R1_bit at SYSCTL_RCGCADC.B1;

sfr unsigned long   volatile SYSCTL_RCGCACMP      absolute 0x400FE63C;
    const register unsigned short int SYSCTL_RCGCACMP_R0 = 0;
    sbit  SYSCTL_RCGCACMP_R0_bit at SYSCTL_RCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_RCGCPWM       absolute 0x400FE640;
    const register unsigned short int SYSCTL_RCGCPWM_R0 = 0;
    sbit  SYSCTL_RCGCPWM_R0_bit at SYSCTL_RCGCPWM.B0;

sfr unsigned long   volatile SYSCTL_RCGCQEI       absolute 0x400FE644;
    const register unsigned short int SYSCTL_RCGCQEI_R0 = 0;
    sbit  SYSCTL_RCGCQEI_R0_bit at SYSCTL_RCGCQEI.B0;

sfr unsigned long   volatile SYSCTL_RCGCEEPROM    absolute 0x400FE658;
    const register unsigned short int SYSCTL_RCGCEEPROM_R0 = 0;
    sbit  SYSCTL_RCGCEEPROM_R0_bit at SYSCTL_RCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_RCGCCCM       absolute 0x400FE674;
    const register unsigned short int SYSCTL_RCGCCCM_R0 = 0;
    sbit  SYSCTL_RCGCCCM_R0_bit at SYSCTL_RCGCCCM.B0;

sfr unsigned long   volatile SYSCTL_RCGCEMAC      absolute 0x400FE69C;
    const register unsigned short int SYSCTL_RCGCEMAC_R0 = 0;
    sbit  SYSCTL_RCGCEMAC_R0_bit at SYSCTL_RCGCEMAC.B0;

sfr unsigned long   volatile SYSCTL_SCGCWD        absolute 0x400FE700;
    const register unsigned short int SYSCTL_SCGCWD_S0 = 0;
    sbit  SYSCTL_SCGCWD_S0_bit at SYSCTL_SCGCWD.B0;
    const register unsigned short int SYSCTL_SCGCWD_S1 = 1;
    sbit  SYSCTL_SCGCWD_S1_bit at SYSCTL_SCGCWD.B1;

sfr unsigned long   volatile SYSCTL_SCGCTIMER     absolute 0x400FE704;
    const register unsigned short int SYSCTL_SCGCTIMER_S0 = 0;
    sbit  SYSCTL_SCGCTIMER_S0_bit at SYSCTL_SCGCTIMER.B0;
    const register unsigned short int SYSCTL_SCGCTIMER_S1 = 1;
    sbit  SYSCTL_SCGCTIMER_S1_bit at SYSCTL_SCGCTIMER.B1;
    const register unsigned short int SYSCTL_SCGCTIMER_S2 = 2;
    sbit  SYSCTL_SCGCTIMER_S2_bit at SYSCTL_SCGCTIMER.B2;
    const register unsigned short int SYSCTL_SCGCTIMER_S3 = 3;
    sbit  SYSCTL_SCGCTIMER_S3_bit at SYSCTL_SCGCTIMER.B3;
    const register unsigned short int SYSCTL_SCGCTIMER_S4 = 4;
    sbit  SYSCTL_SCGCTIMER_S4_bit at SYSCTL_SCGCTIMER.B4;
    const register unsigned short int SYSCTL_SCGCTIMER_S5 = 5;
    sbit  SYSCTL_SCGCTIMER_S5_bit at SYSCTL_SCGCTIMER.B5;
    const register unsigned short int SYSCTL_SCGCTIMER_S6 = 6;
    sbit  SYSCTL_SCGCTIMER_S6_bit at SYSCTL_SCGCTIMER.B6;
    const register unsigned short int SYSCTL_SCGCTIMER_S7 = 7;
    sbit  SYSCTL_SCGCTIMER_S7_bit at SYSCTL_SCGCTIMER.B7;

sfr unsigned long   volatile SYSCTL_SCGCGPIO      absolute 0x400FE708;
    const register unsigned short int SYSCTL_SCGCGPIO_S0 = 0;
    sbit  SYSCTL_SCGCGPIO_S0_bit at SYSCTL_SCGCGPIO.B0;
    const register unsigned short int SYSCTL_SCGCGPIO_S1 = 1;
    sbit  SYSCTL_SCGCGPIO_S1_bit at SYSCTL_SCGCGPIO.B1;
    const register unsigned short int SYSCTL_SCGCGPIO_S2 = 2;
    sbit  SYSCTL_SCGCGPIO_S2_bit at SYSCTL_SCGCGPIO.B2;
    const register unsigned short int SYSCTL_SCGCGPIO_S3 = 3;
    sbit  SYSCTL_SCGCGPIO_S3_bit at SYSCTL_SCGCGPIO.B3;
    const register unsigned short int SYSCTL_SCGCGPIO_S4 = 4;
    sbit  SYSCTL_SCGCGPIO_S4_bit at SYSCTL_SCGCGPIO.B4;
    const register unsigned short int SYSCTL_SCGCGPIO_S5 = 5;
    sbit  SYSCTL_SCGCGPIO_S5_bit at SYSCTL_SCGCGPIO.B5;
    const register unsigned short int SYSCTL_SCGCGPIO_S6 = 6;
    sbit  SYSCTL_SCGCGPIO_S6_bit at SYSCTL_SCGCGPIO.B6;
    const register unsigned short int SYSCTL_SCGCGPIO_S7 = 7;
    sbit  SYSCTL_SCGCGPIO_S7_bit at SYSCTL_SCGCGPIO.B7;
    const register unsigned short int SYSCTL_SCGCGPIO_S8 = 8;
    sbit  SYSCTL_SCGCGPIO_S8_bit at SYSCTL_SCGCGPIO.B8;
    const register unsigned short int SYSCTL_SCGCGPIO_S9 = 9;
    sbit  SYSCTL_SCGCGPIO_S9_bit at SYSCTL_SCGCGPIO.B9;
    const register unsigned short int SYSCTL_SCGCGPIO_S10 = 10;
    sbit  SYSCTL_SCGCGPIO_S10_bit at SYSCTL_SCGCGPIO.B10;
    const register unsigned short int SYSCTL_SCGCGPIO_S11 = 11;
    sbit  SYSCTL_SCGCGPIO_S11_bit at SYSCTL_SCGCGPIO.B11;
    const register unsigned short int SYSCTL_SCGCGPIO_S12 = 12;
    sbit  SYSCTL_SCGCGPIO_S12_bit at SYSCTL_SCGCGPIO.B12;
    const register unsigned short int SYSCTL_SCGCGPIO_S13 = 13;
    sbit  SYSCTL_SCGCGPIO_S13_bit at SYSCTL_SCGCGPIO.B13;
    const register unsigned short int SYSCTL_SCGCGPIO_S14 = 14;
    sbit  SYSCTL_SCGCGPIO_S14_bit at SYSCTL_SCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_SCGCDMA       absolute 0x400FE70C;
    const register unsigned short int SYSCTL_SCGCDMA_S0 = 0;
    sbit  SYSCTL_SCGCDMA_S0_bit at SYSCTL_SCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_SCGCEPI       absolute 0x400FE710;
    const register unsigned short int SYSCTL_SCGCEPI_S0 = 0;
    sbit  SYSCTL_SCGCEPI_S0_bit at SYSCTL_SCGCEPI.B0;

sfr unsigned long   volatile SYSCTL_SCGCHIB       absolute 0x400FE714;
    const register unsigned short int SYSCTL_SCGCHIB_S0 = 0;
    sbit  SYSCTL_SCGCHIB_S0_bit at SYSCTL_SCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_SCGCUART      absolute 0x400FE718;
    const register unsigned short int SYSCTL_SCGCUART_S0 = 0;
    sbit  SYSCTL_SCGCUART_S0_bit at SYSCTL_SCGCUART.B0;
    const register unsigned short int SYSCTL_SCGCUART_S1 = 1;
    sbit  SYSCTL_SCGCUART_S1_bit at SYSCTL_SCGCUART.B1;
    const register unsigned short int SYSCTL_SCGCUART_S2 = 2;
    sbit  SYSCTL_SCGCUART_S2_bit at SYSCTL_SCGCUART.B2;
    const register unsigned short int SYSCTL_SCGCUART_S3 = 3;
    sbit  SYSCTL_SCGCUART_S3_bit at SYSCTL_SCGCUART.B3;
    const register unsigned short int SYSCTL_SCGCUART_S4 = 4;
    sbit  SYSCTL_SCGCUART_S4_bit at SYSCTL_SCGCUART.B4;
    const register unsigned short int SYSCTL_SCGCUART_S5 = 5;
    sbit  SYSCTL_SCGCUART_S5_bit at SYSCTL_SCGCUART.B5;
    const register unsigned short int SYSCTL_SCGCUART_S6 = 6;
    sbit  SYSCTL_SCGCUART_S6_bit at SYSCTL_SCGCUART.B6;
    const register unsigned short int SYSCTL_SCGCUART_S7 = 7;
    sbit  SYSCTL_SCGCUART_S7_bit at SYSCTL_SCGCUART.B7;

sfr unsigned long   volatile SYSCTL_SCGCSSI       absolute 0x400FE71C;
    const register unsigned short int SYSCTL_SCGCSSI_S0 = 0;
    sbit  SYSCTL_SCGCSSI_S0_bit at SYSCTL_SCGCSSI.B0;
    const register unsigned short int SYSCTL_SCGCSSI_S1 = 1;
    sbit  SYSCTL_SCGCSSI_S1_bit at SYSCTL_SCGCSSI.B1;
    const register unsigned short int SYSCTL_SCGCSSI_S2 = 2;
    sbit  SYSCTL_SCGCSSI_S2_bit at SYSCTL_SCGCSSI.B2;
    const register unsigned short int SYSCTL_SCGCSSI_S3 = 3;
    sbit  SYSCTL_SCGCSSI_S3_bit at SYSCTL_SCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_SCGCI2C       absolute 0x400FE720;
    const register unsigned short int SYSCTL_SCGCI2C_S0 = 0;
    sbit  SYSCTL_SCGCI2C_S0_bit at SYSCTL_SCGCI2C.B0;
    const register unsigned short int SYSCTL_SCGCI2C_S1 = 1;
    sbit  SYSCTL_SCGCI2C_S1_bit at SYSCTL_SCGCI2C.B1;
    const register unsigned short int SYSCTL_SCGCI2C_S2 = 2;
    sbit  SYSCTL_SCGCI2C_S2_bit at SYSCTL_SCGCI2C.B2;
    const register unsigned short int SYSCTL_SCGCI2C_S3 = 3;
    sbit  SYSCTL_SCGCI2C_S3_bit at SYSCTL_SCGCI2C.B3;
    const register unsigned short int SYSCTL_SCGCI2C_S4 = 4;
    sbit  SYSCTL_SCGCI2C_S4_bit at SYSCTL_SCGCI2C.B4;
    const register unsigned short int SYSCTL_SCGCI2C_S5 = 5;
    sbit  SYSCTL_SCGCI2C_S5_bit at SYSCTL_SCGCI2C.B5;
    const register unsigned short int SYSCTL_SCGCI2C_S6 = 6;
    sbit  SYSCTL_SCGCI2C_S6_bit at SYSCTL_SCGCI2C.B6;
    const register unsigned short int SYSCTL_SCGCI2C_S7 = 7;
    sbit  SYSCTL_SCGCI2C_S7_bit at SYSCTL_SCGCI2C.B7;
    const register unsigned short int SYSCTL_SCGCI2C_S8 = 8;
    sbit  SYSCTL_SCGCI2C_S8_bit at SYSCTL_SCGCI2C.B8;
    const register unsigned short int SYSCTL_SCGCI2C_S9 = 9;
    sbit  SYSCTL_SCGCI2C_S9_bit at SYSCTL_SCGCI2C.B9;

sfr unsigned long   volatile SYSCTL_SCGCUSB       absolute 0x400FE728;
    const register unsigned short int SYSCTL_SCGCUSB_S0 = 0;
    sbit  SYSCTL_SCGCUSB_S0_bit at SYSCTL_SCGCUSB.B0;

sfr unsigned long   volatile SYSCTL_SCGCEPHY      absolute 0x400FE730;
    const register unsigned short int SYSCTL_SCGCEPHY_S0 = 0;
    sbit  SYSCTL_SCGCEPHY_S0_bit at SYSCTL_SCGCEPHY.B0;

sfr unsigned long   volatile SYSCTL_SCGCCAN       absolute 0x400FE734;
    const register unsigned short int SYSCTL_SCGCCAN_S0 = 0;
    sbit  SYSCTL_SCGCCAN_S0_bit at SYSCTL_SCGCCAN.B0;
    const register unsigned short int SYSCTL_SCGCCAN_S1 = 1;
    sbit  SYSCTL_SCGCCAN_S1_bit at SYSCTL_SCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_SCGCADC       absolute 0x400FE738;
    const register unsigned short int SYSCTL_SCGCADC_S0 = 0;
    sbit  SYSCTL_SCGCADC_S0_bit at SYSCTL_SCGCADC.B0;
    const register unsigned short int SYSCTL_SCGCADC_S1 = 1;
    sbit  SYSCTL_SCGCADC_S1_bit at SYSCTL_SCGCADC.B1;

sfr unsigned long   volatile SYSCTL_SCGCACMP      absolute 0x400FE73C;
    const register unsigned short int SYSCTL_SCGCACMP_S0 = 0;
    sbit  SYSCTL_SCGCACMP_S0_bit at SYSCTL_SCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_SCGCPWM       absolute 0x400FE740;
    const register unsigned short int SYSCTL_SCGCPWM_S0 = 0;
    sbit  SYSCTL_SCGCPWM_S0_bit at SYSCTL_SCGCPWM.B0;

sfr unsigned long   volatile SYSCTL_SCGCQEI       absolute 0x400FE744;
    const register unsigned short int SYSCTL_SCGCQEI_S0 = 0;
    sbit  SYSCTL_SCGCQEI_S0_bit at SYSCTL_SCGCQEI.B0;

sfr unsigned long   volatile SYSCTL_SCGCEEPROM    absolute 0x400FE758;
    const register unsigned short int SYSCTL_SCGCEEPROM_S0 = 0;
    sbit  SYSCTL_SCGCEEPROM_S0_bit at SYSCTL_SCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_SCGCCCM       absolute 0x400FE774;
    const register unsigned short int SYSCTL_SCGCCCM_S0 = 0;
    sbit  SYSCTL_SCGCCCM_S0_bit at SYSCTL_SCGCCCM.B0;

sfr unsigned long   volatile SYSCTL_SCGCEMAC      absolute 0x400FE79C;
    const register unsigned short int SYSCTL_SCGCEMAC_S0 = 0;
    sbit  SYSCTL_SCGCEMAC_S0_bit at SYSCTL_SCGCEMAC.B0;

sfr unsigned long   volatile SYSCTL_DCGCWD        absolute 0x400FE800;
    const register unsigned short int SYSCTL_DCGCWD_D0 = 0;
    sbit  SYSCTL_DCGCWD_D0_bit at SYSCTL_DCGCWD.B0;
    const register unsigned short int SYSCTL_DCGCWD_D1 = 1;
    sbit  SYSCTL_DCGCWD_D1_bit at SYSCTL_DCGCWD.B1;

sfr unsigned long   volatile SYSCTL_DCGCTIMER     absolute 0x400FE804;
    const register unsigned short int SYSCTL_DCGCTIMER_D0 = 0;
    sbit  SYSCTL_DCGCTIMER_D0_bit at SYSCTL_DCGCTIMER.B0;
    const register unsigned short int SYSCTL_DCGCTIMER_D1 = 1;
    sbit  SYSCTL_DCGCTIMER_D1_bit at SYSCTL_DCGCTIMER.B1;
    const register unsigned short int SYSCTL_DCGCTIMER_D2 = 2;
    sbit  SYSCTL_DCGCTIMER_D2_bit at SYSCTL_DCGCTIMER.B2;
    const register unsigned short int SYSCTL_DCGCTIMER_D3 = 3;
    sbit  SYSCTL_DCGCTIMER_D3_bit at SYSCTL_DCGCTIMER.B3;
    const register unsigned short int SYSCTL_DCGCTIMER_D4 = 4;
    sbit  SYSCTL_DCGCTIMER_D4_bit at SYSCTL_DCGCTIMER.B4;
    const register unsigned short int SYSCTL_DCGCTIMER_D5 = 5;
    sbit  SYSCTL_DCGCTIMER_D5_bit at SYSCTL_DCGCTIMER.B5;
    const register unsigned short int SYSCTL_DCGCTIMER_D6 = 6;
    sbit  SYSCTL_DCGCTIMER_D6_bit at SYSCTL_DCGCTIMER.B6;
    const register unsigned short int SYSCTL_DCGCTIMER_D7 = 7;
    sbit  SYSCTL_DCGCTIMER_D7_bit at SYSCTL_DCGCTIMER.B7;

sfr unsigned long   volatile SYSCTL_DCGCGPIO      absolute 0x400FE808;
    const register unsigned short int SYSCTL_DCGCGPIO_D0 = 0;
    sbit  SYSCTL_DCGCGPIO_D0_bit at SYSCTL_DCGCGPIO.B0;
    const register unsigned short int SYSCTL_DCGCGPIO_D1 = 1;
    sbit  SYSCTL_DCGCGPIO_D1_bit at SYSCTL_DCGCGPIO.B1;
    const register unsigned short int SYSCTL_DCGCGPIO_D2 = 2;
    sbit  SYSCTL_DCGCGPIO_D2_bit at SYSCTL_DCGCGPIO.B2;
    const register unsigned short int SYSCTL_DCGCGPIO_D3 = 3;
    sbit  SYSCTL_DCGCGPIO_D3_bit at SYSCTL_DCGCGPIO.B3;
    const register unsigned short int SYSCTL_DCGCGPIO_D4 = 4;
    sbit  SYSCTL_DCGCGPIO_D4_bit at SYSCTL_DCGCGPIO.B4;
    const register unsigned short int SYSCTL_DCGCGPIO_D5 = 5;
    sbit  SYSCTL_DCGCGPIO_D5_bit at SYSCTL_DCGCGPIO.B5;
    const register unsigned short int SYSCTL_DCGCGPIO_D6 = 6;
    sbit  SYSCTL_DCGCGPIO_D6_bit at SYSCTL_DCGCGPIO.B6;
    const register unsigned short int SYSCTL_DCGCGPIO_D7 = 7;
    sbit  SYSCTL_DCGCGPIO_D7_bit at SYSCTL_DCGCGPIO.B7;
    const register unsigned short int SYSCTL_DCGCGPIO_D8 = 8;
    sbit  SYSCTL_DCGCGPIO_D8_bit at SYSCTL_DCGCGPIO.B8;
    const register unsigned short int SYSCTL_DCGCGPIO_D9 = 9;
    sbit  SYSCTL_DCGCGPIO_D9_bit at SYSCTL_DCGCGPIO.B9;
    const register unsigned short int SYSCTL_DCGCGPIO_D10 = 10;
    sbit  SYSCTL_DCGCGPIO_D10_bit at SYSCTL_DCGCGPIO.B10;
    const register unsigned short int SYSCTL_DCGCGPIO_D11 = 11;
    sbit  SYSCTL_DCGCGPIO_D11_bit at SYSCTL_DCGCGPIO.B11;
    const register unsigned short int SYSCTL_DCGCGPIO_D12 = 12;
    sbit  SYSCTL_DCGCGPIO_D12_bit at SYSCTL_DCGCGPIO.B12;
    const register unsigned short int SYSCTL_DCGCGPIO_D13 = 13;
    sbit  SYSCTL_DCGCGPIO_D13_bit at SYSCTL_DCGCGPIO.B13;
    const register unsigned short int SYSCTL_DCGCGPIO_D14 = 14;
    sbit  SYSCTL_DCGCGPIO_D14_bit at SYSCTL_DCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_DCGCDMA       absolute 0x400FE80C;
    const register unsigned short int SYSCTL_DCGCDMA_D0 = 0;
    sbit  SYSCTL_DCGCDMA_D0_bit at SYSCTL_DCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_DCGCEPI       absolute 0x400FE810;
    const register unsigned short int SYSCTL_DCGCEPI_D0 = 0;
    sbit  SYSCTL_DCGCEPI_D0_bit at SYSCTL_DCGCEPI.B0;

sfr unsigned long   volatile SYSCTL_DCGCHIB       absolute 0x400FE814;
    const register unsigned short int SYSCTL_DCGCHIB_D0 = 0;
    sbit  SYSCTL_DCGCHIB_D0_bit at SYSCTL_DCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_DCGCUART      absolute 0x400FE818;
    const register unsigned short int SYSCTL_DCGCUART_D0 = 0;
    sbit  SYSCTL_DCGCUART_D0_bit at SYSCTL_DCGCUART.B0;
    const register unsigned short int SYSCTL_DCGCUART_D1 = 1;
    sbit  SYSCTL_DCGCUART_D1_bit at SYSCTL_DCGCUART.B1;
    const register unsigned short int SYSCTL_DCGCUART_D2 = 2;
    sbit  SYSCTL_DCGCUART_D2_bit at SYSCTL_DCGCUART.B2;
    const register unsigned short int SYSCTL_DCGCUART_D3 = 3;
    sbit  SYSCTL_DCGCUART_D3_bit at SYSCTL_DCGCUART.B3;
    const register unsigned short int SYSCTL_DCGCUART_D4 = 4;
    sbit  SYSCTL_DCGCUART_D4_bit at SYSCTL_DCGCUART.B4;
    const register unsigned short int SYSCTL_DCGCUART_D5 = 5;
    sbit  SYSCTL_DCGCUART_D5_bit at SYSCTL_DCGCUART.B5;
    const register unsigned short int SYSCTL_DCGCUART_D6 = 6;
    sbit  SYSCTL_DCGCUART_D6_bit at SYSCTL_DCGCUART.B6;
    const register unsigned short int SYSCTL_DCGCUART_D7 = 7;
    sbit  SYSCTL_DCGCUART_D7_bit at SYSCTL_DCGCUART.B7;

sfr unsigned long   volatile SYSCTL_DCGCSSI       absolute 0x400FE81C;
    const register unsigned short int SYSCTL_DCGCSSI_D0 = 0;
    sbit  SYSCTL_DCGCSSI_D0_bit at SYSCTL_DCGCSSI.B0;
    const register unsigned short int SYSCTL_DCGCSSI_D1 = 1;
    sbit  SYSCTL_DCGCSSI_D1_bit at SYSCTL_DCGCSSI.B1;
    const register unsigned short int SYSCTL_DCGCSSI_D2 = 2;
    sbit  SYSCTL_DCGCSSI_D2_bit at SYSCTL_DCGCSSI.B2;
    const register unsigned short int SYSCTL_DCGCSSI_D3 = 3;
    sbit  SYSCTL_DCGCSSI_D3_bit at SYSCTL_DCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_DCGCI2C       absolute 0x400FE820;
    const register unsigned short int SYSCTL_DCGCI2C_D0 = 0;
    sbit  SYSCTL_DCGCI2C_D0_bit at SYSCTL_DCGCI2C.B0;
    const register unsigned short int SYSCTL_DCGCI2C_D1 = 1;
    sbit  SYSCTL_DCGCI2C_D1_bit at SYSCTL_DCGCI2C.B1;
    const register unsigned short int SYSCTL_DCGCI2C_D2 = 2;
    sbit  SYSCTL_DCGCI2C_D2_bit at SYSCTL_DCGCI2C.B2;
    const register unsigned short int SYSCTL_DCGCI2C_D3 = 3;
    sbit  SYSCTL_DCGCI2C_D3_bit at SYSCTL_DCGCI2C.B3;
    const register unsigned short int SYSCTL_DCGCI2C_D4 = 4;
    sbit  SYSCTL_DCGCI2C_D4_bit at SYSCTL_DCGCI2C.B4;
    const register unsigned short int SYSCTL_DCGCI2C_D5 = 5;
    sbit  SYSCTL_DCGCI2C_D5_bit at SYSCTL_DCGCI2C.B5;
    const register unsigned short int SYSCTL_DCGCI2C_D6 = 6;
    sbit  SYSCTL_DCGCI2C_D6_bit at SYSCTL_DCGCI2C.B6;
    const register unsigned short int SYSCTL_DCGCI2C_D7 = 7;
    sbit  SYSCTL_DCGCI2C_D7_bit at SYSCTL_DCGCI2C.B7;
    const register unsigned short int SYSCTL_DCGCI2C_D8 = 8;
    sbit  SYSCTL_DCGCI2C_D8_bit at SYSCTL_DCGCI2C.B8;
    const register unsigned short int SYSCTL_DCGCI2C_D9 = 9;
    sbit  SYSCTL_DCGCI2C_D9_bit at SYSCTL_DCGCI2C.B9;

sfr unsigned long   volatile SYSCTL_DCGCUSB       absolute 0x400FE828;
    const register unsigned short int SYSCTL_DCGCUSB_D0 = 0;
    sbit  SYSCTL_DCGCUSB_D0_bit at SYSCTL_DCGCUSB.B0;

sfr unsigned long   volatile SYSCTL_DCGCEPHY      absolute 0x400FE830;
    const register unsigned short int SYSCTL_DCGCEPHY_D0 = 0;
    sbit  SYSCTL_DCGCEPHY_D0_bit at SYSCTL_DCGCEPHY.B0;

sfr unsigned long   volatile SYSCTL_DCGCCAN       absolute 0x400FE834;
    const register unsigned short int SYSCTL_DCGCCAN_D0 = 0;
    sbit  SYSCTL_DCGCCAN_D0_bit at SYSCTL_DCGCCAN.B0;
    const register unsigned short int SYSCTL_DCGCCAN_D1 = 1;
    sbit  SYSCTL_DCGCCAN_D1_bit at SYSCTL_DCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_DCGCADC       absolute 0x400FE838;
    const register unsigned short int SYSCTL_DCGCADC_D0 = 0;
    sbit  SYSCTL_DCGCADC_D0_bit at SYSCTL_DCGCADC.B0;
    const register unsigned short int SYSCTL_DCGCADC_D1 = 1;
    sbit  SYSCTL_DCGCADC_D1_bit at SYSCTL_DCGCADC.B1;

sfr unsigned long   volatile SYSCTL_DCGCACMP      absolute 0x400FE83C;
    const register unsigned short int SYSCTL_DCGCACMP_D0 = 0;
    sbit  SYSCTL_DCGCACMP_D0_bit at SYSCTL_DCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_DCGCPWM       absolute 0x400FE840;
    const register unsigned short int SYSCTL_DCGCPWM_D0 = 0;
    sbit  SYSCTL_DCGCPWM_D0_bit at SYSCTL_DCGCPWM.B0;

sfr unsigned long   volatile SYSCTL_DCGCQEI       absolute 0x400FE844;
    const register unsigned short int SYSCTL_DCGCQEI_D0 = 0;
    sbit  SYSCTL_DCGCQEI_D0_bit at SYSCTL_DCGCQEI.B0;

sfr unsigned long   volatile SYSCTL_DCGCEEPROM    absolute 0x400FE858;
    const register unsigned short int SYSCTL_DCGCEEPROM_D0 = 0;
    sbit  SYSCTL_DCGCEEPROM_D0_bit at SYSCTL_DCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_DCGCCCM       absolute 0x400FE874;
    const register unsigned short int SYSCTL_DCGCCCM_D0 = 0;
    sbit  SYSCTL_DCGCCCM_D0_bit at SYSCTL_DCGCCCM.B0;

sfr unsigned long   volatile SYSCTL_DCGCEMAC      absolute 0x400FE89C;
    const register unsigned short int SYSCTL_DCGCEMAC_D0 = 0;
    sbit  SYSCTL_DCGCEMAC_D0_bit at SYSCTL_DCGCEMAC.B0;

sfr unsigned long   volatile SYSCTL_PCWD          absolute 0x400FE900;
    const register unsigned short int SYSCTL_PCWD_P0 = 0;
    sbit  SYSCTL_PCWD_P0_bit at SYSCTL_PCWD.B0;
    const register unsigned short int SYSCTL_PCWD_P1 = 1;
    sbit  SYSCTL_PCWD_P1_bit at SYSCTL_PCWD.B1;

sfr unsigned long   volatile SYSCTL_PCTIMER       absolute 0x400FE904;
    const register unsigned short int SYSCTL_PCTIMER_P0 = 0;
    sbit  SYSCTL_PCTIMER_P0_bit at SYSCTL_PCTIMER.B0;
    const register unsigned short int SYSCTL_PCTIMER_P1 = 1;
    sbit  SYSCTL_PCTIMER_P1_bit at SYSCTL_PCTIMER.B1;
    const register unsigned short int SYSCTL_PCTIMER_P2 = 2;
    sbit  SYSCTL_PCTIMER_P2_bit at SYSCTL_PCTIMER.B2;
    const register unsigned short int SYSCTL_PCTIMER_P3 = 3;
    sbit  SYSCTL_PCTIMER_P3_bit at SYSCTL_PCTIMER.B3;
    const register unsigned short int SYSCTL_PCTIMER_P4 = 4;
    sbit  SYSCTL_PCTIMER_P4_bit at SYSCTL_PCTIMER.B4;
    const register unsigned short int SYSCTL_PCTIMER_P5 = 5;
    sbit  SYSCTL_PCTIMER_P5_bit at SYSCTL_PCTIMER.B5;
    const register unsigned short int SYSCTL_PCTIMER_P6 = 6;
    sbit  SYSCTL_PCTIMER_P6_bit at SYSCTL_PCTIMER.B6;
    const register unsigned short int SYSCTL_PCTIMER_P7 = 7;
    sbit  SYSCTL_PCTIMER_P7_bit at SYSCTL_PCTIMER.B7;

sfr unsigned long   volatile SYSCTL_PCGPIO        absolute 0x400FE908;
    const register unsigned short int SYSCTL_PCGPIO_P0 = 0;
    sbit  SYSCTL_PCGPIO_P0_bit at SYSCTL_PCGPIO.B0;
    const register unsigned short int SYSCTL_PCGPIO_P1 = 1;
    sbit  SYSCTL_PCGPIO_P1_bit at SYSCTL_PCGPIO.B1;
    const register unsigned short int SYSCTL_PCGPIO_P2 = 2;
    sbit  SYSCTL_PCGPIO_P2_bit at SYSCTL_PCGPIO.B2;
    const register unsigned short int SYSCTL_PCGPIO_P3 = 3;
    sbit  SYSCTL_PCGPIO_P3_bit at SYSCTL_PCGPIO.B3;
    const register unsigned short int SYSCTL_PCGPIO_P4 = 4;
    sbit  SYSCTL_PCGPIO_P4_bit at SYSCTL_PCGPIO.B4;
    const register unsigned short int SYSCTL_PCGPIO_P5 = 5;
    sbit  SYSCTL_PCGPIO_P5_bit at SYSCTL_PCGPIO.B5;
    const register unsigned short int SYSCTL_PCGPIO_P6 = 6;
    sbit  SYSCTL_PCGPIO_P6_bit at SYSCTL_PCGPIO.B6;
    const register unsigned short int SYSCTL_PCGPIO_P7 = 7;
    sbit  SYSCTL_PCGPIO_P7_bit at SYSCTL_PCGPIO.B7;
    const register unsigned short int SYSCTL_PCGPIO_P8 = 8;
    sbit  SYSCTL_PCGPIO_P8_bit at SYSCTL_PCGPIO.B8;
    const register unsigned short int SYSCTL_PCGPIO_P9 = 9;
    sbit  SYSCTL_PCGPIO_P9_bit at SYSCTL_PCGPIO.B9;
    const register unsigned short int SYSCTL_PCGPIO_P10 = 10;
    sbit  SYSCTL_PCGPIO_P10_bit at SYSCTL_PCGPIO.B10;
    const register unsigned short int SYSCTL_PCGPIO_P11 = 11;
    sbit  SYSCTL_PCGPIO_P11_bit at SYSCTL_PCGPIO.B11;
    const register unsigned short int SYSCTL_PCGPIO_P12 = 12;
    sbit  SYSCTL_PCGPIO_P12_bit at SYSCTL_PCGPIO.B12;
    const register unsigned short int SYSCTL_PCGPIO_P13 = 13;
    sbit  SYSCTL_PCGPIO_P13_bit at SYSCTL_PCGPIO.B13;
    const register unsigned short int SYSCTL_PCGPIO_P14 = 14;
    sbit  SYSCTL_PCGPIO_P14_bit at SYSCTL_PCGPIO.B14;

sfr unsigned long   volatile SYSCTL_PCDMA         absolute 0x400FE90C;
    const register unsigned short int SYSCTL_PCDMA_P0 = 0;
    sbit  SYSCTL_PCDMA_P0_bit at SYSCTL_PCDMA.B0;

sfr unsigned long   volatile SYSCTL_PCEPI         absolute 0x400FE910;
    const register unsigned short int SYSCTL_PCEPI_P0 = 0;
    sbit  SYSCTL_PCEPI_P0_bit at SYSCTL_PCEPI.B0;

sfr unsigned long   volatile SYSCTL_PCHIB         absolute 0x400FE914;
    const register unsigned short int SYSCTL_PCHIB_P0 = 0;
    sbit  SYSCTL_PCHIB_P0_bit at SYSCTL_PCHIB.B0;

sfr unsigned long   volatile SYSCTL_PCUART        absolute 0x400FE918;
    const register unsigned short int SYSCTL_PCUART_P0 = 0;
    sbit  SYSCTL_PCUART_P0_bit at SYSCTL_PCUART.B0;
    const register unsigned short int SYSCTL_PCUART_P1 = 1;
    sbit  SYSCTL_PCUART_P1_bit at SYSCTL_PCUART.B1;
    const register unsigned short int SYSCTL_PCUART_P2 = 2;
    sbit  SYSCTL_PCUART_P2_bit at SYSCTL_PCUART.B2;
    const register unsigned short int SYSCTL_PCUART_P3 = 3;
    sbit  SYSCTL_PCUART_P3_bit at SYSCTL_PCUART.B3;
    const register unsigned short int SYSCTL_PCUART_P4 = 4;
    sbit  SYSCTL_PCUART_P4_bit at SYSCTL_PCUART.B4;
    const register unsigned short int SYSCTL_PCUART_P5 = 5;
    sbit  SYSCTL_PCUART_P5_bit at SYSCTL_PCUART.B5;
    const register unsigned short int SYSCTL_PCUART_P6 = 6;
    sbit  SYSCTL_PCUART_P6_bit at SYSCTL_PCUART.B6;
    const register unsigned short int SYSCTL_PCUART_P7 = 7;
    sbit  SYSCTL_PCUART_P7_bit at SYSCTL_PCUART.B7;

sfr unsigned long   volatile SYSCTL_PCSSI         absolute 0x400FE91C;
    const register unsigned short int SYSCTL_PCSSI_P0 = 0;
    sbit  SYSCTL_PCSSI_P0_bit at SYSCTL_PCSSI.B0;
    const register unsigned short int SYSCTL_PCSSI_P1 = 1;
    sbit  SYSCTL_PCSSI_P1_bit at SYSCTL_PCSSI.B1;
    const register unsigned short int SYSCTL_PCSSI_P2 = 2;
    sbit  SYSCTL_PCSSI_P2_bit at SYSCTL_PCSSI.B2;
    const register unsigned short int SYSCTL_PCSSI_P3 = 3;
    sbit  SYSCTL_PCSSI_P3_bit at SYSCTL_PCSSI.B3;

sfr unsigned long   volatile SYSCTL_PCI2C         absolute 0x400FE920;
    const register unsigned short int SYSCTL_PCI2C_P0 = 0;
    sbit  SYSCTL_PCI2C_P0_bit at SYSCTL_PCI2C.B0;
    const register unsigned short int SYSCTL_PCI2C_P1 = 1;
    sbit  SYSCTL_PCI2C_P1_bit at SYSCTL_PCI2C.B1;
    const register unsigned short int SYSCTL_PCI2C_P2 = 2;
    sbit  SYSCTL_PCI2C_P2_bit at SYSCTL_PCI2C.B2;
    const register unsigned short int SYSCTL_PCI2C_P3 = 3;
    sbit  SYSCTL_PCI2C_P3_bit at SYSCTL_PCI2C.B3;
    const register unsigned short int SYSCTL_PCI2C_P4 = 4;
    sbit  SYSCTL_PCI2C_P4_bit at SYSCTL_PCI2C.B4;
    const register unsigned short int SYSCTL_PCI2C_P5 = 5;
    sbit  SYSCTL_PCI2C_P5_bit at SYSCTL_PCI2C.B5;
    const register unsigned short int SYSCTL_PCI2C_P6 = 6;
    sbit  SYSCTL_PCI2C_P6_bit at SYSCTL_PCI2C.B6;
    const register unsigned short int SYSCTL_PCI2C_P7 = 7;
    sbit  SYSCTL_PCI2C_P7_bit at SYSCTL_PCI2C.B7;
    const register unsigned short int SYSCTL_PCI2C_P8 = 8;
    sbit  SYSCTL_PCI2C_P8_bit at SYSCTL_PCI2C.B8;
    const register unsigned short int SYSCTL_PCI2C_P9 = 9;
    sbit  SYSCTL_PCI2C_P9_bit at SYSCTL_PCI2C.B9;

sfr unsigned long   volatile SYSCTL_PCUSB         absolute 0x400FE928;
    const register unsigned short int SYSCTL_PCUSB_P0 = 0;
    sbit  SYSCTL_PCUSB_P0_bit at SYSCTL_PCUSB.B0;

sfr unsigned long   volatile SYSCTL_PCEPHY        absolute 0x400FE930;
    const register unsigned short int SYSCTL_PCEPHY_P0 = 0;
    sbit  SYSCTL_PCEPHY_P0_bit at SYSCTL_PCEPHY.B0;

sfr unsigned long   volatile SYSCTL_PCCAN         absolute 0x400FE934;
    const register unsigned short int SYSCTL_PCCAN_P0 = 0;
    sbit  SYSCTL_PCCAN_P0_bit at SYSCTL_PCCAN.B0;
    const register unsigned short int SYSCTL_PCCAN_P1 = 1;
    sbit  SYSCTL_PCCAN_P1_bit at SYSCTL_PCCAN.B1;

sfr unsigned long   volatile SYSCTL_PCADC         absolute 0x400FE938;
    const register unsigned short int SYSCTL_PCADC_P0 = 0;
    sbit  SYSCTL_PCADC_P0_bit at SYSCTL_PCADC.B0;
    const register unsigned short int SYSCTL_PCADC_P1 = 1;
    sbit  SYSCTL_PCADC_P1_bit at SYSCTL_PCADC.B1;

sfr unsigned long   volatile SYSCTL_PCACMP        absolute 0x400FE93C;
    const register unsigned short int SYSCTL_PCACMP_P0 = 0;
    sbit  SYSCTL_PCACMP_P0_bit at SYSCTL_PCACMP.B0;

sfr unsigned long   volatile SYSCTL_PCPWM         absolute 0x400FE940;
    const register unsigned short int SYSCTL_PCPWM_P0 = 0;
    sbit  SYSCTL_PCPWM_P0_bit at SYSCTL_PCPWM.B0;

sfr unsigned long   volatile SYSCTL_PCQEI         absolute 0x400FE944;
    const register unsigned short int SYSCTL_PCQEI_P0 = 0;
    sbit  SYSCTL_PCQEI_P0_bit at SYSCTL_PCQEI.B0;

sfr unsigned long   volatile SYSCTL_PCEEPROM      absolute 0x400FE958;
    const register unsigned short int SYSCTL_PCEEPROM_P0 = 0;
    sbit  SYSCTL_PCEEPROM_P0_bit at SYSCTL_PCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_PCCCM         absolute 0x400FE974;
    const register unsigned short int SYSCTL_PCCCM_P0 = 0;
    sbit  SYSCTL_PCCCM_P0_bit at SYSCTL_PCCCM.B0;

sfr unsigned long   volatile SYSCTL_PCEMAC        absolute 0x400FE99C;
    const register unsigned short int SYSCTL_PCEMAC_P0 = 0;
    sbit  SYSCTL_PCEMAC_P0_bit at SYSCTL_PCEMAC.B0;

sfr unsigned long   volatile SYSCTL_PRWD          absolute 0x400FEA00;
    const register unsigned short int SYSCTL_PRWD_R0 = 0;
    sbit  SYSCTL_PRWD_R0_bit at SYSCTL_PRWD.B0;
    const register unsigned short int SYSCTL_PRWD_R1 = 1;
    sbit  SYSCTL_PRWD_R1_bit at SYSCTL_PRWD.B1;

sfr unsigned long   volatile SYSCTL_PRTIMER       absolute 0x400FEA04;
    const register unsigned short int SYSCTL_PRTIMER_R0 = 0;
    sbit  SYSCTL_PRTIMER_R0_bit at SYSCTL_PRTIMER.B0;
    const register unsigned short int SYSCTL_PRTIMER_R1 = 1;
    sbit  SYSCTL_PRTIMER_R1_bit at SYSCTL_PRTIMER.B1;
    const register unsigned short int SYSCTL_PRTIMER_R2 = 2;
    sbit  SYSCTL_PRTIMER_R2_bit at SYSCTL_PRTIMER.B2;
    const register unsigned short int SYSCTL_PRTIMER_R3 = 3;
    sbit  SYSCTL_PRTIMER_R3_bit at SYSCTL_PRTIMER.B3;
    const register unsigned short int SYSCTL_PRTIMER_R4 = 4;
    sbit  SYSCTL_PRTIMER_R4_bit at SYSCTL_PRTIMER.B4;
    const register unsigned short int SYSCTL_PRTIMER_R5 = 5;
    sbit  SYSCTL_PRTIMER_R5_bit at SYSCTL_PRTIMER.B5;
    const register unsigned short int SYSCTL_PRTIMER_R6 = 6;
    sbit  SYSCTL_PRTIMER_R6_bit at SYSCTL_PRTIMER.B6;
    const register unsigned short int SYSCTL_PRTIMER_R7 = 7;
    sbit  SYSCTL_PRTIMER_R7_bit at SYSCTL_PRTIMER.B7;

sfr unsigned long   volatile SYSCTL_PRGPIO        absolute 0x400FEA08;
    const register unsigned short int SYSCTL_PRGPIO_R0 = 0;
    sbit  SYSCTL_PRGPIO_R0_bit at SYSCTL_PRGPIO.B0;
    const register unsigned short int SYSCTL_PRGPIO_R1 = 1;
    sbit  SYSCTL_PRGPIO_R1_bit at SYSCTL_PRGPIO.B1;
    const register unsigned short int SYSCTL_PRGPIO_R2 = 2;
    sbit  SYSCTL_PRGPIO_R2_bit at SYSCTL_PRGPIO.B2;
    const register unsigned short int SYSCTL_PRGPIO_R3 = 3;
    sbit  SYSCTL_PRGPIO_R3_bit at SYSCTL_PRGPIO.B3;
    const register unsigned short int SYSCTL_PRGPIO_R4 = 4;
    sbit  SYSCTL_PRGPIO_R4_bit at SYSCTL_PRGPIO.B4;
    const register unsigned short int SYSCTL_PRGPIO_R5 = 5;
    sbit  SYSCTL_PRGPIO_R5_bit at SYSCTL_PRGPIO.B5;
    const register unsigned short int SYSCTL_PRGPIO_R6 = 6;
    sbit  SYSCTL_PRGPIO_R6_bit at SYSCTL_PRGPIO.B6;
    const register unsigned short int SYSCTL_PRGPIO_R7 = 7;
    sbit  SYSCTL_PRGPIO_R7_bit at SYSCTL_PRGPIO.B7;
    const register unsigned short int SYSCTL_PRGPIO_R8 = 8;
    sbit  SYSCTL_PRGPIO_R8_bit at SYSCTL_PRGPIO.B8;
    const register unsigned short int SYSCTL_PRGPIO_R9 = 9;
    sbit  SYSCTL_PRGPIO_R9_bit at SYSCTL_PRGPIO.B9;
    const register unsigned short int SYSCTL_PRGPIO_R10 = 10;
    sbit  SYSCTL_PRGPIO_R10_bit at SYSCTL_PRGPIO.B10;
    const register unsigned short int SYSCTL_PRGPIO_R11 = 11;
    sbit  SYSCTL_PRGPIO_R11_bit at SYSCTL_PRGPIO.B11;
    const register unsigned short int SYSCTL_PRGPIO_R12 = 12;
    sbit  SYSCTL_PRGPIO_R12_bit at SYSCTL_PRGPIO.B12;
    const register unsigned short int SYSCTL_PRGPIO_R13 = 13;
    sbit  SYSCTL_PRGPIO_R13_bit at SYSCTL_PRGPIO.B13;
    const register unsigned short int SYSCTL_PRGPIO_R14 = 14;
    sbit  SYSCTL_PRGPIO_R14_bit at SYSCTL_PRGPIO.B14;

sfr unsigned long   volatile SYSCTL_PRDMA         absolute 0x400FEA0C;
    const register unsigned short int SYSCTL_PRDMA_R0 = 0;
    sbit  SYSCTL_PRDMA_R0_bit at SYSCTL_PRDMA.B0;

sfr unsigned long   volatile SYSCTL_PREPI         absolute 0x400FEA10;
    const register unsigned short int SYSCTL_PREPI_R0 = 0;
    sbit  SYSCTL_PREPI_R0_bit at SYSCTL_PREPI.B0;

sfr unsigned long   volatile SYSCTL_PRHIB         absolute 0x400FEA14;
    const register unsigned short int SYSCTL_PRHIB_R0 = 0;
    sbit  SYSCTL_PRHIB_R0_bit at SYSCTL_PRHIB.B0;

sfr unsigned long   volatile SYSCTL_PRUART        absolute 0x400FEA18;
    const register unsigned short int SYSCTL_PRUART_R0 = 0;
    sbit  SYSCTL_PRUART_R0_bit at SYSCTL_PRUART.B0;
    const register unsigned short int SYSCTL_PRUART_R1 = 1;
    sbit  SYSCTL_PRUART_R1_bit at SYSCTL_PRUART.B1;
    const register unsigned short int SYSCTL_PRUART_R2 = 2;
    sbit  SYSCTL_PRUART_R2_bit at SYSCTL_PRUART.B2;
    const register unsigned short int SYSCTL_PRUART_R3 = 3;
    sbit  SYSCTL_PRUART_R3_bit at SYSCTL_PRUART.B3;
    const register unsigned short int SYSCTL_PRUART_R4 = 4;
    sbit  SYSCTL_PRUART_R4_bit at SYSCTL_PRUART.B4;
    const register unsigned short int SYSCTL_PRUART_R5 = 5;
    sbit  SYSCTL_PRUART_R5_bit at SYSCTL_PRUART.B5;
    const register unsigned short int SYSCTL_PRUART_R6 = 6;
    sbit  SYSCTL_PRUART_R6_bit at SYSCTL_PRUART.B6;
    const register unsigned short int SYSCTL_PRUART_R7 = 7;
    sbit  SYSCTL_PRUART_R7_bit at SYSCTL_PRUART.B7;

sfr unsigned long   volatile SYSCTL_PRSSI         absolute 0x400FEA1C;
    const register unsigned short int SYSCTL_PRSSI_R0 = 0;
    sbit  SYSCTL_PRSSI_R0_bit at SYSCTL_PRSSI.B0;
    const register unsigned short int SYSCTL_PRSSI_R1 = 1;
    sbit  SYSCTL_PRSSI_R1_bit at SYSCTL_PRSSI.B1;
    const register unsigned short int SYSCTL_PRSSI_R2 = 2;
    sbit  SYSCTL_PRSSI_R2_bit at SYSCTL_PRSSI.B2;
    const register unsigned short int SYSCTL_PRSSI_R3 = 3;
    sbit  SYSCTL_PRSSI_R3_bit at SYSCTL_PRSSI.B3;

sfr unsigned long   volatile SYSCTL_PRI2C         absolute 0x400FEA20;
    const register unsigned short int SYSCTL_PRI2C_R0 = 0;
    sbit  SYSCTL_PRI2C_R0_bit at SYSCTL_PRI2C.B0;
    const register unsigned short int SYSCTL_PRI2C_R1 = 1;
    sbit  SYSCTL_PRI2C_R1_bit at SYSCTL_PRI2C.B1;
    const register unsigned short int SYSCTL_PRI2C_R2 = 2;
    sbit  SYSCTL_PRI2C_R2_bit at SYSCTL_PRI2C.B2;
    const register unsigned short int SYSCTL_PRI2C_R3 = 3;
    sbit  SYSCTL_PRI2C_R3_bit at SYSCTL_PRI2C.B3;
    const register unsigned short int SYSCTL_PRI2C_R4 = 4;
    sbit  SYSCTL_PRI2C_R4_bit at SYSCTL_PRI2C.B4;
    const register unsigned short int SYSCTL_PRI2C_R5 = 5;
    sbit  SYSCTL_PRI2C_R5_bit at SYSCTL_PRI2C.B5;
    const register unsigned short int SYSCTL_PRI2C_R6 = 6;
    sbit  SYSCTL_PRI2C_R6_bit at SYSCTL_PRI2C.B6;
    const register unsigned short int SYSCTL_PRI2C_R7 = 7;
    sbit  SYSCTL_PRI2C_R7_bit at SYSCTL_PRI2C.B7;
    const register unsigned short int SYSCTL_PRI2C_R8 = 8;
    sbit  SYSCTL_PRI2C_R8_bit at SYSCTL_PRI2C.B8;
    const register unsigned short int SYSCTL_PRI2C_R9 = 9;
    sbit  SYSCTL_PRI2C_R9_bit at SYSCTL_PRI2C.B9;

sfr unsigned long   volatile SYSCTL_PRUSB         absolute 0x400FEA28;
    const register unsigned short int SYSCTL_PRUSB_R0 = 0;
    sbit  SYSCTL_PRUSB_R0_bit at SYSCTL_PRUSB.B0;

sfr unsigned long   volatile SYSCTL_PREPHY        absolute 0x400FEA30;
    const register unsigned short int SYSCTL_PREPHY_R0 = 0;
    sbit  SYSCTL_PREPHY_R0_bit at SYSCTL_PREPHY.B0;

sfr unsigned long   volatile SYSCTL_PRCAN         absolute 0x400FEA34;
    const register unsigned short int SYSCTL_PRCAN_R0 = 0;
    sbit  SYSCTL_PRCAN_R0_bit at SYSCTL_PRCAN.B0;
    const register unsigned short int SYSCTL_PRCAN_R1 = 1;
    sbit  SYSCTL_PRCAN_R1_bit at SYSCTL_PRCAN.B1;

sfr unsigned long   volatile SYSCTL_PRADC         absolute 0x400FEA38;
    const register unsigned short int SYSCTL_PRADC_R0 = 0;
    sbit  SYSCTL_PRADC_R0_bit at SYSCTL_PRADC.B0;
    const register unsigned short int SYSCTL_PRADC_R1 = 1;
    sbit  SYSCTL_PRADC_R1_bit at SYSCTL_PRADC.B1;

sfr unsigned long   volatile SYSCTL_PRACMP        absolute 0x400FEA3C;
    const register unsigned short int SYSCTL_PRACMP_R0 = 0;
    sbit  SYSCTL_PRACMP_R0_bit at SYSCTL_PRACMP.B0;

sfr unsigned long   volatile SYSCTL_PRPWM         absolute 0x400FEA40;
    const register unsigned short int SYSCTL_PRPWM_R0 = 0;
    sbit  SYSCTL_PRPWM_R0_bit at SYSCTL_PRPWM.B0;

sfr unsigned long   volatile SYSCTL_PRQEI         absolute 0x400FEA44;
    const register unsigned short int SYSCTL_PRQEI_R0 = 0;
    sbit  SYSCTL_PRQEI_R0_bit at SYSCTL_PRQEI.B0;

sfr unsigned long   volatile SYSCTL_PREEPROM      absolute 0x400FEA58;
    const register unsigned short int SYSCTL_PREEPROM_R0 = 0;
    sbit  SYSCTL_PREEPROM_R0_bit at SYSCTL_PREEPROM.B0;

sfr unsigned long   volatile SYSCTL_PRCCM         absolute 0x400FEA74;
    const register unsigned short int SYSCTL_PRCCM_R0 = 0;
    sbit  SYSCTL_PRCCM_R0_bit at SYSCTL_PRCCM.B0;

sfr unsigned long   volatile SYSCTL_PREMAC        absolute 0x400FEA9C;
    const register unsigned short int SYSCTL_PREMAC_R0 = 0;
    sbit  SYSCTL_PREMAC_R0_bit at SYSCTL_PREMAC.B0;

sfr unsigned long   volatile UDMA_STAT            absolute 0x400FF000;
    const register unsigned short int UDMA_STAT_MASTEN = 0;
    sbit  UDMA_STAT_MASTEN_bit at UDMA_STAT.B0;
    const register unsigned short int UDMA_STAT_STATE4 = 4;
    sbit  UDMA_STAT_STATE4_bit at UDMA_STAT.B4;
    const register unsigned short int UDMA_STAT_STATE5 = 5;
    sbit  UDMA_STAT_STATE5_bit at UDMA_STAT.B5;
    const register unsigned short int UDMA_STAT_STATE6 = 6;
    sbit  UDMA_STAT_STATE6_bit at UDMA_STAT.B6;
    const register unsigned short int UDMA_STAT_STATE7 = 7;
    sbit  UDMA_STAT_STATE7_bit at UDMA_STAT.B7;
    const register unsigned short int UDMA_STAT_DMACHANS16 = 16;
    sbit  UDMA_STAT_DMACHANS16_bit at UDMA_STAT.B16;
    const register unsigned short int UDMA_STAT_DMACHANS17 = 17;
    sbit  UDMA_STAT_DMACHANS17_bit at UDMA_STAT.B17;
    const register unsigned short int UDMA_STAT_DMACHANS18 = 18;
    sbit  UDMA_STAT_DMACHANS18_bit at UDMA_STAT.B18;
    const register unsigned short int UDMA_STAT_DMACHANS19 = 19;
    sbit  UDMA_STAT_DMACHANS19_bit at UDMA_STAT.B19;
    const register unsigned short int UDMA_STAT_DMACHANS20 = 20;
    sbit  UDMA_STAT_DMACHANS20_bit at UDMA_STAT.B20;

sfr unsigned long   volatile UDMA_CFG             absolute 0x400FF004;
    const register unsigned short int UDMA_CFG_MASTEN = 0;
    sbit  UDMA_CFG_MASTEN_bit at UDMA_CFG.B0;

sfr unsigned long   volatile UDMA_CTLBASE         absolute 0x400FF008;
    const register unsigned short int UDMA_CTLBASE_ADDR10 = 10;
    sbit  UDMA_CTLBASE_ADDR10_bit at UDMA_CTLBASE.B10;
    const register unsigned short int UDMA_CTLBASE_ADDR11 = 11;
    sbit  UDMA_CTLBASE_ADDR11_bit at UDMA_CTLBASE.B11;
    const register unsigned short int UDMA_CTLBASE_ADDR12 = 12;
    sbit  UDMA_CTLBASE_ADDR12_bit at UDMA_CTLBASE.B12;
    const register unsigned short int UDMA_CTLBASE_ADDR13 = 13;
    sbit  UDMA_CTLBASE_ADDR13_bit at UDMA_CTLBASE.B13;
    const register unsigned short int UDMA_CTLBASE_ADDR14 = 14;
    sbit  UDMA_CTLBASE_ADDR14_bit at UDMA_CTLBASE.B14;
    const register unsigned short int UDMA_CTLBASE_ADDR15 = 15;
    sbit  UDMA_CTLBASE_ADDR15_bit at UDMA_CTLBASE.B15;
    const register unsigned short int UDMA_CTLBASE_ADDR16 = 16;
    sbit  UDMA_CTLBASE_ADDR16_bit at UDMA_CTLBASE.B16;
    const register unsigned short int UDMA_CTLBASE_ADDR17 = 17;
    sbit  UDMA_CTLBASE_ADDR17_bit at UDMA_CTLBASE.B17;
    const register unsigned short int UDMA_CTLBASE_ADDR18 = 18;
    sbit  UDMA_CTLBASE_ADDR18_bit at UDMA_CTLBASE.B18;
    const register unsigned short int UDMA_CTLBASE_ADDR19 = 19;
    sbit  UDMA_CTLBASE_ADDR19_bit at UDMA_CTLBASE.B19;
    const register unsigned short int UDMA_CTLBASE_ADDR20 = 20;
    sbit  UDMA_CTLBASE_ADDR20_bit at UDMA_CTLBASE.B20;
    const register unsigned short int UDMA_CTLBASE_ADDR21 = 21;
    sbit  UDMA_CTLBASE_ADDR21_bit at UDMA_CTLBASE.B21;
    const register unsigned short int UDMA_CTLBASE_ADDR22 = 22;
    sbit  UDMA_CTLBASE_ADDR22_bit at UDMA_CTLBASE.B22;
    const register unsigned short int UDMA_CTLBASE_ADDR23 = 23;
    sbit  UDMA_CTLBASE_ADDR23_bit at UDMA_CTLBASE.B23;
    const register unsigned short int UDMA_CTLBASE_ADDR24 = 24;
    sbit  UDMA_CTLBASE_ADDR24_bit at UDMA_CTLBASE.B24;
    const register unsigned short int UDMA_CTLBASE_ADDR25 = 25;
    sbit  UDMA_CTLBASE_ADDR25_bit at UDMA_CTLBASE.B25;
    const register unsigned short int UDMA_CTLBASE_ADDR26 = 26;
    sbit  UDMA_CTLBASE_ADDR26_bit at UDMA_CTLBASE.B26;
    const register unsigned short int UDMA_CTLBASE_ADDR27 = 27;
    sbit  UDMA_CTLBASE_ADDR27_bit at UDMA_CTLBASE.B27;
    const register unsigned short int UDMA_CTLBASE_ADDR28 = 28;
    sbit  UDMA_CTLBASE_ADDR28_bit at UDMA_CTLBASE.B28;
    const register unsigned short int UDMA_CTLBASE_ADDR29 = 29;
    sbit  UDMA_CTLBASE_ADDR29_bit at UDMA_CTLBASE.B29;
    const register unsigned short int UDMA_CTLBASE_ADDR30 = 30;
    sbit  UDMA_CTLBASE_ADDR30_bit at UDMA_CTLBASE.B30;
    const register unsigned short int UDMA_CTLBASE_ADDR31 = 31;
    sbit  UDMA_CTLBASE_ADDR31_bit at UDMA_CTLBASE.B31;

sfr unsigned long   volatile UDMA_ALTBASE         absolute 0x400FF00C;
    const register unsigned short int UDMA_ALTBASE_ADDR0 = 0;
    sbit  UDMA_ALTBASE_ADDR0_bit at UDMA_ALTBASE.B0;
    const register unsigned short int UDMA_ALTBASE_ADDR1 = 1;
    sbit  UDMA_ALTBASE_ADDR1_bit at UDMA_ALTBASE.B1;
    const register unsigned short int UDMA_ALTBASE_ADDR2 = 2;
    sbit  UDMA_ALTBASE_ADDR2_bit at UDMA_ALTBASE.B2;
    const register unsigned short int UDMA_ALTBASE_ADDR3 = 3;
    sbit  UDMA_ALTBASE_ADDR3_bit at UDMA_ALTBASE.B3;
    const register unsigned short int UDMA_ALTBASE_ADDR4 = 4;
    sbit  UDMA_ALTBASE_ADDR4_bit at UDMA_ALTBASE.B4;
    const register unsigned short int UDMA_ALTBASE_ADDR5 = 5;
    sbit  UDMA_ALTBASE_ADDR5_bit at UDMA_ALTBASE.B5;
    const register unsigned short int UDMA_ALTBASE_ADDR6 = 6;
    sbit  UDMA_ALTBASE_ADDR6_bit at UDMA_ALTBASE.B6;
    const register unsigned short int UDMA_ALTBASE_ADDR7 = 7;
    sbit  UDMA_ALTBASE_ADDR7_bit at UDMA_ALTBASE.B7;
    const register unsigned short int UDMA_ALTBASE_ADDR8 = 8;
    sbit  UDMA_ALTBASE_ADDR8_bit at UDMA_ALTBASE.B8;
    const register unsigned short int UDMA_ALTBASE_ADDR9 = 9;
    sbit  UDMA_ALTBASE_ADDR9_bit at UDMA_ALTBASE.B9;
    const register unsigned short int UDMA_ALTBASE_ADDR10 = 10;
    sbit  UDMA_ALTBASE_ADDR10_bit at UDMA_ALTBASE.B10;
    const register unsigned short int UDMA_ALTBASE_ADDR11 = 11;
    sbit  UDMA_ALTBASE_ADDR11_bit at UDMA_ALTBASE.B11;
    const register unsigned short int UDMA_ALTBASE_ADDR12 = 12;
    sbit  UDMA_ALTBASE_ADDR12_bit at UDMA_ALTBASE.B12;
    const register unsigned short int UDMA_ALTBASE_ADDR13 = 13;
    sbit  UDMA_ALTBASE_ADDR13_bit at UDMA_ALTBASE.B13;
    const register unsigned short int UDMA_ALTBASE_ADDR14 = 14;
    sbit  UDMA_ALTBASE_ADDR14_bit at UDMA_ALTBASE.B14;
    const register unsigned short int UDMA_ALTBASE_ADDR15 = 15;
    sbit  UDMA_ALTBASE_ADDR15_bit at UDMA_ALTBASE.B15;
    const register unsigned short int UDMA_ALTBASE_ADDR16 = 16;
    sbit  UDMA_ALTBASE_ADDR16_bit at UDMA_ALTBASE.B16;
    const register unsigned short int UDMA_ALTBASE_ADDR17 = 17;
    sbit  UDMA_ALTBASE_ADDR17_bit at UDMA_ALTBASE.B17;
    const register unsigned short int UDMA_ALTBASE_ADDR18 = 18;
    sbit  UDMA_ALTBASE_ADDR18_bit at UDMA_ALTBASE.B18;
    const register unsigned short int UDMA_ALTBASE_ADDR19 = 19;
    sbit  UDMA_ALTBASE_ADDR19_bit at UDMA_ALTBASE.B19;
    const register unsigned short int UDMA_ALTBASE_ADDR20 = 20;
    sbit  UDMA_ALTBASE_ADDR20_bit at UDMA_ALTBASE.B20;
    const register unsigned short int UDMA_ALTBASE_ADDR21 = 21;
    sbit  UDMA_ALTBASE_ADDR21_bit at UDMA_ALTBASE.B21;
    const register unsigned short int UDMA_ALTBASE_ADDR22 = 22;
    sbit  UDMA_ALTBASE_ADDR22_bit at UDMA_ALTBASE.B22;
    const register unsigned short int UDMA_ALTBASE_ADDR23 = 23;
    sbit  UDMA_ALTBASE_ADDR23_bit at UDMA_ALTBASE.B23;
    const register unsigned short int UDMA_ALTBASE_ADDR24 = 24;
    sbit  UDMA_ALTBASE_ADDR24_bit at UDMA_ALTBASE.B24;
    const register unsigned short int UDMA_ALTBASE_ADDR25 = 25;
    sbit  UDMA_ALTBASE_ADDR25_bit at UDMA_ALTBASE.B25;
    const register unsigned short int UDMA_ALTBASE_ADDR26 = 26;
    sbit  UDMA_ALTBASE_ADDR26_bit at UDMA_ALTBASE.B26;
    const register unsigned short int UDMA_ALTBASE_ADDR27 = 27;
    sbit  UDMA_ALTBASE_ADDR27_bit at UDMA_ALTBASE.B27;
    const register unsigned short int UDMA_ALTBASE_ADDR28 = 28;
    sbit  UDMA_ALTBASE_ADDR28_bit at UDMA_ALTBASE.B28;
    const register unsigned short int UDMA_ALTBASE_ADDR29 = 29;
    sbit  UDMA_ALTBASE_ADDR29_bit at UDMA_ALTBASE.B29;
    const register unsigned short int UDMA_ALTBASE_ADDR30 = 30;
    sbit  UDMA_ALTBASE_ADDR30_bit at UDMA_ALTBASE.B30;
    const register unsigned short int UDMA_ALTBASE_ADDR31 = 31;
    sbit  UDMA_ALTBASE_ADDR31_bit at UDMA_ALTBASE.B31;

sfr unsigned long   volatile UDMA_WAITSTAT        absolute 0x400FF010;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ0 = 0;
    sbit  UDMA_WAITSTAT_WAITREQ0_bit at UDMA_WAITSTAT.B0;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ1 = 1;
    sbit  UDMA_WAITSTAT_WAITREQ1_bit at UDMA_WAITSTAT.B1;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ2 = 2;
    sbit  UDMA_WAITSTAT_WAITREQ2_bit at UDMA_WAITSTAT.B2;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ3 = 3;
    sbit  UDMA_WAITSTAT_WAITREQ3_bit at UDMA_WAITSTAT.B3;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ4 = 4;
    sbit  UDMA_WAITSTAT_WAITREQ4_bit at UDMA_WAITSTAT.B4;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ5 = 5;
    sbit  UDMA_WAITSTAT_WAITREQ5_bit at UDMA_WAITSTAT.B5;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ6 = 6;
    sbit  UDMA_WAITSTAT_WAITREQ6_bit at UDMA_WAITSTAT.B6;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ7 = 7;
    sbit  UDMA_WAITSTAT_WAITREQ7_bit at UDMA_WAITSTAT.B7;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ8 = 8;
    sbit  UDMA_WAITSTAT_WAITREQ8_bit at UDMA_WAITSTAT.B8;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ9 = 9;
    sbit  UDMA_WAITSTAT_WAITREQ9_bit at UDMA_WAITSTAT.B9;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ10 = 10;
    sbit  UDMA_WAITSTAT_WAITREQ10_bit at UDMA_WAITSTAT.B10;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ11 = 11;
    sbit  UDMA_WAITSTAT_WAITREQ11_bit at UDMA_WAITSTAT.B11;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ12 = 12;
    sbit  UDMA_WAITSTAT_WAITREQ12_bit at UDMA_WAITSTAT.B12;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ13 = 13;
    sbit  UDMA_WAITSTAT_WAITREQ13_bit at UDMA_WAITSTAT.B13;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ14 = 14;
    sbit  UDMA_WAITSTAT_WAITREQ14_bit at UDMA_WAITSTAT.B14;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ15 = 15;
    sbit  UDMA_WAITSTAT_WAITREQ15_bit at UDMA_WAITSTAT.B15;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ16 = 16;
    sbit  UDMA_WAITSTAT_WAITREQ16_bit at UDMA_WAITSTAT.B16;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ17 = 17;
    sbit  UDMA_WAITSTAT_WAITREQ17_bit at UDMA_WAITSTAT.B17;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ18 = 18;
    sbit  UDMA_WAITSTAT_WAITREQ18_bit at UDMA_WAITSTAT.B18;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ19 = 19;
    sbit  UDMA_WAITSTAT_WAITREQ19_bit at UDMA_WAITSTAT.B19;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ20 = 20;
    sbit  UDMA_WAITSTAT_WAITREQ20_bit at UDMA_WAITSTAT.B20;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ21 = 21;
    sbit  UDMA_WAITSTAT_WAITREQ21_bit at UDMA_WAITSTAT.B21;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ22 = 22;
    sbit  UDMA_WAITSTAT_WAITREQ22_bit at UDMA_WAITSTAT.B22;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ23 = 23;
    sbit  UDMA_WAITSTAT_WAITREQ23_bit at UDMA_WAITSTAT.B23;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ24 = 24;
    sbit  UDMA_WAITSTAT_WAITREQ24_bit at UDMA_WAITSTAT.B24;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ25 = 25;
    sbit  UDMA_WAITSTAT_WAITREQ25_bit at UDMA_WAITSTAT.B25;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ26 = 26;
    sbit  UDMA_WAITSTAT_WAITREQ26_bit at UDMA_WAITSTAT.B26;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ27 = 27;
    sbit  UDMA_WAITSTAT_WAITREQ27_bit at UDMA_WAITSTAT.B27;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ28 = 28;
    sbit  UDMA_WAITSTAT_WAITREQ28_bit at UDMA_WAITSTAT.B28;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ29 = 29;
    sbit  UDMA_WAITSTAT_WAITREQ29_bit at UDMA_WAITSTAT.B29;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ30 = 30;
    sbit  UDMA_WAITSTAT_WAITREQ30_bit at UDMA_WAITSTAT.B30;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ31 = 31;
    sbit  UDMA_WAITSTAT_WAITREQ31_bit at UDMA_WAITSTAT.B31;

sfr unsigned long   volatile UDMA_SWREQ           absolute 0x400FF014;
    const register unsigned short int UDMA_SWREQ0 = 0;
    sbit  UDMA_SWREQ0_bit at UDMA_SWREQ.B0;
    const register unsigned short int UDMA_SWREQ1 = 1;
    sbit  UDMA_SWREQ1_bit at UDMA_SWREQ.B1;
    const register unsigned short int UDMA_SWREQ2 = 2;
    sbit  UDMA_SWREQ2_bit at UDMA_SWREQ.B2;
    const register unsigned short int UDMA_SWREQ3 = 3;
    sbit  UDMA_SWREQ3_bit at UDMA_SWREQ.B3;
    const register unsigned short int UDMA_SWREQ4 = 4;
    sbit  UDMA_SWREQ4_bit at UDMA_SWREQ.B4;
    const register unsigned short int UDMA_SWREQ5 = 5;
    sbit  UDMA_SWREQ5_bit at UDMA_SWREQ.B5;
    const register unsigned short int UDMA_SWREQ6 = 6;
    sbit  UDMA_SWREQ6_bit at UDMA_SWREQ.B6;
    const register unsigned short int UDMA_SWREQ7 = 7;
    sbit  UDMA_SWREQ7_bit at UDMA_SWREQ.B7;
    const register unsigned short int UDMA_SWREQ8 = 8;
    sbit  UDMA_SWREQ8_bit at UDMA_SWREQ.B8;
    const register unsigned short int UDMA_SWREQ9 = 9;
    sbit  UDMA_SWREQ9_bit at UDMA_SWREQ.B9;
    const register unsigned short int UDMA_SWREQ10 = 10;
    sbit  UDMA_SWREQ10_bit at UDMA_SWREQ.B10;
    const register unsigned short int UDMA_SWREQ11 = 11;
    sbit  UDMA_SWREQ11_bit at UDMA_SWREQ.B11;
    const register unsigned short int UDMA_SWREQ12 = 12;
    sbit  UDMA_SWREQ12_bit at UDMA_SWREQ.B12;
    const register unsigned short int UDMA_SWREQ13 = 13;
    sbit  UDMA_SWREQ13_bit at UDMA_SWREQ.B13;
    const register unsigned short int UDMA_SWREQ14 = 14;
    sbit  UDMA_SWREQ14_bit at UDMA_SWREQ.B14;
    const register unsigned short int UDMA_SWREQ15 = 15;
    sbit  UDMA_SWREQ15_bit at UDMA_SWREQ.B15;
    const register unsigned short int UDMA_SWREQ16 = 16;
    sbit  UDMA_SWREQ16_bit at UDMA_SWREQ.B16;
    const register unsigned short int UDMA_SWREQ17 = 17;
    sbit  UDMA_SWREQ17_bit at UDMA_SWREQ.B17;
    const register unsigned short int UDMA_SWREQ18 = 18;
    sbit  UDMA_SWREQ18_bit at UDMA_SWREQ.B18;
    const register unsigned short int UDMA_SWREQ19 = 19;
    sbit  UDMA_SWREQ19_bit at UDMA_SWREQ.B19;
    const register unsigned short int UDMA_SWREQ20 = 20;
    sbit  UDMA_SWREQ20_bit at UDMA_SWREQ.B20;
    const register unsigned short int UDMA_SWREQ21 = 21;
    sbit  UDMA_SWREQ21_bit at UDMA_SWREQ.B21;
    const register unsigned short int UDMA_SWREQ22 = 22;
    sbit  UDMA_SWREQ22_bit at UDMA_SWREQ.B22;
    const register unsigned short int UDMA_SWREQ23 = 23;
    sbit  UDMA_SWREQ23_bit at UDMA_SWREQ.B23;
    const register unsigned short int UDMA_SWREQ24 = 24;
    sbit  UDMA_SWREQ24_bit at UDMA_SWREQ.B24;
    const register unsigned short int UDMA_SWREQ25 = 25;
    sbit  UDMA_SWREQ25_bit at UDMA_SWREQ.B25;
    const register unsigned short int UDMA_SWREQ26 = 26;
    sbit  UDMA_SWREQ26_bit at UDMA_SWREQ.B26;
    const register unsigned short int UDMA_SWREQ27 = 27;
    sbit  UDMA_SWREQ27_bit at UDMA_SWREQ.B27;
    const register unsigned short int UDMA_SWREQ28 = 28;
    sbit  UDMA_SWREQ28_bit at UDMA_SWREQ.B28;
    const register unsigned short int UDMA_SWREQ29 = 29;
    sbit  UDMA_SWREQ29_bit at UDMA_SWREQ.B29;
    const register unsigned short int UDMA_SWREQ30 = 30;
    sbit  UDMA_SWREQ30_bit at UDMA_SWREQ.B30;
    const register unsigned short int UDMA_SWREQ31 = 31;
    sbit  UDMA_SWREQ31_bit at UDMA_SWREQ.B31;

sfr unsigned long   volatile UDMA_USEBURSTSET     absolute 0x400FF018;
    const register unsigned short int UDMA_USEBURSTSET_SET0 = 0;
    sbit  UDMA_USEBURSTSET_SET0_bit at UDMA_USEBURSTSET.B0;
    const register unsigned short int UDMA_USEBURSTSET_SET1 = 1;
    sbit  UDMA_USEBURSTSET_SET1_bit at UDMA_USEBURSTSET.B1;
    const register unsigned short int UDMA_USEBURSTSET_SET2 = 2;
    sbit  UDMA_USEBURSTSET_SET2_bit at UDMA_USEBURSTSET.B2;
    const register unsigned short int UDMA_USEBURSTSET_SET3 = 3;
    sbit  UDMA_USEBURSTSET_SET3_bit at UDMA_USEBURSTSET.B3;
    const register unsigned short int UDMA_USEBURSTSET_SET4 = 4;
    sbit  UDMA_USEBURSTSET_SET4_bit at UDMA_USEBURSTSET.B4;
    const register unsigned short int UDMA_USEBURSTSET_SET5 = 5;
    sbit  UDMA_USEBURSTSET_SET5_bit at UDMA_USEBURSTSET.B5;
    const register unsigned short int UDMA_USEBURSTSET_SET6 = 6;
    sbit  UDMA_USEBURSTSET_SET6_bit at UDMA_USEBURSTSET.B6;
    const register unsigned short int UDMA_USEBURSTSET_SET7 = 7;
    sbit  UDMA_USEBURSTSET_SET7_bit at UDMA_USEBURSTSET.B7;
    const register unsigned short int UDMA_USEBURSTSET_SET8 = 8;
    sbit  UDMA_USEBURSTSET_SET8_bit at UDMA_USEBURSTSET.B8;
    const register unsigned short int UDMA_USEBURSTSET_SET9 = 9;
    sbit  UDMA_USEBURSTSET_SET9_bit at UDMA_USEBURSTSET.B9;
    const register unsigned short int UDMA_USEBURSTSET_SET10 = 10;
    sbit  UDMA_USEBURSTSET_SET10_bit at UDMA_USEBURSTSET.B10;
    const register unsigned short int UDMA_USEBURSTSET_SET11 = 11;
    sbit  UDMA_USEBURSTSET_SET11_bit at UDMA_USEBURSTSET.B11;
    const register unsigned short int UDMA_USEBURSTSET_SET12 = 12;
    sbit  UDMA_USEBURSTSET_SET12_bit at UDMA_USEBURSTSET.B12;
    const register unsigned short int UDMA_USEBURSTSET_SET13 = 13;
    sbit  UDMA_USEBURSTSET_SET13_bit at UDMA_USEBURSTSET.B13;
    const register unsigned short int UDMA_USEBURSTSET_SET14 = 14;
    sbit  UDMA_USEBURSTSET_SET14_bit at UDMA_USEBURSTSET.B14;
    const register unsigned short int UDMA_USEBURSTSET_SET15 = 15;
    sbit  UDMA_USEBURSTSET_SET15_bit at UDMA_USEBURSTSET.B15;
    const register unsigned short int UDMA_USEBURSTSET_SET16 = 16;
    sbit  UDMA_USEBURSTSET_SET16_bit at UDMA_USEBURSTSET.B16;
    const register unsigned short int UDMA_USEBURSTSET_SET17 = 17;
    sbit  UDMA_USEBURSTSET_SET17_bit at UDMA_USEBURSTSET.B17;
    const register unsigned short int UDMA_USEBURSTSET_SET18 = 18;
    sbit  UDMA_USEBURSTSET_SET18_bit at UDMA_USEBURSTSET.B18;
    const register unsigned short int UDMA_USEBURSTSET_SET19 = 19;
    sbit  UDMA_USEBURSTSET_SET19_bit at UDMA_USEBURSTSET.B19;
    const register unsigned short int UDMA_USEBURSTSET_SET20 = 20;
    sbit  UDMA_USEBURSTSET_SET20_bit at UDMA_USEBURSTSET.B20;
    const register unsigned short int UDMA_USEBURSTSET_SET21 = 21;
    sbit  UDMA_USEBURSTSET_SET21_bit at UDMA_USEBURSTSET.B21;
    const register unsigned short int UDMA_USEBURSTSET_SET22 = 22;
    sbit  UDMA_USEBURSTSET_SET22_bit at UDMA_USEBURSTSET.B22;
    const register unsigned short int UDMA_USEBURSTSET_SET23 = 23;
    sbit  UDMA_USEBURSTSET_SET23_bit at UDMA_USEBURSTSET.B23;
    const register unsigned short int UDMA_USEBURSTSET_SET24 = 24;
    sbit  UDMA_USEBURSTSET_SET24_bit at UDMA_USEBURSTSET.B24;
    const register unsigned short int UDMA_USEBURSTSET_SET25 = 25;
    sbit  UDMA_USEBURSTSET_SET25_bit at UDMA_USEBURSTSET.B25;
    const register unsigned short int UDMA_USEBURSTSET_SET26 = 26;
    sbit  UDMA_USEBURSTSET_SET26_bit at UDMA_USEBURSTSET.B26;
    const register unsigned short int UDMA_USEBURSTSET_SET27 = 27;
    sbit  UDMA_USEBURSTSET_SET27_bit at UDMA_USEBURSTSET.B27;
    const register unsigned short int UDMA_USEBURSTSET_SET28 = 28;
    sbit  UDMA_USEBURSTSET_SET28_bit at UDMA_USEBURSTSET.B28;
    const register unsigned short int UDMA_USEBURSTSET_SET29 = 29;
    sbit  UDMA_USEBURSTSET_SET29_bit at UDMA_USEBURSTSET.B29;
    const register unsigned short int UDMA_USEBURSTSET_SET30 = 30;
    sbit  UDMA_USEBURSTSET_SET30_bit at UDMA_USEBURSTSET.B30;
    const register unsigned short int UDMA_USEBURSTSET_SET31 = 31;
    sbit  UDMA_USEBURSTSET_SET31_bit at UDMA_USEBURSTSET.B31;

sfr unsigned long   volatile UDMA_USEBURSTCLR     absolute 0x400FF01C;
    const register unsigned short int UDMA_USEBURSTCLR_CLR0 = 0;
    sbit  UDMA_USEBURSTCLR_CLR0_bit at UDMA_USEBURSTCLR.B0;
    const register unsigned short int UDMA_USEBURSTCLR_CLR1 = 1;
    sbit  UDMA_USEBURSTCLR_CLR1_bit at UDMA_USEBURSTCLR.B1;
    const register unsigned short int UDMA_USEBURSTCLR_CLR2 = 2;
    sbit  UDMA_USEBURSTCLR_CLR2_bit at UDMA_USEBURSTCLR.B2;
    const register unsigned short int UDMA_USEBURSTCLR_CLR3 = 3;
    sbit  UDMA_USEBURSTCLR_CLR3_bit at UDMA_USEBURSTCLR.B3;
    const register unsigned short int UDMA_USEBURSTCLR_CLR4 = 4;
    sbit  UDMA_USEBURSTCLR_CLR4_bit at UDMA_USEBURSTCLR.B4;
    const register unsigned short int UDMA_USEBURSTCLR_CLR5 = 5;
    sbit  UDMA_USEBURSTCLR_CLR5_bit at UDMA_USEBURSTCLR.B5;
    const register unsigned short int UDMA_USEBURSTCLR_CLR6 = 6;
    sbit  UDMA_USEBURSTCLR_CLR6_bit at UDMA_USEBURSTCLR.B6;
    const register unsigned short int UDMA_USEBURSTCLR_CLR7 = 7;
    sbit  UDMA_USEBURSTCLR_CLR7_bit at UDMA_USEBURSTCLR.B7;
    const register unsigned short int UDMA_USEBURSTCLR_CLR8 = 8;
    sbit  UDMA_USEBURSTCLR_CLR8_bit at UDMA_USEBURSTCLR.B8;
    const register unsigned short int UDMA_USEBURSTCLR_CLR9 = 9;
    sbit  UDMA_USEBURSTCLR_CLR9_bit at UDMA_USEBURSTCLR.B9;
    const register unsigned short int UDMA_USEBURSTCLR_CLR10 = 10;
    sbit  UDMA_USEBURSTCLR_CLR10_bit at UDMA_USEBURSTCLR.B10;
    const register unsigned short int UDMA_USEBURSTCLR_CLR11 = 11;
    sbit  UDMA_USEBURSTCLR_CLR11_bit at UDMA_USEBURSTCLR.B11;
    const register unsigned short int UDMA_USEBURSTCLR_CLR12 = 12;
    sbit  UDMA_USEBURSTCLR_CLR12_bit at UDMA_USEBURSTCLR.B12;
    const register unsigned short int UDMA_USEBURSTCLR_CLR13 = 13;
    sbit  UDMA_USEBURSTCLR_CLR13_bit at UDMA_USEBURSTCLR.B13;
    const register unsigned short int UDMA_USEBURSTCLR_CLR14 = 14;
    sbit  UDMA_USEBURSTCLR_CLR14_bit at UDMA_USEBURSTCLR.B14;
    const register unsigned short int UDMA_USEBURSTCLR_CLR15 = 15;
    sbit  UDMA_USEBURSTCLR_CLR15_bit at UDMA_USEBURSTCLR.B15;
    const register unsigned short int UDMA_USEBURSTCLR_CLR16 = 16;
    sbit  UDMA_USEBURSTCLR_CLR16_bit at UDMA_USEBURSTCLR.B16;
    const register unsigned short int UDMA_USEBURSTCLR_CLR17 = 17;
    sbit  UDMA_USEBURSTCLR_CLR17_bit at UDMA_USEBURSTCLR.B17;
    const register unsigned short int UDMA_USEBURSTCLR_CLR18 = 18;
    sbit  UDMA_USEBURSTCLR_CLR18_bit at UDMA_USEBURSTCLR.B18;
    const register unsigned short int UDMA_USEBURSTCLR_CLR19 = 19;
    sbit  UDMA_USEBURSTCLR_CLR19_bit at UDMA_USEBURSTCLR.B19;
    const register unsigned short int UDMA_USEBURSTCLR_CLR20 = 20;
    sbit  UDMA_USEBURSTCLR_CLR20_bit at UDMA_USEBURSTCLR.B20;
    const register unsigned short int UDMA_USEBURSTCLR_CLR21 = 21;
    sbit  UDMA_USEBURSTCLR_CLR21_bit at UDMA_USEBURSTCLR.B21;
    const register unsigned short int UDMA_USEBURSTCLR_CLR22 = 22;
    sbit  UDMA_USEBURSTCLR_CLR22_bit at UDMA_USEBURSTCLR.B22;
    const register unsigned short int UDMA_USEBURSTCLR_CLR23 = 23;
    sbit  UDMA_USEBURSTCLR_CLR23_bit at UDMA_USEBURSTCLR.B23;
    const register unsigned short int UDMA_USEBURSTCLR_CLR24 = 24;
    sbit  UDMA_USEBURSTCLR_CLR24_bit at UDMA_USEBURSTCLR.B24;
    const register unsigned short int UDMA_USEBURSTCLR_CLR25 = 25;
    sbit  UDMA_USEBURSTCLR_CLR25_bit at UDMA_USEBURSTCLR.B25;
    const register unsigned short int UDMA_USEBURSTCLR_CLR26 = 26;
    sbit  UDMA_USEBURSTCLR_CLR26_bit at UDMA_USEBURSTCLR.B26;
    const register unsigned short int UDMA_USEBURSTCLR_CLR27 = 27;
    sbit  UDMA_USEBURSTCLR_CLR27_bit at UDMA_USEBURSTCLR.B27;
    const register unsigned short int UDMA_USEBURSTCLR_CLR28 = 28;
    sbit  UDMA_USEBURSTCLR_CLR28_bit at UDMA_USEBURSTCLR.B28;
    const register unsigned short int UDMA_USEBURSTCLR_CLR29 = 29;
    sbit  UDMA_USEBURSTCLR_CLR29_bit at UDMA_USEBURSTCLR.B29;
    const register unsigned short int UDMA_USEBURSTCLR_CLR30 = 30;
    sbit  UDMA_USEBURSTCLR_CLR30_bit at UDMA_USEBURSTCLR.B30;
    const register unsigned short int UDMA_USEBURSTCLR_CLR31 = 31;
    sbit  UDMA_USEBURSTCLR_CLR31_bit at UDMA_USEBURSTCLR.B31;

sfr unsigned long   volatile UDMA_REQMASKSET      absolute 0x400FF020;
    const register unsigned short int UDMA_REQMASKSET_SET0 = 0;
    sbit  UDMA_REQMASKSET_SET0_bit at UDMA_REQMASKSET.B0;
    const register unsigned short int UDMA_REQMASKSET_SET1 = 1;
    sbit  UDMA_REQMASKSET_SET1_bit at UDMA_REQMASKSET.B1;
    const register unsigned short int UDMA_REQMASKSET_SET2 = 2;
    sbit  UDMA_REQMASKSET_SET2_bit at UDMA_REQMASKSET.B2;
    const register unsigned short int UDMA_REQMASKSET_SET3 = 3;
    sbit  UDMA_REQMASKSET_SET3_bit at UDMA_REQMASKSET.B3;
    const register unsigned short int UDMA_REQMASKSET_SET4 = 4;
    sbit  UDMA_REQMASKSET_SET4_bit at UDMA_REQMASKSET.B4;
    const register unsigned short int UDMA_REQMASKSET_SET5 = 5;
    sbit  UDMA_REQMASKSET_SET5_bit at UDMA_REQMASKSET.B5;
    const register unsigned short int UDMA_REQMASKSET_SET6 = 6;
    sbit  UDMA_REQMASKSET_SET6_bit at UDMA_REQMASKSET.B6;
    const register unsigned short int UDMA_REQMASKSET_SET7 = 7;
    sbit  UDMA_REQMASKSET_SET7_bit at UDMA_REQMASKSET.B7;
    const register unsigned short int UDMA_REQMASKSET_SET8 = 8;
    sbit  UDMA_REQMASKSET_SET8_bit at UDMA_REQMASKSET.B8;
    const register unsigned short int UDMA_REQMASKSET_SET9 = 9;
    sbit  UDMA_REQMASKSET_SET9_bit at UDMA_REQMASKSET.B9;
    const register unsigned short int UDMA_REQMASKSET_SET10 = 10;
    sbit  UDMA_REQMASKSET_SET10_bit at UDMA_REQMASKSET.B10;
    const register unsigned short int UDMA_REQMASKSET_SET11 = 11;
    sbit  UDMA_REQMASKSET_SET11_bit at UDMA_REQMASKSET.B11;
    const register unsigned short int UDMA_REQMASKSET_SET12 = 12;
    sbit  UDMA_REQMASKSET_SET12_bit at UDMA_REQMASKSET.B12;
    const register unsigned short int UDMA_REQMASKSET_SET13 = 13;
    sbit  UDMA_REQMASKSET_SET13_bit at UDMA_REQMASKSET.B13;
    const register unsigned short int UDMA_REQMASKSET_SET14 = 14;
    sbit  UDMA_REQMASKSET_SET14_bit at UDMA_REQMASKSET.B14;
    const register unsigned short int UDMA_REQMASKSET_SET15 = 15;
    sbit  UDMA_REQMASKSET_SET15_bit at UDMA_REQMASKSET.B15;
    const register unsigned short int UDMA_REQMASKSET_SET16 = 16;
    sbit  UDMA_REQMASKSET_SET16_bit at UDMA_REQMASKSET.B16;
    const register unsigned short int UDMA_REQMASKSET_SET17 = 17;
    sbit  UDMA_REQMASKSET_SET17_bit at UDMA_REQMASKSET.B17;
    const register unsigned short int UDMA_REQMASKSET_SET18 = 18;
    sbit  UDMA_REQMASKSET_SET18_bit at UDMA_REQMASKSET.B18;
    const register unsigned short int UDMA_REQMASKSET_SET19 = 19;
    sbit  UDMA_REQMASKSET_SET19_bit at UDMA_REQMASKSET.B19;
    const register unsigned short int UDMA_REQMASKSET_SET20 = 20;
    sbit  UDMA_REQMASKSET_SET20_bit at UDMA_REQMASKSET.B20;
    const register unsigned short int UDMA_REQMASKSET_SET21 = 21;
    sbit  UDMA_REQMASKSET_SET21_bit at UDMA_REQMASKSET.B21;
    const register unsigned short int UDMA_REQMASKSET_SET22 = 22;
    sbit  UDMA_REQMASKSET_SET22_bit at UDMA_REQMASKSET.B22;
    const register unsigned short int UDMA_REQMASKSET_SET23 = 23;
    sbit  UDMA_REQMASKSET_SET23_bit at UDMA_REQMASKSET.B23;
    const register unsigned short int UDMA_REQMASKSET_SET24 = 24;
    sbit  UDMA_REQMASKSET_SET24_bit at UDMA_REQMASKSET.B24;
    const register unsigned short int UDMA_REQMASKSET_SET25 = 25;
    sbit  UDMA_REQMASKSET_SET25_bit at UDMA_REQMASKSET.B25;
    const register unsigned short int UDMA_REQMASKSET_SET26 = 26;
    sbit  UDMA_REQMASKSET_SET26_bit at UDMA_REQMASKSET.B26;
    const register unsigned short int UDMA_REQMASKSET_SET27 = 27;
    sbit  UDMA_REQMASKSET_SET27_bit at UDMA_REQMASKSET.B27;
    const register unsigned short int UDMA_REQMASKSET_SET28 = 28;
    sbit  UDMA_REQMASKSET_SET28_bit at UDMA_REQMASKSET.B28;
    const register unsigned short int UDMA_REQMASKSET_SET29 = 29;
    sbit  UDMA_REQMASKSET_SET29_bit at UDMA_REQMASKSET.B29;
    const register unsigned short int UDMA_REQMASKSET_SET30 = 30;
    sbit  UDMA_REQMASKSET_SET30_bit at UDMA_REQMASKSET.B30;
    const register unsigned short int UDMA_REQMASKSET_SET31 = 31;
    sbit  UDMA_REQMASKSET_SET31_bit at UDMA_REQMASKSET.B31;

sfr unsigned long   volatile UDMA_REQMASKCLR      absolute 0x400FF024;
    const register unsigned short int UDMA_REQMASKCLR_CLR0 = 0;
    sbit  UDMA_REQMASKCLR_CLR0_bit at UDMA_REQMASKCLR.B0;
    const register unsigned short int UDMA_REQMASKCLR_CLR1 = 1;
    sbit  UDMA_REQMASKCLR_CLR1_bit at UDMA_REQMASKCLR.B1;
    const register unsigned short int UDMA_REQMASKCLR_CLR2 = 2;
    sbit  UDMA_REQMASKCLR_CLR2_bit at UDMA_REQMASKCLR.B2;
    const register unsigned short int UDMA_REQMASKCLR_CLR3 = 3;
    sbit  UDMA_REQMASKCLR_CLR3_bit at UDMA_REQMASKCLR.B3;
    const register unsigned short int UDMA_REQMASKCLR_CLR4 = 4;
    sbit  UDMA_REQMASKCLR_CLR4_bit at UDMA_REQMASKCLR.B4;
    const register unsigned short int UDMA_REQMASKCLR_CLR5 = 5;
    sbit  UDMA_REQMASKCLR_CLR5_bit at UDMA_REQMASKCLR.B5;
    const register unsigned short int UDMA_REQMASKCLR_CLR6 = 6;
    sbit  UDMA_REQMASKCLR_CLR6_bit at UDMA_REQMASKCLR.B6;
    const register unsigned short int UDMA_REQMASKCLR_CLR7 = 7;
    sbit  UDMA_REQMASKCLR_CLR7_bit at UDMA_REQMASKCLR.B7;
    const register unsigned short int UDMA_REQMASKCLR_CLR8 = 8;
    sbit  UDMA_REQMASKCLR_CLR8_bit at UDMA_REQMASKCLR.B8;
    const register unsigned short int UDMA_REQMASKCLR_CLR9 = 9;
    sbit  UDMA_REQMASKCLR_CLR9_bit at UDMA_REQMASKCLR.B9;
    const register unsigned short int UDMA_REQMASKCLR_CLR10 = 10;
    sbit  UDMA_REQMASKCLR_CLR10_bit at UDMA_REQMASKCLR.B10;
    const register unsigned short int UDMA_REQMASKCLR_CLR11 = 11;
    sbit  UDMA_REQMASKCLR_CLR11_bit at UDMA_REQMASKCLR.B11;
    const register unsigned short int UDMA_REQMASKCLR_CLR12 = 12;
    sbit  UDMA_REQMASKCLR_CLR12_bit at UDMA_REQMASKCLR.B12;
    const register unsigned short int UDMA_REQMASKCLR_CLR13 = 13;
    sbit  UDMA_REQMASKCLR_CLR13_bit at UDMA_REQMASKCLR.B13;
    const register unsigned short int UDMA_REQMASKCLR_CLR14 = 14;
    sbit  UDMA_REQMASKCLR_CLR14_bit at UDMA_REQMASKCLR.B14;
    const register unsigned short int UDMA_REQMASKCLR_CLR15 = 15;
    sbit  UDMA_REQMASKCLR_CLR15_bit at UDMA_REQMASKCLR.B15;
    const register unsigned short int UDMA_REQMASKCLR_CLR16 = 16;
    sbit  UDMA_REQMASKCLR_CLR16_bit at UDMA_REQMASKCLR.B16;
    const register unsigned short int UDMA_REQMASKCLR_CLR17 = 17;
    sbit  UDMA_REQMASKCLR_CLR17_bit at UDMA_REQMASKCLR.B17;
    const register unsigned short int UDMA_REQMASKCLR_CLR18 = 18;
    sbit  UDMA_REQMASKCLR_CLR18_bit at UDMA_REQMASKCLR.B18;
    const register unsigned short int UDMA_REQMASKCLR_CLR19 = 19;
    sbit  UDMA_REQMASKCLR_CLR19_bit at UDMA_REQMASKCLR.B19;
    const register unsigned short int UDMA_REQMASKCLR_CLR20 = 20;
    sbit  UDMA_REQMASKCLR_CLR20_bit at UDMA_REQMASKCLR.B20;
    const register unsigned short int UDMA_REQMASKCLR_CLR21 = 21;
    sbit  UDMA_REQMASKCLR_CLR21_bit at UDMA_REQMASKCLR.B21;
    const register unsigned short int UDMA_REQMASKCLR_CLR22 = 22;
    sbit  UDMA_REQMASKCLR_CLR22_bit at UDMA_REQMASKCLR.B22;
    const register unsigned short int UDMA_REQMASKCLR_CLR23 = 23;
    sbit  UDMA_REQMASKCLR_CLR23_bit at UDMA_REQMASKCLR.B23;
    const register unsigned short int UDMA_REQMASKCLR_CLR24 = 24;
    sbit  UDMA_REQMASKCLR_CLR24_bit at UDMA_REQMASKCLR.B24;
    const register unsigned short int UDMA_REQMASKCLR_CLR25 = 25;
    sbit  UDMA_REQMASKCLR_CLR25_bit at UDMA_REQMASKCLR.B25;
    const register unsigned short int UDMA_REQMASKCLR_CLR26 = 26;
    sbit  UDMA_REQMASKCLR_CLR26_bit at UDMA_REQMASKCLR.B26;
    const register unsigned short int UDMA_REQMASKCLR_CLR27 = 27;
    sbit  UDMA_REQMASKCLR_CLR27_bit at UDMA_REQMASKCLR.B27;
    const register unsigned short int UDMA_REQMASKCLR_CLR28 = 28;
    sbit  UDMA_REQMASKCLR_CLR28_bit at UDMA_REQMASKCLR.B28;
    const register unsigned short int UDMA_REQMASKCLR_CLR29 = 29;
    sbit  UDMA_REQMASKCLR_CLR29_bit at UDMA_REQMASKCLR.B29;
    const register unsigned short int UDMA_REQMASKCLR_CLR30 = 30;
    sbit  UDMA_REQMASKCLR_CLR30_bit at UDMA_REQMASKCLR.B30;
    const register unsigned short int UDMA_REQMASKCLR_CLR31 = 31;
    sbit  UDMA_REQMASKCLR_CLR31_bit at UDMA_REQMASKCLR.B31;

sfr unsigned long   volatile UDMA_ENASET          absolute 0x400FF028;
    const register unsigned short int UDMA_ENASET_SET0 = 0;
    sbit  UDMA_ENASET_SET0_bit at UDMA_ENASET.B0;
    const register unsigned short int UDMA_ENASET_SET1 = 1;
    sbit  UDMA_ENASET_SET1_bit at UDMA_ENASET.B1;
    const register unsigned short int UDMA_ENASET_SET2 = 2;
    sbit  UDMA_ENASET_SET2_bit at UDMA_ENASET.B2;
    const register unsigned short int UDMA_ENASET_SET3 = 3;
    sbit  UDMA_ENASET_SET3_bit at UDMA_ENASET.B3;
    const register unsigned short int UDMA_ENASET_SET4 = 4;
    sbit  UDMA_ENASET_SET4_bit at UDMA_ENASET.B4;
    const register unsigned short int UDMA_ENASET_SET5 = 5;
    sbit  UDMA_ENASET_SET5_bit at UDMA_ENASET.B5;
    const register unsigned short int UDMA_ENASET_SET6 = 6;
    sbit  UDMA_ENASET_SET6_bit at UDMA_ENASET.B6;
    const register unsigned short int UDMA_ENASET_SET7 = 7;
    sbit  UDMA_ENASET_SET7_bit at UDMA_ENASET.B7;
    const register unsigned short int UDMA_ENASET_SET8 = 8;
    sbit  UDMA_ENASET_SET8_bit at UDMA_ENASET.B8;
    const register unsigned short int UDMA_ENASET_SET9 = 9;
    sbit  UDMA_ENASET_SET9_bit at UDMA_ENASET.B9;
    const register unsigned short int UDMA_ENASET_SET10 = 10;
    sbit  UDMA_ENASET_SET10_bit at UDMA_ENASET.B10;
    const register unsigned short int UDMA_ENASET_SET11 = 11;
    sbit  UDMA_ENASET_SET11_bit at UDMA_ENASET.B11;
    const register unsigned short int UDMA_ENASET_SET12 = 12;
    sbit  UDMA_ENASET_SET12_bit at UDMA_ENASET.B12;
    const register unsigned short int UDMA_ENASET_SET13 = 13;
    sbit  UDMA_ENASET_SET13_bit at UDMA_ENASET.B13;
    const register unsigned short int UDMA_ENASET_SET14 = 14;
    sbit  UDMA_ENASET_SET14_bit at UDMA_ENASET.B14;
    const register unsigned short int UDMA_ENASET_SET15 = 15;
    sbit  UDMA_ENASET_SET15_bit at UDMA_ENASET.B15;
    const register unsigned short int UDMA_ENASET_SET16 = 16;
    sbit  UDMA_ENASET_SET16_bit at UDMA_ENASET.B16;
    const register unsigned short int UDMA_ENASET_SET17 = 17;
    sbit  UDMA_ENASET_SET17_bit at UDMA_ENASET.B17;
    const register unsigned short int UDMA_ENASET_SET18 = 18;
    sbit  UDMA_ENASET_SET18_bit at UDMA_ENASET.B18;
    const register unsigned short int UDMA_ENASET_SET19 = 19;
    sbit  UDMA_ENASET_SET19_bit at UDMA_ENASET.B19;
    const register unsigned short int UDMA_ENASET_SET20 = 20;
    sbit  UDMA_ENASET_SET20_bit at UDMA_ENASET.B20;
    const register unsigned short int UDMA_ENASET_SET21 = 21;
    sbit  UDMA_ENASET_SET21_bit at UDMA_ENASET.B21;
    const register unsigned short int UDMA_ENASET_SET22 = 22;
    sbit  UDMA_ENASET_SET22_bit at UDMA_ENASET.B22;
    const register unsigned short int UDMA_ENASET_SET23 = 23;
    sbit  UDMA_ENASET_SET23_bit at UDMA_ENASET.B23;
    const register unsigned short int UDMA_ENASET_SET24 = 24;
    sbit  UDMA_ENASET_SET24_bit at UDMA_ENASET.B24;
    const register unsigned short int UDMA_ENASET_SET25 = 25;
    sbit  UDMA_ENASET_SET25_bit at UDMA_ENASET.B25;
    const register unsigned short int UDMA_ENASET_SET26 = 26;
    sbit  UDMA_ENASET_SET26_bit at UDMA_ENASET.B26;
    const register unsigned short int UDMA_ENASET_SET27 = 27;
    sbit  UDMA_ENASET_SET27_bit at UDMA_ENASET.B27;
    const register unsigned short int UDMA_ENASET_SET28 = 28;
    sbit  UDMA_ENASET_SET28_bit at UDMA_ENASET.B28;
    const register unsigned short int UDMA_ENASET_SET29 = 29;
    sbit  UDMA_ENASET_SET29_bit at UDMA_ENASET.B29;
    const register unsigned short int UDMA_ENASET_SET30 = 30;
    sbit  UDMA_ENASET_SET30_bit at UDMA_ENASET.B30;
    const register unsigned short int UDMA_ENASET_SET31 = 31;
    sbit  UDMA_ENASET_SET31_bit at UDMA_ENASET.B31;

sfr unsigned long   volatile UDMA_ENACLR          absolute 0x400FF02C;
    const register unsigned short int UDMA_ENACLR_CLR0 = 0;
    sbit  UDMA_ENACLR_CLR0_bit at UDMA_ENACLR.B0;
    const register unsigned short int UDMA_ENACLR_CLR1 = 1;
    sbit  UDMA_ENACLR_CLR1_bit at UDMA_ENACLR.B1;
    const register unsigned short int UDMA_ENACLR_CLR2 = 2;
    sbit  UDMA_ENACLR_CLR2_bit at UDMA_ENACLR.B2;
    const register unsigned short int UDMA_ENACLR_CLR3 = 3;
    sbit  UDMA_ENACLR_CLR3_bit at UDMA_ENACLR.B3;
    const register unsigned short int UDMA_ENACLR_CLR4 = 4;
    sbit  UDMA_ENACLR_CLR4_bit at UDMA_ENACLR.B4;
    const register unsigned short int UDMA_ENACLR_CLR5 = 5;
    sbit  UDMA_ENACLR_CLR5_bit at UDMA_ENACLR.B5;
    const register unsigned short int UDMA_ENACLR_CLR6 = 6;
    sbit  UDMA_ENACLR_CLR6_bit at UDMA_ENACLR.B6;
    const register unsigned short int UDMA_ENACLR_CLR7 = 7;
    sbit  UDMA_ENACLR_CLR7_bit at UDMA_ENACLR.B7;
    const register unsigned short int UDMA_ENACLR_CLR8 = 8;
    sbit  UDMA_ENACLR_CLR8_bit at UDMA_ENACLR.B8;
    const register unsigned short int UDMA_ENACLR_CLR9 = 9;
    sbit  UDMA_ENACLR_CLR9_bit at UDMA_ENACLR.B9;
    const register unsigned short int UDMA_ENACLR_CLR10 = 10;
    sbit  UDMA_ENACLR_CLR10_bit at UDMA_ENACLR.B10;
    const register unsigned short int UDMA_ENACLR_CLR11 = 11;
    sbit  UDMA_ENACLR_CLR11_bit at UDMA_ENACLR.B11;
    const register unsigned short int UDMA_ENACLR_CLR12 = 12;
    sbit  UDMA_ENACLR_CLR12_bit at UDMA_ENACLR.B12;
    const register unsigned short int UDMA_ENACLR_CLR13 = 13;
    sbit  UDMA_ENACLR_CLR13_bit at UDMA_ENACLR.B13;
    const register unsigned short int UDMA_ENACLR_CLR14 = 14;
    sbit  UDMA_ENACLR_CLR14_bit at UDMA_ENACLR.B14;
    const register unsigned short int UDMA_ENACLR_CLR15 = 15;
    sbit  UDMA_ENACLR_CLR15_bit at UDMA_ENACLR.B15;
    const register unsigned short int UDMA_ENACLR_CLR16 = 16;
    sbit  UDMA_ENACLR_CLR16_bit at UDMA_ENACLR.B16;
    const register unsigned short int UDMA_ENACLR_CLR17 = 17;
    sbit  UDMA_ENACLR_CLR17_bit at UDMA_ENACLR.B17;
    const register unsigned short int UDMA_ENACLR_CLR18 = 18;
    sbit  UDMA_ENACLR_CLR18_bit at UDMA_ENACLR.B18;
    const register unsigned short int UDMA_ENACLR_CLR19 = 19;
    sbit  UDMA_ENACLR_CLR19_bit at UDMA_ENACLR.B19;
    const register unsigned short int UDMA_ENACLR_CLR20 = 20;
    sbit  UDMA_ENACLR_CLR20_bit at UDMA_ENACLR.B20;
    const register unsigned short int UDMA_ENACLR_CLR21 = 21;
    sbit  UDMA_ENACLR_CLR21_bit at UDMA_ENACLR.B21;
    const register unsigned short int UDMA_ENACLR_CLR22 = 22;
    sbit  UDMA_ENACLR_CLR22_bit at UDMA_ENACLR.B22;
    const register unsigned short int UDMA_ENACLR_CLR23 = 23;
    sbit  UDMA_ENACLR_CLR23_bit at UDMA_ENACLR.B23;
    const register unsigned short int UDMA_ENACLR_CLR24 = 24;
    sbit  UDMA_ENACLR_CLR24_bit at UDMA_ENACLR.B24;
    const register unsigned short int UDMA_ENACLR_CLR25 = 25;
    sbit  UDMA_ENACLR_CLR25_bit at UDMA_ENACLR.B25;
    const register unsigned short int UDMA_ENACLR_CLR26 = 26;
    sbit  UDMA_ENACLR_CLR26_bit at UDMA_ENACLR.B26;
    const register unsigned short int UDMA_ENACLR_CLR27 = 27;
    sbit  UDMA_ENACLR_CLR27_bit at UDMA_ENACLR.B27;
    const register unsigned short int UDMA_ENACLR_CLR28 = 28;
    sbit  UDMA_ENACLR_CLR28_bit at UDMA_ENACLR.B28;
    const register unsigned short int UDMA_ENACLR_CLR29 = 29;
    sbit  UDMA_ENACLR_CLR29_bit at UDMA_ENACLR.B29;
    const register unsigned short int UDMA_ENACLR_CLR30 = 30;
    sbit  UDMA_ENACLR_CLR30_bit at UDMA_ENACLR.B30;
    const register unsigned short int UDMA_ENACLR_CLR31 = 31;
    sbit  UDMA_ENACLR_CLR31_bit at UDMA_ENACLR.B31;

sfr unsigned long   volatile UDMA_ALTSET          absolute 0x400FF030;
    const register unsigned short int UDMA_ALTSET_SET0 = 0;
    sbit  UDMA_ALTSET_SET0_bit at UDMA_ALTSET.B0;
    const register unsigned short int UDMA_ALTSET_SET1 = 1;
    sbit  UDMA_ALTSET_SET1_bit at UDMA_ALTSET.B1;
    const register unsigned short int UDMA_ALTSET_SET2 = 2;
    sbit  UDMA_ALTSET_SET2_bit at UDMA_ALTSET.B2;
    const register unsigned short int UDMA_ALTSET_SET3 = 3;
    sbit  UDMA_ALTSET_SET3_bit at UDMA_ALTSET.B3;
    const register unsigned short int UDMA_ALTSET_SET4 = 4;
    sbit  UDMA_ALTSET_SET4_bit at UDMA_ALTSET.B4;
    const register unsigned short int UDMA_ALTSET_SET5 = 5;
    sbit  UDMA_ALTSET_SET5_bit at UDMA_ALTSET.B5;
    const register unsigned short int UDMA_ALTSET_SET6 = 6;
    sbit  UDMA_ALTSET_SET6_bit at UDMA_ALTSET.B6;
    const register unsigned short int UDMA_ALTSET_SET7 = 7;
    sbit  UDMA_ALTSET_SET7_bit at UDMA_ALTSET.B7;
    const register unsigned short int UDMA_ALTSET_SET8 = 8;
    sbit  UDMA_ALTSET_SET8_bit at UDMA_ALTSET.B8;
    const register unsigned short int UDMA_ALTSET_SET9 = 9;
    sbit  UDMA_ALTSET_SET9_bit at UDMA_ALTSET.B9;
    const register unsigned short int UDMA_ALTSET_SET10 = 10;
    sbit  UDMA_ALTSET_SET10_bit at UDMA_ALTSET.B10;
    const register unsigned short int UDMA_ALTSET_SET11 = 11;
    sbit  UDMA_ALTSET_SET11_bit at UDMA_ALTSET.B11;
    const register unsigned short int UDMA_ALTSET_SET12 = 12;
    sbit  UDMA_ALTSET_SET12_bit at UDMA_ALTSET.B12;
    const register unsigned short int UDMA_ALTSET_SET13 = 13;
    sbit  UDMA_ALTSET_SET13_bit at UDMA_ALTSET.B13;
    const register unsigned short int UDMA_ALTSET_SET14 = 14;
    sbit  UDMA_ALTSET_SET14_bit at UDMA_ALTSET.B14;
    const register unsigned short int UDMA_ALTSET_SET15 = 15;
    sbit  UDMA_ALTSET_SET15_bit at UDMA_ALTSET.B15;
    const register unsigned short int UDMA_ALTSET_SET16 = 16;
    sbit  UDMA_ALTSET_SET16_bit at UDMA_ALTSET.B16;
    const register unsigned short int UDMA_ALTSET_SET17 = 17;
    sbit  UDMA_ALTSET_SET17_bit at UDMA_ALTSET.B17;
    const register unsigned short int UDMA_ALTSET_SET18 = 18;
    sbit  UDMA_ALTSET_SET18_bit at UDMA_ALTSET.B18;
    const register unsigned short int UDMA_ALTSET_SET19 = 19;
    sbit  UDMA_ALTSET_SET19_bit at UDMA_ALTSET.B19;
    const register unsigned short int UDMA_ALTSET_SET20 = 20;
    sbit  UDMA_ALTSET_SET20_bit at UDMA_ALTSET.B20;
    const register unsigned short int UDMA_ALTSET_SET21 = 21;
    sbit  UDMA_ALTSET_SET21_bit at UDMA_ALTSET.B21;
    const register unsigned short int UDMA_ALTSET_SET22 = 22;
    sbit  UDMA_ALTSET_SET22_bit at UDMA_ALTSET.B22;
    const register unsigned short int UDMA_ALTSET_SET23 = 23;
    sbit  UDMA_ALTSET_SET23_bit at UDMA_ALTSET.B23;
    const register unsigned short int UDMA_ALTSET_SET24 = 24;
    sbit  UDMA_ALTSET_SET24_bit at UDMA_ALTSET.B24;
    const register unsigned short int UDMA_ALTSET_SET25 = 25;
    sbit  UDMA_ALTSET_SET25_bit at UDMA_ALTSET.B25;
    const register unsigned short int UDMA_ALTSET_SET26 = 26;
    sbit  UDMA_ALTSET_SET26_bit at UDMA_ALTSET.B26;
    const register unsigned short int UDMA_ALTSET_SET27 = 27;
    sbit  UDMA_ALTSET_SET27_bit at UDMA_ALTSET.B27;
    const register unsigned short int UDMA_ALTSET_SET28 = 28;
    sbit  UDMA_ALTSET_SET28_bit at UDMA_ALTSET.B28;
    const register unsigned short int UDMA_ALTSET_SET29 = 29;
    sbit  UDMA_ALTSET_SET29_bit at UDMA_ALTSET.B29;
    const register unsigned short int UDMA_ALTSET_SET30 = 30;
    sbit  UDMA_ALTSET_SET30_bit at UDMA_ALTSET.B30;
    const register unsigned short int UDMA_ALTSET_SET31 = 31;
    sbit  UDMA_ALTSET_SET31_bit at UDMA_ALTSET.B31;

sfr unsigned long   volatile UDMA_ALTCLR          absolute 0x400FF034;
    const register unsigned short int UDMA_ALTCLR_CLR0 = 0;
    sbit  UDMA_ALTCLR_CLR0_bit at UDMA_ALTCLR.B0;
    const register unsigned short int UDMA_ALTCLR_CLR1 = 1;
    sbit  UDMA_ALTCLR_CLR1_bit at UDMA_ALTCLR.B1;
    const register unsigned short int UDMA_ALTCLR_CLR2 = 2;
    sbit  UDMA_ALTCLR_CLR2_bit at UDMA_ALTCLR.B2;
    const register unsigned short int UDMA_ALTCLR_CLR3 = 3;
    sbit  UDMA_ALTCLR_CLR3_bit at UDMA_ALTCLR.B3;
    const register unsigned short int UDMA_ALTCLR_CLR4 = 4;
    sbit  UDMA_ALTCLR_CLR4_bit at UDMA_ALTCLR.B4;
    const register unsigned short int UDMA_ALTCLR_CLR5 = 5;
    sbit  UDMA_ALTCLR_CLR5_bit at UDMA_ALTCLR.B5;
    const register unsigned short int UDMA_ALTCLR_CLR6 = 6;
    sbit  UDMA_ALTCLR_CLR6_bit at UDMA_ALTCLR.B6;
    const register unsigned short int UDMA_ALTCLR_CLR7 = 7;
    sbit  UDMA_ALTCLR_CLR7_bit at UDMA_ALTCLR.B7;
    const register unsigned short int UDMA_ALTCLR_CLR8 = 8;
    sbit  UDMA_ALTCLR_CLR8_bit at UDMA_ALTCLR.B8;
    const register unsigned short int UDMA_ALTCLR_CLR9 = 9;
    sbit  UDMA_ALTCLR_CLR9_bit at UDMA_ALTCLR.B9;
    const register unsigned short int UDMA_ALTCLR_CLR10 = 10;
    sbit  UDMA_ALTCLR_CLR10_bit at UDMA_ALTCLR.B10;
    const register unsigned short int UDMA_ALTCLR_CLR11 = 11;
    sbit  UDMA_ALTCLR_CLR11_bit at UDMA_ALTCLR.B11;
    const register unsigned short int UDMA_ALTCLR_CLR12 = 12;
    sbit  UDMA_ALTCLR_CLR12_bit at UDMA_ALTCLR.B12;
    const register unsigned short int UDMA_ALTCLR_CLR13 = 13;
    sbit  UDMA_ALTCLR_CLR13_bit at UDMA_ALTCLR.B13;
    const register unsigned short int UDMA_ALTCLR_CLR14 = 14;
    sbit  UDMA_ALTCLR_CLR14_bit at UDMA_ALTCLR.B14;
    const register unsigned short int UDMA_ALTCLR_CLR15 = 15;
    sbit  UDMA_ALTCLR_CLR15_bit at UDMA_ALTCLR.B15;
    const register unsigned short int UDMA_ALTCLR_CLR16 = 16;
    sbit  UDMA_ALTCLR_CLR16_bit at UDMA_ALTCLR.B16;
    const register unsigned short int UDMA_ALTCLR_CLR17 = 17;
    sbit  UDMA_ALTCLR_CLR17_bit at UDMA_ALTCLR.B17;
    const register unsigned short int UDMA_ALTCLR_CLR18 = 18;
    sbit  UDMA_ALTCLR_CLR18_bit at UDMA_ALTCLR.B18;
    const register unsigned short int UDMA_ALTCLR_CLR19 = 19;
    sbit  UDMA_ALTCLR_CLR19_bit at UDMA_ALTCLR.B19;
    const register unsigned short int UDMA_ALTCLR_CLR20 = 20;
    sbit  UDMA_ALTCLR_CLR20_bit at UDMA_ALTCLR.B20;
    const register unsigned short int UDMA_ALTCLR_CLR21 = 21;
    sbit  UDMA_ALTCLR_CLR21_bit at UDMA_ALTCLR.B21;
    const register unsigned short int UDMA_ALTCLR_CLR22 = 22;
    sbit  UDMA_ALTCLR_CLR22_bit at UDMA_ALTCLR.B22;
    const register unsigned short int UDMA_ALTCLR_CLR23 = 23;
    sbit  UDMA_ALTCLR_CLR23_bit at UDMA_ALTCLR.B23;
    const register unsigned short int UDMA_ALTCLR_CLR24 = 24;
    sbit  UDMA_ALTCLR_CLR24_bit at UDMA_ALTCLR.B24;
    const register unsigned short int UDMA_ALTCLR_CLR25 = 25;
    sbit  UDMA_ALTCLR_CLR25_bit at UDMA_ALTCLR.B25;
    const register unsigned short int UDMA_ALTCLR_CLR26 = 26;
    sbit  UDMA_ALTCLR_CLR26_bit at UDMA_ALTCLR.B26;
    const register unsigned short int UDMA_ALTCLR_CLR27 = 27;
    sbit  UDMA_ALTCLR_CLR27_bit at UDMA_ALTCLR.B27;
    const register unsigned short int UDMA_ALTCLR_CLR28 = 28;
    sbit  UDMA_ALTCLR_CLR28_bit at UDMA_ALTCLR.B28;
    const register unsigned short int UDMA_ALTCLR_CLR29 = 29;
    sbit  UDMA_ALTCLR_CLR29_bit at UDMA_ALTCLR.B29;
    const register unsigned short int UDMA_ALTCLR_CLR30 = 30;
    sbit  UDMA_ALTCLR_CLR30_bit at UDMA_ALTCLR.B30;
    const register unsigned short int UDMA_ALTCLR_CLR31 = 31;
    sbit  UDMA_ALTCLR_CLR31_bit at UDMA_ALTCLR.B31;

sfr unsigned long   volatile UDMA_PRIOSET         absolute 0x400FF038;
    const register unsigned short int UDMA_PRIOSET_SET0 = 0;
    sbit  UDMA_PRIOSET_SET0_bit at UDMA_PRIOSET.B0;
    const register unsigned short int UDMA_PRIOSET_SET1 = 1;
    sbit  UDMA_PRIOSET_SET1_bit at UDMA_PRIOSET.B1;
    const register unsigned short int UDMA_PRIOSET_SET2 = 2;
    sbit  UDMA_PRIOSET_SET2_bit at UDMA_PRIOSET.B2;
    const register unsigned short int UDMA_PRIOSET_SET3 = 3;
    sbit  UDMA_PRIOSET_SET3_bit at UDMA_PRIOSET.B3;
    const register unsigned short int UDMA_PRIOSET_SET4 = 4;
    sbit  UDMA_PRIOSET_SET4_bit at UDMA_PRIOSET.B4;
    const register unsigned short int UDMA_PRIOSET_SET5 = 5;
    sbit  UDMA_PRIOSET_SET5_bit at UDMA_PRIOSET.B5;
    const register unsigned short int UDMA_PRIOSET_SET6 = 6;
    sbit  UDMA_PRIOSET_SET6_bit at UDMA_PRIOSET.B6;
    const register unsigned short int UDMA_PRIOSET_SET7 = 7;
    sbit  UDMA_PRIOSET_SET7_bit at UDMA_PRIOSET.B7;
    const register unsigned short int UDMA_PRIOSET_SET8 = 8;
    sbit  UDMA_PRIOSET_SET8_bit at UDMA_PRIOSET.B8;
    const register unsigned short int UDMA_PRIOSET_SET9 = 9;
    sbit  UDMA_PRIOSET_SET9_bit at UDMA_PRIOSET.B9;
    const register unsigned short int UDMA_PRIOSET_SET10 = 10;
    sbit  UDMA_PRIOSET_SET10_bit at UDMA_PRIOSET.B10;
    const register unsigned short int UDMA_PRIOSET_SET11 = 11;
    sbit  UDMA_PRIOSET_SET11_bit at UDMA_PRIOSET.B11;
    const register unsigned short int UDMA_PRIOSET_SET12 = 12;
    sbit  UDMA_PRIOSET_SET12_bit at UDMA_PRIOSET.B12;
    const register unsigned short int UDMA_PRIOSET_SET13 = 13;
    sbit  UDMA_PRIOSET_SET13_bit at UDMA_PRIOSET.B13;
    const register unsigned short int UDMA_PRIOSET_SET14 = 14;
    sbit  UDMA_PRIOSET_SET14_bit at UDMA_PRIOSET.B14;
    const register unsigned short int UDMA_PRIOSET_SET15 = 15;
    sbit  UDMA_PRIOSET_SET15_bit at UDMA_PRIOSET.B15;
    const register unsigned short int UDMA_PRIOSET_SET16 = 16;
    sbit  UDMA_PRIOSET_SET16_bit at UDMA_PRIOSET.B16;
    const register unsigned short int UDMA_PRIOSET_SET17 = 17;
    sbit  UDMA_PRIOSET_SET17_bit at UDMA_PRIOSET.B17;
    const register unsigned short int UDMA_PRIOSET_SET18 = 18;
    sbit  UDMA_PRIOSET_SET18_bit at UDMA_PRIOSET.B18;
    const register unsigned short int UDMA_PRIOSET_SET19 = 19;
    sbit  UDMA_PRIOSET_SET19_bit at UDMA_PRIOSET.B19;
    const register unsigned short int UDMA_PRIOSET_SET20 = 20;
    sbit  UDMA_PRIOSET_SET20_bit at UDMA_PRIOSET.B20;
    const register unsigned short int UDMA_PRIOSET_SET21 = 21;
    sbit  UDMA_PRIOSET_SET21_bit at UDMA_PRIOSET.B21;
    const register unsigned short int UDMA_PRIOSET_SET22 = 22;
    sbit  UDMA_PRIOSET_SET22_bit at UDMA_PRIOSET.B22;
    const register unsigned short int UDMA_PRIOSET_SET23 = 23;
    sbit  UDMA_PRIOSET_SET23_bit at UDMA_PRIOSET.B23;
    const register unsigned short int UDMA_PRIOSET_SET24 = 24;
    sbit  UDMA_PRIOSET_SET24_bit at UDMA_PRIOSET.B24;
    const register unsigned short int UDMA_PRIOSET_SET25 = 25;
    sbit  UDMA_PRIOSET_SET25_bit at UDMA_PRIOSET.B25;
    const register unsigned short int UDMA_PRIOSET_SET26 = 26;
    sbit  UDMA_PRIOSET_SET26_bit at UDMA_PRIOSET.B26;
    const register unsigned short int UDMA_PRIOSET_SET27 = 27;
    sbit  UDMA_PRIOSET_SET27_bit at UDMA_PRIOSET.B27;
    const register unsigned short int UDMA_PRIOSET_SET28 = 28;
    sbit  UDMA_PRIOSET_SET28_bit at UDMA_PRIOSET.B28;
    const register unsigned short int UDMA_PRIOSET_SET29 = 29;
    sbit  UDMA_PRIOSET_SET29_bit at UDMA_PRIOSET.B29;
    const register unsigned short int UDMA_PRIOSET_SET30 = 30;
    sbit  UDMA_PRIOSET_SET30_bit at UDMA_PRIOSET.B30;
    const register unsigned short int UDMA_PRIOSET_SET31 = 31;
    sbit  UDMA_PRIOSET_SET31_bit at UDMA_PRIOSET.B31;

sfr unsigned long   volatile UDMA_PRIOCLR         absolute 0x400FF03C;
    const register unsigned short int UDMA_PRIOCLR_CLR0 = 0;
    sbit  UDMA_PRIOCLR_CLR0_bit at UDMA_PRIOCLR.B0;
    const register unsigned short int UDMA_PRIOCLR_CLR1 = 1;
    sbit  UDMA_PRIOCLR_CLR1_bit at UDMA_PRIOCLR.B1;
    const register unsigned short int UDMA_PRIOCLR_CLR2 = 2;
    sbit  UDMA_PRIOCLR_CLR2_bit at UDMA_PRIOCLR.B2;
    const register unsigned short int UDMA_PRIOCLR_CLR3 = 3;
    sbit  UDMA_PRIOCLR_CLR3_bit at UDMA_PRIOCLR.B3;
    const register unsigned short int UDMA_PRIOCLR_CLR4 = 4;
    sbit  UDMA_PRIOCLR_CLR4_bit at UDMA_PRIOCLR.B4;
    const register unsigned short int UDMA_PRIOCLR_CLR5 = 5;
    sbit  UDMA_PRIOCLR_CLR5_bit at UDMA_PRIOCLR.B5;
    const register unsigned short int UDMA_PRIOCLR_CLR6 = 6;
    sbit  UDMA_PRIOCLR_CLR6_bit at UDMA_PRIOCLR.B6;
    const register unsigned short int UDMA_PRIOCLR_CLR7 = 7;
    sbit  UDMA_PRIOCLR_CLR7_bit at UDMA_PRIOCLR.B7;
    const register unsigned short int UDMA_PRIOCLR_CLR8 = 8;
    sbit  UDMA_PRIOCLR_CLR8_bit at UDMA_PRIOCLR.B8;
    const register unsigned short int UDMA_PRIOCLR_CLR9 = 9;
    sbit  UDMA_PRIOCLR_CLR9_bit at UDMA_PRIOCLR.B9;
    const register unsigned short int UDMA_PRIOCLR_CLR10 = 10;
    sbit  UDMA_PRIOCLR_CLR10_bit at UDMA_PRIOCLR.B10;
    const register unsigned short int UDMA_PRIOCLR_CLR11 = 11;
    sbit  UDMA_PRIOCLR_CLR11_bit at UDMA_PRIOCLR.B11;
    const register unsigned short int UDMA_PRIOCLR_CLR12 = 12;
    sbit  UDMA_PRIOCLR_CLR12_bit at UDMA_PRIOCLR.B12;
    const register unsigned short int UDMA_PRIOCLR_CLR13 = 13;
    sbit  UDMA_PRIOCLR_CLR13_bit at UDMA_PRIOCLR.B13;
    const register unsigned short int UDMA_PRIOCLR_CLR14 = 14;
    sbit  UDMA_PRIOCLR_CLR14_bit at UDMA_PRIOCLR.B14;
    const register unsigned short int UDMA_PRIOCLR_CLR15 = 15;
    sbit  UDMA_PRIOCLR_CLR15_bit at UDMA_PRIOCLR.B15;
    const register unsigned short int UDMA_PRIOCLR_CLR16 = 16;
    sbit  UDMA_PRIOCLR_CLR16_bit at UDMA_PRIOCLR.B16;
    const register unsigned short int UDMA_PRIOCLR_CLR17 = 17;
    sbit  UDMA_PRIOCLR_CLR17_bit at UDMA_PRIOCLR.B17;
    const register unsigned short int UDMA_PRIOCLR_CLR18 = 18;
    sbit  UDMA_PRIOCLR_CLR18_bit at UDMA_PRIOCLR.B18;
    const register unsigned short int UDMA_PRIOCLR_CLR19 = 19;
    sbit  UDMA_PRIOCLR_CLR19_bit at UDMA_PRIOCLR.B19;
    const register unsigned short int UDMA_PRIOCLR_CLR20 = 20;
    sbit  UDMA_PRIOCLR_CLR20_bit at UDMA_PRIOCLR.B20;
    const register unsigned short int UDMA_PRIOCLR_CLR21 = 21;
    sbit  UDMA_PRIOCLR_CLR21_bit at UDMA_PRIOCLR.B21;
    const register unsigned short int UDMA_PRIOCLR_CLR22 = 22;
    sbit  UDMA_PRIOCLR_CLR22_bit at UDMA_PRIOCLR.B22;
    const register unsigned short int UDMA_PRIOCLR_CLR23 = 23;
    sbit  UDMA_PRIOCLR_CLR23_bit at UDMA_PRIOCLR.B23;
    const register unsigned short int UDMA_PRIOCLR_CLR24 = 24;
    sbit  UDMA_PRIOCLR_CLR24_bit at UDMA_PRIOCLR.B24;
    const register unsigned short int UDMA_PRIOCLR_CLR25 = 25;
    sbit  UDMA_PRIOCLR_CLR25_bit at UDMA_PRIOCLR.B25;
    const register unsigned short int UDMA_PRIOCLR_CLR26 = 26;
    sbit  UDMA_PRIOCLR_CLR26_bit at UDMA_PRIOCLR.B26;
    const register unsigned short int UDMA_PRIOCLR_CLR27 = 27;
    sbit  UDMA_PRIOCLR_CLR27_bit at UDMA_PRIOCLR.B27;
    const register unsigned short int UDMA_PRIOCLR_CLR28 = 28;
    sbit  UDMA_PRIOCLR_CLR28_bit at UDMA_PRIOCLR.B28;
    const register unsigned short int UDMA_PRIOCLR_CLR29 = 29;
    sbit  UDMA_PRIOCLR_CLR29_bit at UDMA_PRIOCLR.B29;
    const register unsigned short int UDMA_PRIOCLR_CLR30 = 30;
    sbit  UDMA_PRIOCLR_CLR30_bit at UDMA_PRIOCLR.B30;
    const register unsigned short int UDMA_PRIOCLR_CLR31 = 31;
    sbit  UDMA_PRIOCLR_CLR31_bit at UDMA_PRIOCLR.B31;

sfr unsigned long   volatile UDMA_ERRCLR          absolute 0x400FF04C;
    const register unsigned short int UDMA_ERRCLR_ERRCLR = 0;
    sbit  UDMA_ERRCLR_ERRCLR_bit at UDMA_ERRCLR.B0;

sfr unsigned long   volatile UDMA_CHASGN          absolute 0x400FF500;
    const register unsigned short int UDMA_CHASGN0 = 0;
    sbit  UDMA_CHASGN0_bit at UDMA_CHASGN.B0;
    const register unsigned short int UDMA_CHASGN1 = 1;
    sbit  UDMA_CHASGN1_bit at UDMA_CHASGN.B1;
    const register unsigned short int UDMA_CHASGN2 = 2;
    sbit  UDMA_CHASGN2_bit at UDMA_CHASGN.B2;
    const register unsigned short int UDMA_CHASGN3 = 3;
    sbit  UDMA_CHASGN3_bit at UDMA_CHASGN.B3;
    const register unsigned short int UDMA_CHASGN4 = 4;
    sbit  UDMA_CHASGN4_bit at UDMA_CHASGN.B4;
    const register unsigned short int UDMA_CHASGN5 = 5;
    sbit  UDMA_CHASGN5_bit at UDMA_CHASGN.B5;
    const register unsigned short int UDMA_CHASGN6 = 6;
    sbit  UDMA_CHASGN6_bit at UDMA_CHASGN.B6;
    const register unsigned short int UDMA_CHASGN7 = 7;
    sbit  UDMA_CHASGN7_bit at UDMA_CHASGN.B7;
    const register unsigned short int UDMA_CHASGN8 = 8;
    sbit  UDMA_CHASGN8_bit at UDMA_CHASGN.B8;
    const register unsigned short int UDMA_CHASGN9 = 9;
    sbit  UDMA_CHASGN9_bit at UDMA_CHASGN.B9;
    const register unsigned short int UDMA_CHASGN10 = 10;
    sbit  UDMA_CHASGN10_bit at UDMA_CHASGN.B10;
    const register unsigned short int UDMA_CHASGN11 = 11;
    sbit  UDMA_CHASGN11_bit at UDMA_CHASGN.B11;
    const register unsigned short int UDMA_CHASGN12 = 12;
    sbit  UDMA_CHASGN12_bit at UDMA_CHASGN.B12;
    const register unsigned short int UDMA_CHASGN13 = 13;
    sbit  UDMA_CHASGN13_bit at UDMA_CHASGN.B13;
    const register unsigned short int UDMA_CHASGN14 = 14;
    sbit  UDMA_CHASGN14_bit at UDMA_CHASGN.B14;
    const register unsigned short int UDMA_CHASGN15 = 15;
    sbit  UDMA_CHASGN15_bit at UDMA_CHASGN.B15;
    const register unsigned short int UDMA_CHASGN16 = 16;
    sbit  UDMA_CHASGN16_bit at UDMA_CHASGN.B16;
    const register unsigned short int UDMA_CHASGN17 = 17;
    sbit  UDMA_CHASGN17_bit at UDMA_CHASGN.B17;
    const register unsigned short int UDMA_CHASGN18 = 18;
    sbit  UDMA_CHASGN18_bit at UDMA_CHASGN.B18;
    const register unsigned short int UDMA_CHASGN19 = 19;
    sbit  UDMA_CHASGN19_bit at UDMA_CHASGN.B19;
    const register unsigned short int UDMA_CHASGN20 = 20;
    sbit  UDMA_CHASGN20_bit at UDMA_CHASGN.B20;
    const register unsigned short int UDMA_CHASGN21 = 21;
    sbit  UDMA_CHASGN21_bit at UDMA_CHASGN.B21;
    const register unsigned short int UDMA_CHASGN22 = 22;
    sbit  UDMA_CHASGN22_bit at UDMA_CHASGN.B22;
    const register unsigned short int UDMA_CHASGN23 = 23;
    sbit  UDMA_CHASGN23_bit at UDMA_CHASGN.B23;
    const register unsigned short int UDMA_CHASGN24 = 24;
    sbit  UDMA_CHASGN24_bit at UDMA_CHASGN.B24;
    const register unsigned short int UDMA_CHASGN25 = 25;
    sbit  UDMA_CHASGN25_bit at UDMA_CHASGN.B25;
    const register unsigned short int UDMA_CHASGN26 = 26;
    sbit  UDMA_CHASGN26_bit at UDMA_CHASGN.B26;
    const register unsigned short int UDMA_CHASGN27 = 27;
    sbit  UDMA_CHASGN27_bit at UDMA_CHASGN.B27;
    const register unsigned short int UDMA_CHASGN28 = 28;
    sbit  UDMA_CHASGN28_bit at UDMA_CHASGN.B28;
    const register unsigned short int UDMA_CHASGN29 = 29;
    sbit  UDMA_CHASGN29_bit at UDMA_CHASGN.B29;
    const register unsigned short int UDMA_CHASGN30 = 30;
    sbit  UDMA_CHASGN30_bit at UDMA_CHASGN.B30;
    const register unsigned short int UDMA_CHASGN31 = 31;
    sbit  UDMA_CHASGN31_bit at UDMA_CHASGN.B31;

sfr unsigned long   volatile UDMA_CHMAP0          absolute 0x400FF510;
    const register unsigned short int UDMA_CHMAP0_CH0SEL0 = 0;
    sbit  UDMA_CHMAP0_CH0SEL0_bit at UDMA_CHMAP0.B0;
    const register unsigned short int UDMA_CHMAP0_CH0SEL1 = 1;
    sbit  UDMA_CHMAP0_CH0SEL1_bit at UDMA_CHMAP0.B1;
    const register unsigned short int UDMA_CHMAP0_CH0SEL2 = 2;
    sbit  UDMA_CHMAP0_CH0SEL2_bit at UDMA_CHMAP0.B2;
    const register unsigned short int UDMA_CHMAP0_CH0SEL3 = 3;
    sbit  UDMA_CHMAP0_CH0SEL3_bit at UDMA_CHMAP0.B3;
    const register unsigned short int UDMA_CHMAP0_CH1SEL4 = 4;
    sbit  UDMA_CHMAP0_CH1SEL4_bit at UDMA_CHMAP0.B4;
    const register unsigned short int UDMA_CHMAP0_CH1SEL5 = 5;
    sbit  UDMA_CHMAP0_CH1SEL5_bit at UDMA_CHMAP0.B5;
    const register unsigned short int UDMA_CHMAP0_CH1SEL6 = 6;
    sbit  UDMA_CHMAP0_CH1SEL6_bit at UDMA_CHMAP0.B6;
    const register unsigned short int UDMA_CHMAP0_CH1SEL7 = 7;
    sbit  UDMA_CHMAP0_CH1SEL7_bit at UDMA_CHMAP0.B7;
    const register unsigned short int UDMA_CHMAP0_CH2SEL8 = 8;
    sbit  UDMA_CHMAP0_CH2SEL8_bit at UDMA_CHMAP0.B8;
    const register unsigned short int UDMA_CHMAP0_CH2SEL9 = 9;
    sbit  UDMA_CHMAP0_CH2SEL9_bit at UDMA_CHMAP0.B9;
    const register unsigned short int UDMA_CHMAP0_CH2SEL10 = 10;
    sbit  UDMA_CHMAP0_CH2SEL10_bit at UDMA_CHMAP0.B10;
    const register unsigned short int UDMA_CHMAP0_CH2SEL11 = 11;
    sbit  UDMA_CHMAP0_CH2SEL11_bit at UDMA_CHMAP0.B11;
    const register unsigned short int UDMA_CHMAP0_CH3SEL12 = 12;
    sbit  UDMA_CHMAP0_CH3SEL12_bit at UDMA_CHMAP0.B12;
    const register unsigned short int UDMA_CHMAP0_CH3SEL13 = 13;
    sbit  UDMA_CHMAP0_CH3SEL13_bit at UDMA_CHMAP0.B13;
    const register unsigned short int UDMA_CHMAP0_CH3SEL14 = 14;
    sbit  UDMA_CHMAP0_CH3SEL14_bit at UDMA_CHMAP0.B14;
    const register unsigned short int UDMA_CHMAP0_CH3SEL15 = 15;
    sbit  UDMA_CHMAP0_CH3SEL15_bit at UDMA_CHMAP0.B15;
    const register unsigned short int UDMA_CHMAP0_CH4SEL16 = 16;
    sbit  UDMA_CHMAP0_CH4SEL16_bit at UDMA_CHMAP0.B16;
    const register unsigned short int UDMA_CHMAP0_CH4SEL17 = 17;
    sbit  UDMA_CHMAP0_CH4SEL17_bit at UDMA_CHMAP0.B17;
    const register unsigned short int UDMA_CHMAP0_CH4SEL18 = 18;
    sbit  UDMA_CHMAP0_CH4SEL18_bit at UDMA_CHMAP0.B18;
    const register unsigned short int UDMA_CHMAP0_CH4SEL19 = 19;
    sbit  UDMA_CHMAP0_CH4SEL19_bit at UDMA_CHMAP0.B19;
    const register unsigned short int UDMA_CHMAP0_CH5SEL20 = 20;
    sbit  UDMA_CHMAP0_CH5SEL20_bit at UDMA_CHMAP0.B20;
    const register unsigned short int UDMA_CHMAP0_CH5SEL21 = 21;
    sbit  UDMA_CHMAP0_CH5SEL21_bit at UDMA_CHMAP0.B21;
    const register unsigned short int UDMA_CHMAP0_CH5SEL22 = 22;
    sbit  UDMA_CHMAP0_CH5SEL22_bit at UDMA_CHMAP0.B22;
    const register unsigned short int UDMA_CHMAP0_CH5SEL23 = 23;
    sbit  UDMA_CHMAP0_CH5SEL23_bit at UDMA_CHMAP0.B23;
    const register unsigned short int UDMA_CHMAP0_CH6SEL24 = 24;
    sbit  UDMA_CHMAP0_CH6SEL24_bit at UDMA_CHMAP0.B24;
    const register unsigned short int UDMA_CHMAP0_CH6SEL25 = 25;
    sbit  UDMA_CHMAP0_CH6SEL25_bit at UDMA_CHMAP0.B25;
    const register unsigned short int UDMA_CHMAP0_CH6SEL26 = 26;
    sbit  UDMA_CHMAP0_CH6SEL26_bit at UDMA_CHMAP0.B26;
    const register unsigned short int UDMA_CHMAP0_CH6SEL27 = 27;
    sbit  UDMA_CHMAP0_CH6SEL27_bit at UDMA_CHMAP0.B27;
    const register unsigned short int UDMA_CHMAP0_CH7SEL28 = 28;
    sbit  UDMA_CHMAP0_CH7SEL28_bit at UDMA_CHMAP0.B28;
    const register unsigned short int UDMA_CHMAP0_CH7SEL29 = 29;
    sbit  UDMA_CHMAP0_CH7SEL29_bit at UDMA_CHMAP0.B29;
    const register unsigned short int UDMA_CHMAP0_CH7SEL30 = 30;
    sbit  UDMA_CHMAP0_CH7SEL30_bit at UDMA_CHMAP0.B30;
    const register unsigned short int UDMA_CHMAP0_CH7SEL31 = 31;
    sbit  UDMA_CHMAP0_CH7SEL31_bit at UDMA_CHMAP0.B31;

sfr unsigned long   volatile UDMA_CHMAP1          absolute 0x400FF514;
    const register unsigned short int UDMA_CHMAP1_CH8SEL0 = 0;
    sbit  UDMA_CHMAP1_CH8SEL0_bit at UDMA_CHMAP1.B0;
    const register unsigned short int UDMA_CHMAP1_CH8SEL1 = 1;
    sbit  UDMA_CHMAP1_CH8SEL1_bit at UDMA_CHMAP1.B1;
    const register unsigned short int UDMA_CHMAP1_CH8SEL2 = 2;
    sbit  UDMA_CHMAP1_CH8SEL2_bit at UDMA_CHMAP1.B2;
    const register unsigned short int UDMA_CHMAP1_CH8SEL3 = 3;
    sbit  UDMA_CHMAP1_CH8SEL3_bit at UDMA_CHMAP1.B3;
    const register unsigned short int UDMA_CHMAP1_CH9SEL4 = 4;
    sbit  UDMA_CHMAP1_CH9SEL4_bit at UDMA_CHMAP1.B4;
    const register unsigned short int UDMA_CHMAP1_CH9SEL5 = 5;
    sbit  UDMA_CHMAP1_CH9SEL5_bit at UDMA_CHMAP1.B5;
    const register unsigned short int UDMA_CHMAP1_CH9SEL6 = 6;
    sbit  UDMA_CHMAP1_CH9SEL6_bit at UDMA_CHMAP1.B6;
    const register unsigned short int UDMA_CHMAP1_CH9SEL7 = 7;
    sbit  UDMA_CHMAP1_CH9SEL7_bit at UDMA_CHMAP1.B7;
    const register unsigned short int UDMA_CHMAP1_CH10SEL8 = 8;
    sbit  UDMA_CHMAP1_CH10SEL8_bit at UDMA_CHMAP1.B8;
    const register unsigned short int UDMA_CHMAP1_CH10SEL9 = 9;
    sbit  UDMA_CHMAP1_CH10SEL9_bit at UDMA_CHMAP1.B9;
    const register unsigned short int UDMA_CHMAP1_CH10SEL10 = 10;
    sbit  UDMA_CHMAP1_CH10SEL10_bit at UDMA_CHMAP1.B10;
    const register unsigned short int UDMA_CHMAP1_CH10SEL11 = 11;
    sbit  UDMA_CHMAP1_CH10SEL11_bit at UDMA_CHMAP1.B11;
    const register unsigned short int UDMA_CHMAP1_CH11SEL12 = 12;
    sbit  UDMA_CHMAP1_CH11SEL12_bit at UDMA_CHMAP1.B12;
    const register unsigned short int UDMA_CHMAP1_CH11SEL13 = 13;
    sbit  UDMA_CHMAP1_CH11SEL13_bit at UDMA_CHMAP1.B13;
    const register unsigned short int UDMA_CHMAP1_CH11SEL14 = 14;
    sbit  UDMA_CHMAP1_CH11SEL14_bit at UDMA_CHMAP1.B14;
    const register unsigned short int UDMA_CHMAP1_CH11SEL15 = 15;
    sbit  UDMA_CHMAP1_CH11SEL15_bit at UDMA_CHMAP1.B15;
    const register unsigned short int UDMA_CHMAP1_CH12SEL16 = 16;
    sbit  UDMA_CHMAP1_CH12SEL16_bit at UDMA_CHMAP1.B16;
    const register unsigned short int UDMA_CHMAP1_CH12SEL17 = 17;
    sbit  UDMA_CHMAP1_CH12SEL17_bit at UDMA_CHMAP1.B17;
    const register unsigned short int UDMA_CHMAP1_CH12SEL18 = 18;
    sbit  UDMA_CHMAP1_CH12SEL18_bit at UDMA_CHMAP1.B18;
    const register unsigned short int UDMA_CHMAP1_CH12SEL19 = 19;
    sbit  UDMA_CHMAP1_CH12SEL19_bit at UDMA_CHMAP1.B19;
    const register unsigned short int UDMA_CHMAP1_CH13SEL20 = 20;
    sbit  UDMA_CHMAP1_CH13SEL20_bit at UDMA_CHMAP1.B20;
    const register unsigned short int UDMA_CHMAP1_CH13SEL21 = 21;
    sbit  UDMA_CHMAP1_CH13SEL21_bit at UDMA_CHMAP1.B21;
    const register unsigned short int UDMA_CHMAP1_CH13SEL22 = 22;
    sbit  UDMA_CHMAP1_CH13SEL22_bit at UDMA_CHMAP1.B22;
    const register unsigned short int UDMA_CHMAP1_CH13SEL23 = 23;
    sbit  UDMA_CHMAP1_CH13SEL23_bit at UDMA_CHMAP1.B23;
    const register unsigned short int UDMA_CHMAP1_CH14SEL24 = 24;
    sbit  UDMA_CHMAP1_CH14SEL24_bit at UDMA_CHMAP1.B24;
    const register unsigned short int UDMA_CHMAP1_CH14SEL25 = 25;
    sbit  UDMA_CHMAP1_CH14SEL25_bit at UDMA_CHMAP1.B25;
    const register unsigned short int UDMA_CHMAP1_CH14SEL26 = 26;
    sbit  UDMA_CHMAP1_CH14SEL26_bit at UDMA_CHMAP1.B26;
    const register unsigned short int UDMA_CHMAP1_CH14SEL27 = 27;
    sbit  UDMA_CHMAP1_CH14SEL27_bit at UDMA_CHMAP1.B27;
    const register unsigned short int UDMA_CHMAP1_CH15SEL28 = 28;
    sbit  UDMA_CHMAP1_CH15SEL28_bit at UDMA_CHMAP1.B28;
    const register unsigned short int UDMA_CHMAP1_CH15SEL29 = 29;
    sbit  UDMA_CHMAP1_CH15SEL29_bit at UDMA_CHMAP1.B29;
    const register unsigned short int UDMA_CHMAP1_CH15SEL30 = 30;
    sbit  UDMA_CHMAP1_CH15SEL30_bit at UDMA_CHMAP1.B30;
    const register unsigned short int UDMA_CHMAP1_CH15SEL31 = 31;
    sbit  UDMA_CHMAP1_CH15SEL31_bit at UDMA_CHMAP1.B31;

sfr unsigned long   volatile UDMA_CHMAP2          absolute 0x400FF518;
    const register unsigned short int UDMA_CHMAP2_CH16SEL0 = 0;
    sbit  UDMA_CHMAP2_CH16SEL0_bit at UDMA_CHMAP2.B0;
    const register unsigned short int UDMA_CHMAP2_CH16SEL1 = 1;
    sbit  UDMA_CHMAP2_CH16SEL1_bit at UDMA_CHMAP2.B1;
    const register unsigned short int UDMA_CHMAP2_CH16SEL2 = 2;
    sbit  UDMA_CHMAP2_CH16SEL2_bit at UDMA_CHMAP2.B2;
    const register unsigned short int UDMA_CHMAP2_CH16SEL3 = 3;
    sbit  UDMA_CHMAP2_CH16SEL3_bit at UDMA_CHMAP2.B3;
    const register unsigned short int UDMA_CHMAP2_CH17SEL4 = 4;
    sbit  UDMA_CHMAP2_CH17SEL4_bit at UDMA_CHMAP2.B4;
    const register unsigned short int UDMA_CHMAP2_CH17SEL5 = 5;
    sbit  UDMA_CHMAP2_CH17SEL5_bit at UDMA_CHMAP2.B5;
    const register unsigned short int UDMA_CHMAP2_CH17SEL6 = 6;
    sbit  UDMA_CHMAP2_CH17SEL6_bit at UDMA_CHMAP2.B6;
    const register unsigned short int UDMA_CHMAP2_CH17SEL7 = 7;
    sbit  UDMA_CHMAP2_CH17SEL7_bit at UDMA_CHMAP2.B7;
    const register unsigned short int UDMA_CHMAP2_CH18SEL8 = 8;
    sbit  UDMA_CHMAP2_CH18SEL8_bit at UDMA_CHMAP2.B8;
    const register unsigned short int UDMA_CHMAP2_CH18SEL9 = 9;
    sbit  UDMA_CHMAP2_CH18SEL9_bit at UDMA_CHMAP2.B9;
    const register unsigned short int UDMA_CHMAP2_CH18SEL10 = 10;
    sbit  UDMA_CHMAP2_CH18SEL10_bit at UDMA_CHMAP2.B10;
    const register unsigned short int UDMA_CHMAP2_CH18SEL11 = 11;
    sbit  UDMA_CHMAP2_CH18SEL11_bit at UDMA_CHMAP2.B11;
    const register unsigned short int UDMA_CHMAP2_CH19SEL12 = 12;
    sbit  UDMA_CHMAP2_CH19SEL12_bit at UDMA_CHMAP2.B12;
    const register unsigned short int UDMA_CHMAP2_CH19SEL13 = 13;
    sbit  UDMA_CHMAP2_CH19SEL13_bit at UDMA_CHMAP2.B13;
    const register unsigned short int UDMA_CHMAP2_CH19SEL14 = 14;
    sbit  UDMA_CHMAP2_CH19SEL14_bit at UDMA_CHMAP2.B14;
    const register unsigned short int UDMA_CHMAP2_CH19SEL15 = 15;
    sbit  UDMA_CHMAP2_CH19SEL15_bit at UDMA_CHMAP2.B15;
    const register unsigned short int UDMA_CHMAP2_CH20SEL16 = 16;
    sbit  UDMA_CHMAP2_CH20SEL16_bit at UDMA_CHMAP2.B16;
    const register unsigned short int UDMA_CHMAP2_CH20SEL17 = 17;
    sbit  UDMA_CHMAP2_CH20SEL17_bit at UDMA_CHMAP2.B17;
    const register unsigned short int UDMA_CHMAP2_CH20SEL18 = 18;
    sbit  UDMA_CHMAP2_CH20SEL18_bit at UDMA_CHMAP2.B18;
    const register unsigned short int UDMA_CHMAP2_CH20SEL19 = 19;
    sbit  UDMA_CHMAP2_CH20SEL19_bit at UDMA_CHMAP2.B19;
    const register unsigned short int UDMA_CHMAP2_CH21SEL20 = 20;
    sbit  UDMA_CHMAP2_CH21SEL20_bit at UDMA_CHMAP2.B20;
    const register unsigned short int UDMA_CHMAP2_CH21SEL21 = 21;
    sbit  UDMA_CHMAP2_CH21SEL21_bit at UDMA_CHMAP2.B21;
    const register unsigned short int UDMA_CHMAP2_CH21SEL22 = 22;
    sbit  UDMA_CHMAP2_CH21SEL22_bit at UDMA_CHMAP2.B22;
    const register unsigned short int UDMA_CHMAP2_CH21SEL23 = 23;
    sbit  UDMA_CHMAP2_CH21SEL23_bit at UDMA_CHMAP2.B23;
    const register unsigned short int UDMA_CHMAP2_CH22SEL24 = 24;
    sbit  UDMA_CHMAP2_CH22SEL24_bit at UDMA_CHMAP2.B24;
    const register unsigned short int UDMA_CHMAP2_CH22SEL25 = 25;
    sbit  UDMA_CHMAP2_CH22SEL25_bit at UDMA_CHMAP2.B25;
    const register unsigned short int UDMA_CHMAP2_CH22SEL26 = 26;
    sbit  UDMA_CHMAP2_CH22SEL26_bit at UDMA_CHMAP2.B26;
    const register unsigned short int UDMA_CHMAP2_CH22SEL27 = 27;
    sbit  UDMA_CHMAP2_CH22SEL27_bit at UDMA_CHMAP2.B27;
    const register unsigned short int UDMA_CHMAP2_CH23SEL28 = 28;
    sbit  UDMA_CHMAP2_CH23SEL28_bit at UDMA_CHMAP2.B28;
    const register unsigned short int UDMA_CHMAP2_CH23SEL29 = 29;
    sbit  UDMA_CHMAP2_CH23SEL29_bit at UDMA_CHMAP2.B29;
    const register unsigned short int UDMA_CHMAP2_CH23SEL30 = 30;
    sbit  UDMA_CHMAP2_CH23SEL30_bit at UDMA_CHMAP2.B30;
    const register unsigned short int UDMA_CHMAP2_CH23SEL31 = 31;
    sbit  UDMA_CHMAP2_CH23SEL31_bit at UDMA_CHMAP2.B31;

sfr unsigned long   volatile UDMA_CHMAP3          absolute 0x400FF51C;
    const register unsigned short int UDMA_CHMAP3_CH24SEL0 = 0;
    sbit  UDMA_CHMAP3_CH24SEL0_bit at UDMA_CHMAP3.B0;
    const register unsigned short int UDMA_CHMAP3_CH24SEL1 = 1;
    sbit  UDMA_CHMAP3_CH24SEL1_bit at UDMA_CHMAP3.B1;
    const register unsigned short int UDMA_CHMAP3_CH24SEL2 = 2;
    sbit  UDMA_CHMAP3_CH24SEL2_bit at UDMA_CHMAP3.B2;
    const register unsigned short int UDMA_CHMAP3_CH24SEL3 = 3;
    sbit  UDMA_CHMAP3_CH24SEL3_bit at UDMA_CHMAP3.B3;
    const register unsigned short int UDMA_CHMAP3_CH25SEL4 = 4;
    sbit  UDMA_CHMAP3_CH25SEL4_bit at UDMA_CHMAP3.B4;
    const register unsigned short int UDMA_CHMAP3_CH25SEL5 = 5;
    sbit  UDMA_CHMAP3_CH25SEL5_bit at UDMA_CHMAP3.B5;
    const register unsigned short int UDMA_CHMAP3_CH25SEL6 = 6;
    sbit  UDMA_CHMAP3_CH25SEL6_bit at UDMA_CHMAP3.B6;
    const register unsigned short int UDMA_CHMAP3_CH25SEL7 = 7;
    sbit  UDMA_CHMAP3_CH25SEL7_bit at UDMA_CHMAP3.B7;
    const register unsigned short int UDMA_CHMAP3_CH26SEL8 = 8;
    sbit  UDMA_CHMAP3_CH26SEL8_bit at UDMA_CHMAP3.B8;
    const register unsigned short int UDMA_CHMAP3_CH26SEL9 = 9;
    sbit  UDMA_CHMAP3_CH26SEL9_bit at UDMA_CHMAP3.B9;
    const register unsigned short int UDMA_CHMAP3_CH26SEL10 = 10;
    sbit  UDMA_CHMAP3_CH26SEL10_bit at UDMA_CHMAP3.B10;
    const register unsigned short int UDMA_CHMAP3_CH26SEL11 = 11;
    sbit  UDMA_CHMAP3_CH26SEL11_bit at UDMA_CHMAP3.B11;
    const register unsigned short int UDMA_CHMAP3_CH27SEL12 = 12;
    sbit  UDMA_CHMAP3_CH27SEL12_bit at UDMA_CHMAP3.B12;
    const register unsigned short int UDMA_CHMAP3_CH27SEL13 = 13;
    sbit  UDMA_CHMAP3_CH27SEL13_bit at UDMA_CHMAP3.B13;
    const register unsigned short int UDMA_CHMAP3_CH27SEL14 = 14;
    sbit  UDMA_CHMAP3_CH27SEL14_bit at UDMA_CHMAP3.B14;
    const register unsigned short int UDMA_CHMAP3_CH27SEL15 = 15;
    sbit  UDMA_CHMAP3_CH27SEL15_bit at UDMA_CHMAP3.B15;
    const register unsigned short int UDMA_CHMAP3_CH28SEL16 = 16;
    sbit  UDMA_CHMAP3_CH28SEL16_bit at UDMA_CHMAP3.B16;
    const register unsigned short int UDMA_CHMAP3_CH28SEL17 = 17;
    sbit  UDMA_CHMAP3_CH28SEL17_bit at UDMA_CHMAP3.B17;
    const register unsigned short int UDMA_CHMAP3_CH28SEL18 = 18;
    sbit  UDMA_CHMAP3_CH28SEL18_bit at UDMA_CHMAP3.B18;
    const register unsigned short int UDMA_CHMAP3_CH28SEL19 = 19;
    sbit  UDMA_CHMAP3_CH28SEL19_bit at UDMA_CHMAP3.B19;
    const register unsigned short int UDMA_CHMAP3_CH29SEL20 = 20;
    sbit  UDMA_CHMAP3_CH29SEL20_bit at UDMA_CHMAP3.B20;
    const register unsigned short int UDMA_CHMAP3_CH29SEL21 = 21;
    sbit  UDMA_CHMAP3_CH29SEL21_bit at UDMA_CHMAP3.B21;
    const register unsigned short int UDMA_CHMAP3_CH29SEL22 = 22;
    sbit  UDMA_CHMAP3_CH29SEL22_bit at UDMA_CHMAP3.B22;
    const register unsigned short int UDMA_CHMAP3_CH29SEL23 = 23;
    sbit  UDMA_CHMAP3_CH29SEL23_bit at UDMA_CHMAP3.B23;
    const register unsigned short int UDMA_CHMAP3_CH30SEL24 = 24;
    sbit  UDMA_CHMAP3_CH30SEL24_bit at UDMA_CHMAP3.B24;
    const register unsigned short int UDMA_CHMAP3_CH30SEL25 = 25;
    sbit  UDMA_CHMAP3_CH30SEL25_bit at UDMA_CHMAP3.B25;
    const register unsigned short int UDMA_CHMAP3_CH30SEL26 = 26;
    sbit  UDMA_CHMAP3_CH30SEL26_bit at UDMA_CHMAP3.B26;
    const register unsigned short int UDMA_CHMAP3_CH30SEL27 = 27;
    sbit  UDMA_CHMAP3_CH30SEL27_bit at UDMA_CHMAP3.B27;
    const register unsigned short int UDMA_CHMAP3_CH31SEL28 = 28;
    sbit  UDMA_CHMAP3_CH31SEL28_bit at UDMA_CHMAP3.B28;
    const register unsigned short int UDMA_CHMAP3_CH31SEL29 = 29;
    sbit  UDMA_CHMAP3_CH31SEL29_bit at UDMA_CHMAP3.B29;
    const register unsigned short int UDMA_CHMAP3_CH31SEL30 = 30;
    sbit  UDMA_CHMAP3_CH31SEL30_bit at UDMA_CHMAP3.B30;
    const register unsigned short int UDMA_CHMAP3_CH31SEL31 = 31;
    sbit  UDMA_CHMAP3_CH31SEL31_bit at UDMA_CHMAP3.B31;

sfr far unsigned long   volatile CCM0_CRCCTRL         absolute 0x44030400;
    const register unsigned short int CCM_CRCCTRL_TYPE0 = 0;
    sbit  CCM_CRCCTRL_TYPE0_bit at CCM0_CRCCTRL.B0;
    const register unsigned short int CCM_CRCCTRL_TYPE1 = 1;
    sbit  CCM_CRCCTRL_TYPE1_bit at CCM0_CRCCTRL.B1;
    const register unsigned short int CCM_CRCCTRL_TYPE2 = 2;
    sbit  CCM_CRCCTRL_TYPE2_bit at CCM0_CRCCTRL.B2;
    const register unsigned short int CCM_CRCCTRL_TYPE3 = 3;
    sbit  CCM_CRCCTRL_TYPE3_bit at CCM0_CRCCTRL.B3;
    const register unsigned short int CCM_CRCCTRL_ENDIAN4 = 4;
    sbit  CCM_CRCCTRL_ENDIAN4_bit at CCM0_CRCCTRL.B4;
    const register unsigned short int CCM_CRCCTRL_ENDIAN5 = 5;
    sbit  CCM_CRCCTRL_ENDIAN5_bit at CCM0_CRCCTRL.B5;
    const register unsigned short int CCM_CRCCTRL_BR = 7;
    sbit  CCM_CRCCTRL_BR_bit at CCM0_CRCCTRL.B7;
    const register unsigned short int CCM_CRCCTRL_OBR = 8;
    sbit  CCM_CRCCTRL_OBR_bit at CCM0_CRCCTRL.B8;
    const register unsigned short int CCM_CRCCTRL_RESINV = 9;
    sbit  CCM_CRCCTRL_RESINV_bit at CCM0_CRCCTRL.B9;
    const register unsigned short int CCM_CRCCTRL_SIZE = 12;
    sbit  CCM_CRCCTRL_SIZE_bit at CCM0_CRCCTRL.B12;
    const register unsigned short int CCM_CRCCTRL_INIT13 = 13;
    sbit  CCM_CRCCTRL_INIT13_bit at CCM0_CRCCTRL.B13;
    const register unsigned short int CCM_CRCCTRL_INIT14 = 14;
    sbit  CCM_CRCCTRL_INIT14_bit at CCM0_CRCCTRL.B14;

sfr far unsigned long   volatile CCM0_CRCSEED         absolute 0x44030410;
    const register unsigned short int CCM_CRCSEED_SEED0 = 0;
    sbit  CCM_CRCSEED_SEED0_bit at CCM0_CRCSEED.B0;
    const register unsigned short int CCM_CRCSEED_SEED1 = 1;
    sbit  CCM_CRCSEED_SEED1_bit at CCM0_CRCSEED.B1;
    const register unsigned short int CCM_CRCSEED_SEED2 = 2;
    sbit  CCM_CRCSEED_SEED2_bit at CCM0_CRCSEED.B2;
    const register unsigned short int CCM_CRCSEED_SEED3 = 3;
    sbit  CCM_CRCSEED_SEED3_bit at CCM0_CRCSEED.B3;
    const register unsigned short int CCM_CRCSEED_SEED4 = 4;
    sbit  CCM_CRCSEED_SEED4_bit at CCM0_CRCSEED.B4;
    const register unsigned short int CCM_CRCSEED_SEED5 = 5;
    sbit  CCM_CRCSEED_SEED5_bit at CCM0_CRCSEED.B5;
    const register unsigned short int CCM_CRCSEED_SEED6 = 6;
    sbit  CCM_CRCSEED_SEED6_bit at CCM0_CRCSEED.B6;
    const register unsigned short int CCM_CRCSEED_SEED7 = 7;
    sbit  CCM_CRCSEED_SEED7_bit at CCM0_CRCSEED.B7;
    const register unsigned short int CCM_CRCSEED_SEED8 = 8;
    sbit  CCM_CRCSEED_SEED8_bit at CCM0_CRCSEED.B8;
    const register unsigned short int CCM_CRCSEED_SEED9 = 9;
    sbit  CCM_CRCSEED_SEED9_bit at CCM0_CRCSEED.B9;
    const register unsigned short int CCM_CRCSEED_SEED10 = 10;
    sbit  CCM_CRCSEED_SEED10_bit at CCM0_CRCSEED.B10;
    const register unsigned short int CCM_CRCSEED_SEED11 = 11;
    sbit  CCM_CRCSEED_SEED11_bit at CCM0_CRCSEED.B11;
    const register unsigned short int CCM_CRCSEED_SEED12 = 12;
    sbit  CCM_CRCSEED_SEED12_bit at CCM0_CRCSEED.B12;
    const register unsigned short int CCM_CRCSEED_SEED13 = 13;
    sbit  CCM_CRCSEED_SEED13_bit at CCM0_CRCSEED.B13;
    const register unsigned short int CCM_CRCSEED_SEED14 = 14;
    sbit  CCM_CRCSEED_SEED14_bit at CCM0_CRCSEED.B14;
    const register unsigned short int CCM_CRCSEED_SEED15 = 15;
    sbit  CCM_CRCSEED_SEED15_bit at CCM0_CRCSEED.B15;
    const register unsigned short int CCM_CRCSEED_SEED16 = 16;
    sbit  CCM_CRCSEED_SEED16_bit at CCM0_CRCSEED.B16;
    const register unsigned short int CCM_CRCSEED_SEED17 = 17;
    sbit  CCM_CRCSEED_SEED17_bit at CCM0_CRCSEED.B17;
    const register unsigned short int CCM_CRCSEED_SEED18 = 18;
    sbit  CCM_CRCSEED_SEED18_bit at CCM0_CRCSEED.B18;
    const register unsigned short int CCM_CRCSEED_SEED19 = 19;
    sbit  CCM_CRCSEED_SEED19_bit at CCM0_CRCSEED.B19;
    const register unsigned short int CCM_CRCSEED_SEED20 = 20;
    sbit  CCM_CRCSEED_SEED20_bit at CCM0_CRCSEED.B20;
    const register unsigned short int CCM_CRCSEED_SEED21 = 21;
    sbit  CCM_CRCSEED_SEED21_bit at CCM0_CRCSEED.B21;
    const register unsigned short int CCM_CRCSEED_SEED22 = 22;
    sbit  CCM_CRCSEED_SEED22_bit at CCM0_CRCSEED.B22;
    const register unsigned short int CCM_CRCSEED_SEED23 = 23;
    sbit  CCM_CRCSEED_SEED23_bit at CCM0_CRCSEED.B23;
    const register unsigned short int CCM_CRCSEED_SEED24 = 24;
    sbit  CCM_CRCSEED_SEED24_bit at CCM0_CRCSEED.B24;
    const register unsigned short int CCM_CRCSEED_SEED25 = 25;
    sbit  CCM_CRCSEED_SEED25_bit at CCM0_CRCSEED.B25;
    const register unsigned short int CCM_CRCSEED_SEED26 = 26;
    sbit  CCM_CRCSEED_SEED26_bit at CCM0_CRCSEED.B26;
    const register unsigned short int CCM_CRCSEED_SEED27 = 27;
    sbit  CCM_CRCSEED_SEED27_bit at CCM0_CRCSEED.B27;
    const register unsigned short int CCM_CRCSEED_SEED28 = 28;
    sbit  CCM_CRCSEED_SEED28_bit at CCM0_CRCSEED.B28;
    const register unsigned short int CCM_CRCSEED_SEED29 = 29;
    sbit  CCM_CRCSEED_SEED29_bit at CCM0_CRCSEED.B29;
    const register unsigned short int CCM_CRCSEED_SEED30 = 30;
    sbit  CCM_CRCSEED_SEED30_bit at CCM0_CRCSEED.B30;
    const register unsigned short int CCM_CRCSEED_SEED31 = 31;
    sbit  CCM_CRCSEED_SEED31_bit at CCM0_CRCSEED.B31;

sfr far unsigned long   volatile CCM0_CRCDIN          absolute 0x44030414;
    const register unsigned short int CCM_CRCDIN_DATAIN0 = 0;
    sbit  CCM_CRCDIN_DATAIN0_bit at CCM0_CRCDIN.B0;
    const register unsigned short int CCM_CRCDIN_DATAIN1 = 1;
    sbit  CCM_CRCDIN_DATAIN1_bit at CCM0_CRCDIN.B1;
    const register unsigned short int CCM_CRCDIN_DATAIN2 = 2;
    sbit  CCM_CRCDIN_DATAIN2_bit at CCM0_CRCDIN.B2;
    const register unsigned short int CCM_CRCDIN_DATAIN3 = 3;
    sbit  CCM_CRCDIN_DATAIN3_bit at CCM0_CRCDIN.B3;
    const register unsigned short int CCM_CRCDIN_DATAIN4 = 4;
    sbit  CCM_CRCDIN_DATAIN4_bit at CCM0_CRCDIN.B4;
    const register unsigned short int CCM_CRCDIN_DATAIN5 = 5;
    sbit  CCM_CRCDIN_DATAIN5_bit at CCM0_CRCDIN.B5;
    const register unsigned short int CCM_CRCDIN_DATAIN6 = 6;
    sbit  CCM_CRCDIN_DATAIN6_bit at CCM0_CRCDIN.B6;
    const register unsigned short int CCM_CRCDIN_DATAIN7 = 7;
    sbit  CCM_CRCDIN_DATAIN7_bit at CCM0_CRCDIN.B7;
    const register unsigned short int CCM_CRCDIN_DATAIN8 = 8;
    sbit  CCM_CRCDIN_DATAIN8_bit at CCM0_CRCDIN.B8;
    const register unsigned short int CCM_CRCDIN_DATAIN9 = 9;
    sbit  CCM_CRCDIN_DATAIN9_bit at CCM0_CRCDIN.B9;
    const register unsigned short int CCM_CRCDIN_DATAIN10 = 10;
    sbit  CCM_CRCDIN_DATAIN10_bit at CCM0_CRCDIN.B10;
    const register unsigned short int CCM_CRCDIN_DATAIN11 = 11;
    sbit  CCM_CRCDIN_DATAIN11_bit at CCM0_CRCDIN.B11;
    const register unsigned short int CCM_CRCDIN_DATAIN12 = 12;
    sbit  CCM_CRCDIN_DATAIN12_bit at CCM0_CRCDIN.B12;
    const register unsigned short int CCM_CRCDIN_DATAIN13 = 13;
    sbit  CCM_CRCDIN_DATAIN13_bit at CCM0_CRCDIN.B13;
    const register unsigned short int CCM_CRCDIN_DATAIN14 = 14;
    sbit  CCM_CRCDIN_DATAIN14_bit at CCM0_CRCDIN.B14;
    const register unsigned short int CCM_CRCDIN_DATAIN15 = 15;
    sbit  CCM_CRCDIN_DATAIN15_bit at CCM0_CRCDIN.B15;
    const register unsigned short int CCM_CRCDIN_DATAIN16 = 16;
    sbit  CCM_CRCDIN_DATAIN16_bit at CCM0_CRCDIN.B16;
    const register unsigned short int CCM_CRCDIN_DATAIN17 = 17;
    sbit  CCM_CRCDIN_DATAIN17_bit at CCM0_CRCDIN.B17;
    const register unsigned short int CCM_CRCDIN_DATAIN18 = 18;
    sbit  CCM_CRCDIN_DATAIN18_bit at CCM0_CRCDIN.B18;
    const register unsigned short int CCM_CRCDIN_DATAIN19 = 19;
    sbit  CCM_CRCDIN_DATAIN19_bit at CCM0_CRCDIN.B19;
    const register unsigned short int CCM_CRCDIN_DATAIN20 = 20;
    sbit  CCM_CRCDIN_DATAIN20_bit at CCM0_CRCDIN.B20;
    const register unsigned short int CCM_CRCDIN_DATAIN21 = 21;
    sbit  CCM_CRCDIN_DATAIN21_bit at CCM0_CRCDIN.B21;
    const register unsigned short int CCM_CRCDIN_DATAIN22 = 22;
    sbit  CCM_CRCDIN_DATAIN22_bit at CCM0_CRCDIN.B22;
    const register unsigned short int CCM_CRCDIN_DATAIN23 = 23;
    sbit  CCM_CRCDIN_DATAIN23_bit at CCM0_CRCDIN.B23;
    const register unsigned short int CCM_CRCDIN_DATAIN24 = 24;
    sbit  CCM_CRCDIN_DATAIN24_bit at CCM0_CRCDIN.B24;
    const register unsigned short int CCM_CRCDIN_DATAIN25 = 25;
    sbit  CCM_CRCDIN_DATAIN25_bit at CCM0_CRCDIN.B25;
    const register unsigned short int CCM_CRCDIN_DATAIN26 = 26;
    sbit  CCM_CRCDIN_DATAIN26_bit at CCM0_CRCDIN.B26;
    const register unsigned short int CCM_CRCDIN_DATAIN27 = 27;
    sbit  CCM_CRCDIN_DATAIN27_bit at CCM0_CRCDIN.B27;
    const register unsigned short int CCM_CRCDIN_DATAIN28 = 28;
    sbit  CCM_CRCDIN_DATAIN28_bit at CCM0_CRCDIN.B28;
    const register unsigned short int CCM_CRCDIN_DATAIN29 = 29;
    sbit  CCM_CRCDIN_DATAIN29_bit at CCM0_CRCDIN.B29;
    const register unsigned short int CCM_CRCDIN_DATAIN30 = 30;
    sbit  CCM_CRCDIN_DATAIN30_bit at CCM0_CRCDIN.B30;
    const register unsigned short int CCM_CRCDIN_DATAIN31 = 31;
    sbit  CCM_CRCDIN_DATAIN31_bit at CCM0_CRCDIN.B31;

sfr far unsigned long   volatile CCM0_CRCRSLTPP       absolute 0x44030418;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP0 = 0;
    sbit  CCM_CRCRSLTPP_RSLTPP0_bit at CCM0_CRCRSLTPP.B0;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP1 = 1;
    sbit  CCM_CRCRSLTPP_RSLTPP1_bit at CCM0_CRCRSLTPP.B1;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP2 = 2;
    sbit  CCM_CRCRSLTPP_RSLTPP2_bit at CCM0_CRCRSLTPP.B2;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP3 = 3;
    sbit  CCM_CRCRSLTPP_RSLTPP3_bit at CCM0_CRCRSLTPP.B3;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP4 = 4;
    sbit  CCM_CRCRSLTPP_RSLTPP4_bit at CCM0_CRCRSLTPP.B4;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP5 = 5;
    sbit  CCM_CRCRSLTPP_RSLTPP5_bit at CCM0_CRCRSLTPP.B5;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP6 = 6;
    sbit  CCM_CRCRSLTPP_RSLTPP6_bit at CCM0_CRCRSLTPP.B6;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP7 = 7;
    sbit  CCM_CRCRSLTPP_RSLTPP7_bit at CCM0_CRCRSLTPP.B7;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP8 = 8;
    sbit  CCM_CRCRSLTPP_RSLTPP8_bit at CCM0_CRCRSLTPP.B8;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP9 = 9;
    sbit  CCM_CRCRSLTPP_RSLTPP9_bit at CCM0_CRCRSLTPP.B9;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP10 = 10;
    sbit  CCM_CRCRSLTPP_RSLTPP10_bit at CCM0_CRCRSLTPP.B10;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP11 = 11;
    sbit  CCM_CRCRSLTPP_RSLTPP11_bit at CCM0_CRCRSLTPP.B11;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP12 = 12;
    sbit  CCM_CRCRSLTPP_RSLTPP12_bit at CCM0_CRCRSLTPP.B12;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP13 = 13;
    sbit  CCM_CRCRSLTPP_RSLTPP13_bit at CCM0_CRCRSLTPP.B13;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP14 = 14;
    sbit  CCM_CRCRSLTPP_RSLTPP14_bit at CCM0_CRCRSLTPP.B14;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP15 = 15;
    sbit  CCM_CRCRSLTPP_RSLTPP15_bit at CCM0_CRCRSLTPP.B15;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP16 = 16;
    sbit  CCM_CRCRSLTPP_RSLTPP16_bit at CCM0_CRCRSLTPP.B16;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP17 = 17;
    sbit  CCM_CRCRSLTPP_RSLTPP17_bit at CCM0_CRCRSLTPP.B17;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP18 = 18;
    sbit  CCM_CRCRSLTPP_RSLTPP18_bit at CCM0_CRCRSLTPP.B18;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP19 = 19;
    sbit  CCM_CRCRSLTPP_RSLTPP19_bit at CCM0_CRCRSLTPP.B19;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP20 = 20;
    sbit  CCM_CRCRSLTPP_RSLTPP20_bit at CCM0_CRCRSLTPP.B20;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP21 = 21;
    sbit  CCM_CRCRSLTPP_RSLTPP21_bit at CCM0_CRCRSLTPP.B21;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP22 = 22;
    sbit  CCM_CRCRSLTPP_RSLTPP22_bit at CCM0_CRCRSLTPP.B22;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP23 = 23;
    sbit  CCM_CRCRSLTPP_RSLTPP23_bit at CCM0_CRCRSLTPP.B23;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP24 = 24;
    sbit  CCM_CRCRSLTPP_RSLTPP24_bit at CCM0_CRCRSLTPP.B24;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP25 = 25;
    sbit  CCM_CRCRSLTPP_RSLTPP25_bit at CCM0_CRCRSLTPP.B25;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP26 = 26;
    sbit  CCM_CRCRSLTPP_RSLTPP26_bit at CCM0_CRCRSLTPP.B26;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP27 = 27;
    sbit  CCM_CRCRSLTPP_RSLTPP27_bit at CCM0_CRCRSLTPP.B27;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP28 = 28;
    sbit  CCM_CRCRSLTPP_RSLTPP28_bit at CCM0_CRCRSLTPP.B28;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP29 = 29;
    sbit  CCM_CRCRSLTPP_RSLTPP29_bit at CCM0_CRCRSLTPP.B29;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP30 = 30;
    sbit  CCM_CRCRSLTPP_RSLTPP30_bit at CCM0_CRCRSLTPP.B30;
    const register unsigned short int CCM_CRCRSLTPP_RSLTPP31 = 31;
    sbit  CCM_CRCRSLTPP_RSLTPP31_bit at CCM0_CRCRSLTPP.B31;

sfr far unsigned long   volatile NVIC_INT_TYPE        absolute 0xE000E004;
    const register unsigned short int NVIC_INT_TYPE_LINES0 = 0;
    sbit  NVIC_INT_TYPE_LINES0_bit at NVIC_INT_TYPE.B0;
    const register unsigned short int NVIC_INT_TYPE_LINES1 = 1;
    sbit  NVIC_INT_TYPE_LINES1_bit at NVIC_INT_TYPE.B1;
    const register unsigned short int NVIC_INT_TYPE_LINES2 = 2;
    sbit  NVIC_INT_TYPE_LINES2_bit at NVIC_INT_TYPE.B2;
    const register unsigned short int NVIC_INT_TYPE_LINES3 = 3;
    sbit  NVIC_INT_TYPE_LINES3_bit at NVIC_INT_TYPE.B3;
    const register unsigned short int NVIC_INT_TYPE_LINES4 = 4;
    sbit  NVIC_INT_TYPE_LINES4_bit at NVIC_INT_TYPE.B4;

sfr far unsigned long   volatile NVIC_ACTLR           absolute 0xE000E008;
    const register unsigned short int NVIC_ACTLR_DISMCYC = 0;
    sbit  NVIC_ACTLR_DISMCYC_bit at NVIC_ACTLR.B0;
    const register unsigned short int NVIC_ACTLR_DISWBUF = 1;
    sbit  NVIC_ACTLR_DISWBUF_bit at NVIC_ACTLR.B1;
    const register unsigned short int NVIC_ACTLR_DISFOLD = 2;
    sbit  NVIC_ACTLR_DISFOLD_bit at NVIC_ACTLR.B2;
    const register unsigned short int NVIC_ACTLR_DISFPCA = 8;
    sbit  NVIC_ACTLR_DISFPCA_bit at NVIC_ACTLR.B8;
    const register unsigned short int NVIC_ACTLR_DISOOFP = 9;
    sbit  NVIC_ACTLR_DISOOFP_bit at NVIC_ACTLR.B9;

sfr far unsigned long   volatile NVIC_ST_CTRL         absolute 0xE000E010;
    const register unsigned short int NVIC_ST_CTRL_ENABLE = 0;
    sbit  NVIC_ST_CTRL_ENABLE_bit at NVIC_ST_CTRL.B0;
    const register unsigned short int NVIC_ST_CTRL_INTEN = 1;
    sbit  NVIC_ST_CTRL_INTEN_bit at NVIC_ST_CTRL.B1;
    const register unsigned short int NVIC_ST_CTRL_CLK_SRC = 2;
    sbit  NVIC_ST_CTRL_CLK_SRC_bit at NVIC_ST_CTRL.B2;
    const register unsigned short int NVIC_ST_CTRL_COUNT = 16;
    sbit  NVIC_ST_CTRL_COUNT_bit at NVIC_ST_CTRL.B16;

sfr far unsigned long   volatile NVIC_ST_RELOAD       absolute 0xE000E014;
    const register unsigned short int NVIC_ST_RELOAD0 = 0;
    sbit  NVIC_ST_RELOAD0_bit at NVIC_ST_RELOAD.B0;
    const register unsigned short int NVIC_ST_RELOAD1 = 1;
    sbit  NVIC_ST_RELOAD1_bit at NVIC_ST_RELOAD.B1;
    const register unsigned short int NVIC_ST_RELOAD2 = 2;
    sbit  NVIC_ST_RELOAD2_bit at NVIC_ST_RELOAD.B2;
    const register unsigned short int NVIC_ST_RELOAD3 = 3;
    sbit  NVIC_ST_RELOAD3_bit at NVIC_ST_RELOAD.B3;
    const register unsigned short int NVIC_ST_RELOAD4 = 4;
    sbit  NVIC_ST_RELOAD4_bit at NVIC_ST_RELOAD.B4;
    const register unsigned short int NVIC_ST_RELOAD5 = 5;
    sbit  NVIC_ST_RELOAD5_bit at NVIC_ST_RELOAD.B5;
    const register unsigned short int NVIC_ST_RELOAD6 = 6;
    sbit  NVIC_ST_RELOAD6_bit at NVIC_ST_RELOAD.B6;
    const register unsigned short int NVIC_ST_RELOAD7 = 7;
    sbit  NVIC_ST_RELOAD7_bit at NVIC_ST_RELOAD.B7;
    const register unsigned short int NVIC_ST_RELOAD8 = 8;
    sbit  NVIC_ST_RELOAD8_bit at NVIC_ST_RELOAD.B8;
    const register unsigned short int NVIC_ST_RELOAD9 = 9;
    sbit  NVIC_ST_RELOAD9_bit at NVIC_ST_RELOAD.B9;
    const register unsigned short int NVIC_ST_RELOAD10 = 10;
    sbit  NVIC_ST_RELOAD10_bit at NVIC_ST_RELOAD.B10;
    const register unsigned short int NVIC_ST_RELOAD11 = 11;
    sbit  NVIC_ST_RELOAD11_bit at NVIC_ST_RELOAD.B11;
    const register unsigned short int NVIC_ST_RELOAD12 = 12;
    sbit  NVIC_ST_RELOAD12_bit at NVIC_ST_RELOAD.B12;
    const register unsigned short int NVIC_ST_RELOAD13 = 13;
    sbit  NVIC_ST_RELOAD13_bit at NVIC_ST_RELOAD.B13;
    const register unsigned short int NVIC_ST_RELOAD14 = 14;
    sbit  NVIC_ST_RELOAD14_bit at NVIC_ST_RELOAD.B14;
    const register unsigned short int NVIC_ST_RELOAD15 = 15;
    sbit  NVIC_ST_RELOAD15_bit at NVIC_ST_RELOAD.B15;
    const register unsigned short int NVIC_ST_RELOAD16 = 16;
    sbit  NVIC_ST_RELOAD16_bit at NVIC_ST_RELOAD.B16;
    const register unsigned short int NVIC_ST_RELOAD17 = 17;
    sbit  NVIC_ST_RELOAD17_bit at NVIC_ST_RELOAD.B17;
    const register unsigned short int NVIC_ST_RELOAD18 = 18;
    sbit  NVIC_ST_RELOAD18_bit at NVIC_ST_RELOAD.B18;
    const register unsigned short int NVIC_ST_RELOAD19 = 19;
    sbit  NVIC_ST_RELOAD19_bit at NVIC_ST_RELOAD.B19;
    const register unsigned short int NVIC_ST_RELOAD20 = 20;
    sbit  NVIC_ST_RELOAD20_bit at NVIC_ST_RELOAD.B20;
    const register unsigned short int NVIC_ST_RELOAD21 = 21;
    sbit  NVIC_ST_RELOAD21_bit at NVIC_ST_RELOAD.B21;
    const register unsigned short int NVIC_ST_RELOAD22 = 22;
    sbit  NVIC_ST_RELOAD22_bit at NVIC_ST_RELOAD.B22;
    const register unsigned short int NVIC_ST_RELOAD23 = 23;
    sbit  NVIC_ST_RELOAD23_bit at NVIC_ST_RELOAD.B23;

sfr far unsigned long   volatile NVIC_ST_CURRENT      absolute 0xE000E018;
    const register unsigned short int NVIC_ST_CURRENT0 = 0;
    sbit  NVIC_ST_CURRENT0_bit at NVIC_ST_CURRENT.B0;
    const register unsigned short int NVIC_ST_CURRENT1 = 1;
    sbit  NVIC_ST_CURRENT1_bit at NVIC_ST_CURRENT.B1;
    const register unsigned short int NVIC_ST_CURRENT2 = 2;
    sbit  NVIC_ST_CURRENT2_bit at NVIC_ST_CURRENT.B2;
    const register unsigned short int NVIC_ST_CURRENT3 = 3;
    sbit  NVIC_ST_CURRENT3_bit at NVIC_ST_CURRENT.B3;
    const register unsigned short int NVIC_ST_CURRENT4 = 4;
    sbit  NVIC_ST_CURRENT4_bit at NVIC_ST_CURRENT.B4;
    const register unsigned short int NVIC_ST_CURRENT5 = 5;
    sbit  NVIC_ST_CURRENT5_bit at NVIC_ST_CURRENT.B5;
    const register unsigned short int NVIC_ST_CURRENT6 = 6;
    sbit  NVIC_ST_CURRENT6_bit at NVIC_ST_CURRENT.B6;
    const register unsigned short int NVIC_ST_CURRENT7 = 7;
    sbit  NVIC_ST_CURRENT7_bit at NVIC_ST_CURRENT.B7;
    const register unsigned short int NVIC_ST_CURRENT8 = 8;
    sbit  NVIC_ST_CURRENT8_bit at NVIC_ST_CURRENT.B8;
    const register unsigned short int NVIC_ST_CURRENT9 = 9;
    sbit  NVIC_ST_CURRENT9_bit at NVIC_ST_CURRENT.B9;
    const register unsigned short int NVIC_ST_CURRENT10 = 10;
    sbit  NVIC_ST_CURRENT10_bit at NVIC_ST_CURRENT.B10;
    const register unsigned short int NVIC_ST_CURRENT11 = 11;
    sbit  NVIC_ST_CURRENT11_bit at NVIC_ST_CURRENT.B11;
    const register unsigned short int NVIC_ST_CURRENT12 = 12;
    sbit  NVIC_ST_CURRENT12_bit at NVIC_ST_CURRENT.B12;
    const register unsigned short int NVIC_ST_CURRENT13 = 13;
    sbit  NVIC_ST_CURRENT13_bit at NVIC_ST_CURRENT.B13;
    const register unsigned short int NVIC_ST_CURRENT14 = 14;
    sbit  NVIC_ST_CURRENT14_bit at NVIC_ST_CURRENT.B14;
    const register unsigned short int NVIC_ST_CURRENT15 = 15;
    sbit  NVIC_ST_CURRENT15_bit at NVIC_ST_CURRENT.B15;
    const register unsigned short int NVIC_ST_CURRENT16 = 16;
    sbit  NVIC_ST_CURRENT16_bit at NVIC_ST_CURRENT.B16;
    const register unsigned short int NVIC_ST_CURRENT17 = 17;
    sbit  NVIC_ST_CURRENT17_bit at NVIC_ST_CURRENT.B17;
    const register unsigned short int NVIC_ST_CURRENT18 = 18;
    sbit  NVIC_ST_CURRENT18_bit at NVIC_ST_CURRENT.B18;
    const register unsigned short int NVIC_ST_CURRENT19 = 19;
    sbit  NVIC_ST_CURRENT19_bit at NVIC_ST_CURRENT.B19;
    const register unsigned short int NVIC_ST_CURRENT20 = 20;
    sbit  NVIC_ST_CURRENT20_bit at NVIC_ST_CURRENT.B20;
    const register unsigned short int NVIC_ST_CURRENT21 = 21;
    sbit  NVIC_ST_CURRENT21_bit at NVIC_ST_CURRENT.B21;
    const register unsigned short int NVIC_ST_CURRENT22 = 22;
    sbit  NVIC_ST_CURRENT22_bit at NVIC_ST_CURRENT.B22;
    const register unsigned short int NVIC_ST_CURRENT23 = 23;
    sbit  NVIC_ST_CURRENT23_bit at NVIC_ST_CURRENT.B23;

sfr far unsigned long   volatile NVIC_ST_CAL          absolute 0xE000E01C;
    const register unsigned short int NVIC_ST_CAL_ONEMS0 = 0;
    sbit  NVIC_ST_CAL_ONEMS0_bit at NVIC_ST_CAL.B0;
    const register unsigned short int NVIC_ST_CAL_ONEMS1 = 1;
    sbit  NVIC_ST_CAL_ONEMS1_bit at NVIC_ST_CAL.B1;
    const register unsigned short int NVIC_ST_CAL_ONEMS2 = 2;
    sbit  NVIC_ST_CAL_ONEMS2_bit at NVIC_ST_CAL.B2;
    const register unsigned short int NVIC_ST_CAL_ONEMS3 = 3;
    sbit  NVIC_ST_CAL_ONEMS3_bit at NVIC_ST_CAL.B3;
    const register unsigned short int NVIC_ST_CAL_ONEMS4 = 4;
    sbit  NVIC_ST_CAL_ONEMS4_bit at NVIC_ST_CAL.B4;
    const register unsigned short int NVIC_ST_CAL_ONEMS5 = 5;
    sbit  NVIC_ST_CAL_ONEMS5_bit at NVIC_ST_CAL.B5;
    const register unsigned short int NVIC_ST_CAL_ONEMS6 = 6;
    sbit  NVIC_ST_CAL_ONEMS6_bit at NVIC_ST_CAL.B6;
    const register unsigned short int NVIC_ST_CAL_ONEMS7 = 7;
    sbit  NVIC_ST_CAL_ONEMS7_bit at NVIC_ST_CAL.B7;
    const register unsigned short int NVIC_ST_CAL_ONEMS8 = 8;
    sbit  NVIC_ST_CAL_ONEMS8_bit at NVIC_ST_CAL.B8;
    const register unsigned short int NVIC_ST_CAL_ONEMS9 = 9;
    sbit  NVIC_ST_CAL_ONEMS9_bit at NVIC_ST_CAL.B9;
    const register unsigned short int NVIC_ST_CAL_ONEMS10 = 10;
    sbit  NVIC_ST_CAL_ONEMS10_bit at NVIC_ST_CAL.B10;
    const register unsigned short int NVIC_ST_CAL_ONEMS11 = 11;
    sbit  NVIC_ST_CAL_ONEMS11_bit at NVIC_ST_CAL.B11;
    const register unsigned short int NVIC_ST_CAL_ONEMS12 = 12;
    sbit  NVIC_ST_CAL_ONEMS12_bit at NVIC_ST_CAL.B12;
    const register unsigned short int NVIC_ST_CAL_ONEMS13 = 13;
    sbit  NVIC_ST_CAL_ONEMS13_bit at NVIC_ST_CAL.B13;
    const register unsigned short int NVIC_ST_CAL_ONEMS14 = 14;
    sbit  NVIC_ST_CAL_ONEMS14_bit at NVIC_ST_CAL.B14;
    const register unsigned short int NVIC_ST_CAL_ONEMS15 = 15;
    sbit  NVIC_ST_CAL_ONEMS15_bit at NVIC_ST_CAL.B15;
    const register unsigned short int NVIC_ST_CAL_ONEMS16 = 16;
    sbit  NVIC_ST_CAL_ONEMS16_bit at NVIC_ST_CAL.B16;
    const register unsigned short int NVIC_ST_CAL_ONEMS17 = 17;
    sbit  NVIC_ST_CAL_ONEMS17_bit at NVIC_ST_CAL.B17;
    const register unsigned short int NVIC_ST_CAL_ONEMS18 = 18;
    sbit  NVIC_ST_CAL_ONEMS18_bit at NVIC_ST_CAL.B18;
    const register unsigned short int NVIC_ST_CAL_ONEMS19 = 19;
    sbit  NVIC_ST_CAL_ONEMS19_bit at NVIC_ST_CAL.B19;
    const register unsigned short int NVIC_ST_CAL_ONEMS20 = 20;
    sbit  NVIC_ST_CAL_ONEMS20_bit at NVIC_ST_CAL.B20;
    const register unsigned short int NVIC_ST_CAL_ONEMS21 = 21;
    sbit  NVIC_ST_CAL_ONEMS21_bit at NVIC_ST_CAL.B21;
    const register unsigned short int NVIC_ST_CAL_ONEMS22 = 22;
    sbit  NVIC_ST_CAL_ONEMS22_bit at NVIC_ST_CAL.B22;
    const register unsigned short int NVIC_ST_CAL_ONEMS23 = 23;
    sbit  NVIC_ST_CAL_ONEMS23_bit at NVIC_ST_CAL.B23;
    const register unsigned short int NVIC_ST_CAL_SKEW = 30;
    sbit  NVIC_ST_CAL_SKEW_bit at NVIC_ST_CAL.B30;
    const register unsigned short int NVIC_ST_CAL_NOREF = 31;
    sbit  NVIC_ST_CAL_NOREF_bit at NVIC_ST_CAL.B31;

sfr far unsigned long   volatile NVIC_EN0             absolute 0xE000E100;
    const register unsigned short int NVIC_EN0_INT0 = 0;
    sbit  NVIC_EN0_INT0_bit at NVIC_EN0.B0;
    const register unsigned short int NVIC_EN0_INT1 = 1;
    sbit  NVIC_EN0_INT1_bit at NVIC_EN0.B1;
    const register unsigned short int NVIC_EN0_INT2 = 2;
    sbit  NVIC_EN0_INT2_bit at NVIC_EN0.B2;
    const register unsigned short int NVIC_EN0_INT3 = 3;
    sbit  NVIC_EN0_INT3_bit at NVIC_EN0.B3;
    const register unsigned short int NVIC_EN0_INT4 = 4;
    sbit  NVIC_EN0_INT4_bit at NVIC_EN0.B4;
    const register unsigned short int NVIC_EN0_INT5 = 5;
    sbit  NVIC_EN0_INT5_bit at NVIC_EN0.B5;
    const register unsigned short int NVIC_EN0_INT6 = 6;
    sbit  NVIC_EN0_INT6_bit at NVIC_EN0.B6;
    const register unsigned short int NVIC_EN0_INT7 = 7;
    sbit  NVIC_EN0_INT7_bit at NVIC_EN0.B7;
    const register unsigned short int NVIC_EN0_INT8 = 8;
    sbit  NVIC_EN0_INT8_bit at NVIC_EN0.B8;
    const register unsigned short int NVIC_EN0_INT9 = 9;
    sbit  NVIC_EN0_INT9_bit at NVIC_EN0.B9;
    const register unsigned short int NVIC_EN0_INT10 = 10;
    sbit  NVIC_EN0_INT10_bit at NVIC_EN0.B10;
    const register unsigned short int NVIC_EN0_INT11 = 11;
    sbit  NVIC_EN0_INT11_bit at NVIC_EN0.B11;
    const register unsigned short int NVIC_EN0_INT12 = 12;
    sbit  NVIC_EN0_INT12_bit at NVIC_EN0.B12;
    const register unsigned short int NVIC_EN0_INT13 = 13;
    sbit  NVIC_EN0_INT13_bit at NVIC_EN0.B13;
    const register unsigned short int NVIC_EN0_INT14 = 14;
    sbit  NVIC_EN0_INT14_bit at NVIC_EN0.B14;
    const register unsigned short int NVIC_EN0_INT15 = 15;
    sbit  NVIC_EN0_INT15_bit at NVIC_EN0.B15;
    const register unsigned short int NVIC_EN0_INT16 = 16;
    sbit  NVIC_EN0_INT16_bit at NVIC_EN0.B16;
    const register unsigned short int NVIC_EN0_INT17 = 17;
    sbit  NVIC_EN0_INT17_bit at NVIC_EN0.B17;
    const register unsigned short int NVIC_EN0_INT18 = 18;
    sbit  NVIC_EN0_INT18_bit at NVIC_EN0.B18;
    const register unsigned short int NVIC_EN0_INT19 = 19;
    sbit  NVIC_EN0_INT19_bit at NVIC_EN0.B19;
    const register unsigned short int NVIC_EN0_INT20 = 20;
    sbit  NVIC_EN0_INT20_bit at NVIC_EN0.B20;
    const register unsigned short int NVIC_EN0_INT21 = 21;
    sbit  NVIC_EN0_INT21_bit at NVIC_EN0.B21;
    const register unsigned short int NVIC_EN0_INT22 = 22;
    sbit  NVIC_EN0_INT22_bit at NVIC_EN0.B22;
    const register unsigned short int NVIC_EN0_INT23 = 23;
    sbit  NVIC_EN0_INT23_bit at NVIC_EN0.B23;
    const register unsigned short int NVIC_EN0_INT24 = 24;
    sbit  NVIC_EN0_INT24_bit at NVIC_EN0.B24;
    const register unsigned short int NVIC_EN0_INT25 = 25;
    sbit  NVIC_EN0_INT25_bit at NVIC_EN0.B25;
    const register unsigned short int NVIC_EN0_INT26 = 26;
    sbit  NVIC_EN0_INT26_bit at NVIC_EN0.B26;
    const register unsigned short int NVIC_EN0_INT27 = 27;
    sbit  NVIC_EN0_INT27_bit at NVIC_EN0.B27;
    const register unsigned short int NVIC_EN0_INT28 = 28;
    sbit  NVIC_EN0_INT28_bit at NVIC_EN0.B28;
    const register unsigned short int NVIC_EN0_INT29 = 29;
    sbit  NVIC_EN0_INT29_bit at NVIC_EN0.B29;
    const register unsigned short int NVIC_EN0_INT30 = 30;
    sbit  NVIC_EN0_INT30_bit at NVIC_EN0.B30;
    const register unsigned short int NVIC_EN0_INT31 = 31;
    sbit  NVIC_EN0_INT31_bit at NVIC_EN0.B31;

sfr far unsigned long   volatile NVIC_EN1             absolute 0xE000E104;
    const register unsigned short int NVIC_EN1_INT0 = 0;
    sbit  NVIC_EN1_INT0_bit at NVIC_EN1.B0;
    const register unsigned short int NVIC_EN1_INT1 = 1;
    sbit  NVIC_EN1_INT1_bit at NVIC_EN1.B1;
    const register unsigned short int NVIC_EN1_INT2 = 2;
    sbit  NVIC_EN1_INT2_bit at NVIC_EN1.B2;
    const register unsigned short int NVIC_EN1_INT3 = 3;
    sbit  NVIC_EN1_INT3_bit at NVIC_EN1.B3;
    const register unsigned short int NVIC_EN1_INT4 = 4;
    sbit  NVIC_EN1_INT4_bit at NVIC_EN1.B4;
    const register unsigned short int NVIC_EN1_INT5 = 5;
    sbit  NVIC_EN1_INT5_bit at NVIC_EN1.B5;
    const register unsigned short int NVIC_EN1_INT6 = 6;
    sbit  NVIC_EN1_INT6_bit at NVIC_EN1.B6;
    const register unsigned short int NVIC_EN1_INT7 = 7;
    sbit  NVIC_EN1_INT7_bit at NVIC_EN1.B7;
    const register unsigned short int NVIC_EN1_INT8 = 8;
    sbit  NVIC_EN1_INT8_bit at NVIC_EN1.B8;
    const register unsigned short int NVIC_EN1_INT9 = 9;
    sbit  NVIC_EN1_INT9_bit at NVIC_EN1.B9;
    const register unsigned short int NVIC_EN1_INT10 = 10;
    sbit  NVIC_EN1_INT10_bit at NVIC_EN1.B10;
    const register unsigned short int NVIC_EN1_INT11 = 11;
    sbit  NVIC_EN1_INT11_bit at NVIC_EN1.B11;
    const register unsigned short int NVIC_EN1_INT12 = 12;
    sbit  NVIC_EN1_INT12_bit at NVIC_EN1.B12;
    const register unsigned short int NVIC_EN1_INT13 = 13;
    sbit  NVIC_EN1_INT13_bit at NVIC_EN1.B13;
    const register unsigned short int NVIC_EN1_INT14 = 14;
    sbit  NVIC_EN1_INT14_bit at NVIC_EN1.B14;
    const register unsigned short int NVIC_EN1_INT15 = 15;
    sbit  NVIC_EN1_INT15_bit at NVIC_EN1.B15;
    const register unsigned short int NVIC_EN1_INT16 = 16;
    sbit  NVIC_EN1_INT16_bit at NVIC_EN1.B16;
    const register unsigned short int NVIC_EN1_INT17 = 17;
    sbit  NVIC_EN1_INT17_bit at NVIC_EN1.B17;
    const register unsigned short int NVIC_EN1_INT18 = 18;
    sbit  NVIC_EN1_INT18_bit at NVIC_EN1.B18;
    const register unsigned short int NVIC_EN1_INT19 = 19;
    sbit  NVIC_EN1_INT19_bit at NVIC_EN1.B19;
    const register unsigned short int NVIC_EN1_INT20 = 20;
    sbit  NVIC_EN1_INT20_bit at NVIC_EN1.B20;
    const register unsigned short int NVIC_EN1_INT21 = 21;
    sbit  NVIC_EN1_INT21_bit at NVIC_EN1.B21;
    const register unsigned short int NVIC_EN1_INT22 = 22;
    sbit  NVIC_EN1_INT22_bit at NVIC_EN1.B22;
    const register unsigned short int NVIC_EN1_INT23 = 23;
    sbit  NVIC_EN1_INT23_bit at NVIC_EN1.B23;
    const register unsigned short int NVIC_EN1_INT24 = 24;
    sbit  NVIC_EN1_INT24_bit at NVIC_EN1.B24;
    const register unsigned short int NVIC_EN1_INT25 = 25;
    sbit  NVIC_EN1_INT25_bit at NVIC_EN1.B25;
    const register unsigned short int NVIC_EN1_INT26 = 26;
    sbit  NVIC_EN1_INT26_bit at NVIC_EN1.B26;
    const register unsigned short int NVIC_EN1_INT27 = 27;
    sbit  NVIC_EN1_INT27_bit at NVIC_EN1.B27;
    const register unsigned short int NVIC_EN1_INT28 = 28;
    sbit  NVIC_EN1_INT28_bit at NVIC_EN1.B28;
    const register unsigned short int NVIC_EN1_INT29 = 29;
    sbit  NVIC_EN1_INT29_bit at NVIC_EN1.B29;
    const register unsigned short int NVIC_EN1_INT30 = 30;
    sbit  NVIC_EN1_INT30_bit at NVIC_EN1.B30;
    const register unsigned short int NVIC_EN1_INT31 = 31;
    sbit  NVIC_EN1_INT31_bit at NVIC_EN1.B31;

sfr far unsigned long   volatile NVIC_EN2             absolute 0xE000E108;
    const register unsigned short int NVIC_EN2_INT0 = 0;
    sbit  NVIC_EN2_INT0_bit at NVIC_EN2.B0;
    const register unsigned short int NVIC_EN2_INT1 = 1;
    sbit  NVIC_EN2_INT1_bit at NVIC_EN2.B1;
    const register unsigned short int NVIC_EN2_INT2 = 2;
    sbit  NVIC_EN2_INT2_bit at NVIC_EN2.B2;
    const register unsigned short int NVIC_EN2_INT3 = 3;
    sbit  NVIC_EN2_INT3_bit at NVIC_EN2.B3;
    const register unsigned short int NVIC_EN2_INT4 = 4;
    sbit  NVIC_EN2_INT4_bit at NVIC_EN2.B4;
    const register unsigned short int NVIC_EN2_INT5 = 5;
    sbit  NVIC_EN2_INT5_bit at NVIC_EN2.B5;
    const register unsigned short int NVIC_EN2_INT6 = 6;
    sbit  NVIC_EN2_INT6_bit at NVIC_EN2.B6;
    const register unsigned short int NVIC_EN2_INT7 = 7;
    sbit  NVIC_EN2_INT7_bit at NVIC_EN2.B7;
    const register unsigned short int NVIC_EN2_INT8 = 8;
    sbit  NVIC_EN2_INT8_bit at NVIC_EN2.B8;
    const register unsigned short int NVIC_EN2_INT9 = 9;
    sbit  NVIC_EN2_INT9_bit at NVIC_EN2.B9;
    const register unsigned short int NVIC_EN2_INT10 = 10;
    sbit  NVIC_EN2_INT10_bit at NVIC_EN2.B10;
    const register unsigned short int NVIC_EN2_INT11 = 11;
    sbit  NVIC_EN2_INT11_bit at NVIC_EN2.B11;
    const register unsigned short int NVIC_EN2_INT12 = 12;
    sbit  NVIC_EN2_INT12_bit at NVIC_EN2.B12;
    const register unsigned short int NVIC_EN2_INT13 = 13;
    sbit  NVIC_EN2_INT13_bit at NVIC_EN2.B13;
    const register unsigned short int NVIC_EN2_INT14 = 14;
    sbit  NVIC_EN2_INT14_bit at NVIC_EN2.B14;
    const register unsigned short int NVIC_EN2_INT15 = 15;
    sbit  NVIC_EN2_INT15_bit at NVIC_EN2.B15;
    const register unsigned short int NVIC_EN2_INT16 = 16;
    sbit  NVIC_EN2_INT16_bit at NVIC_EN2.B16;
    const register unsigned short int NVIC_EN2_INT17 = 17;
    sbit  NVIC_EN2_INT17_bit at NVIC_EN2.B17;
    const register unsigned short int NVIC_EN2_INT18 = 18;
    sbit  NVIC_EN2_INT18_bit at NVIC_EN2.B18;
    const register unsigned short int NVIC_EN2_INT19 = 19;
    sbit  NVIC_EN2_INT19_bit at NVIC_EN2.B19;
    const register unsigned short int NVIC_EN2_INT20 = 20;
    sbit  NVIC_EN2_INT20_bit at NVIC_EN2.B20;
    const register unsigned short int NVIC_EN2_INT21 = 21;
    sbit  NVIC_EN2_INT21_bit at NVIC_EN2.B21;
    const register unsigned short int NVIC_EN2_INT22 = 22;
    sbit  NVIC_EN2_INT22_bit at NVIC_EN2.B22;
    const register unsigned short int NVIC_EN2_INT23 = 23;
    sbit  NVIC_EN2_INT23_bit at NVIC_EN2.B23;
    const register unsigned short int NVIC_EN2_INT24 = 24;
    sbit  NVIC_EN2_INT24_bit at NVIC_EN2.B24;
    const register unsigned short int NVIC_EN2_INT25 = 25;
    sbit  NVIC_EN2_INT25_bit at NVIC_EN2.B25;
    const register unsigned short int NVIC_EN2_INT26 = 26;
    sbit  NVIC_EN2_INT26_bit at NVIC_EN2.B26;
    const register unsigned short int NVIC_EN2_INT27 = 27;
    sbit  NVIC_EN2_INT27_bit at NVIC_EN2.B27;
    const register unsigned short int NVIC_EN2_INT28 = 28;
    sbit  NVIC_EN2_INT28_bit at NVIC_EN2.B28;
    const register unsigned short int NVIC_EN2_INT29 = 29;
    sbit  NVIC_EN2_INT29_bit at NVIC_EN2.B29;
    const register unsigned short int NVIC_EN2_INT30 = 30;
    sbit  NVIC_EN2_INT30_bit at NVIC_EN2.B30;
    const register unsigned short int NVIC_EN2_INT31 = 31;
    sbit  NVIC_EN2_INT31_bit at NVIC_EN2.B31;

sfr far unsigned long   volatile NVIC_EN3             absolute 0xE000E10C;
    const register unsigned short int NVIC_EN3_INT0 = 0;
    sbit  NVIC_EN3_INT0_bit at NVIC_EN3.B0;
    const register unsigned short int NVIC_EN3_INT1 = 1;
    sbit  NVIC_EN3_INT1_bit at NVIC_EN3.B1;
    const register unsigned short int NVIC_EN3_INT2 = 2;
    sbit  NVIC_EN3_INT2_bit at NVIC_EN3.B2;
    const register unsigned short int NVIC_EN3_INT3 = 3;
    sbit  NVIC_EN3_INT3_bit at NVIC_EN3.B3;
    const register unsigned short int NVIC_EN3_INT4 = 4;
    sbit  NVIC_EN3_INT4_bit at NVIC_EN3.B4;
    const register unsigned short int NVIC_EN3_INT5 = 5;
    sbit  NVIC_EN3_INT5_bit at NVIC_EN3.B5;
    const register unsigned short int NVIC_EN3_INT6 = 6;
    sbit  NVIC_EN3_INT6_bit at NVIC_EN3.B6;
    const register unsigned short int NVIC_EN3_INT7 = 7;
    sbit  NVIC_EN3_INT7_bit at NVIC_EN3.B7;
    const register unsigned short int NVIC_EN3_INT8 = 8;
    sbit  NVIC_EN3_INT8_bit at NVIC_EN3.B8;
    const register unsigned short int NVIC_EN3_INT9 = 9;
    sbit  NVIC_EN3_INT9_bit at NVIC_EN3.B9;
    const register unsigned short int NVIC_EN3_INT10 = 10;
    sbit  NVIC_EN3_INT10_bit at NVIC_EN3.B10;
    const register unsigned short int NVIC_EN3_INT11 = 11;
    sbit  NVIC_EN3_INT11_bit at NVIC_EN3.B11;
    const register unsigned short int NVIC_EN3_INT12 = 12;
    sbit  NVIC_EN3_INT12_bit at NVIC_EN3.B12;
    const register unsigned short int NVIC_EN3_INT13 = 13;
    sbit  NVIC_EN3_INT13_bit at NVIC_EN3.B13;
    const register unsigned short int NVIC_EN3_INT14 = 14;
    sbit  NVIC_EN3_INT14_bit at NVIC_EN3.B14;
    const register unsigned short int NVIC_EN3_INT15 = 15;
    sbit  NVIC_EN3_INT15_bit at NVIC_EN3.B15;
    const register unsigned short int NVIC_EN3_INT16 = 16;
    sbit  NVIC_EN3_INT16_bit at NVIC_EN3.B16;
    const register unsigned short int NVIC_EN3_INT17 = 17;
    sbit  NVIC_EN3_INT17_bit at NVIC_EN3.B17;
    const register unsigned short int NVIC_EN3_INT18 = 18;
    sbit  NVIC_EN3_INT18_bit at NVIC_EN3.B18;
    const register unsigned short int NVIC_EN3_INT19 = 19;
    sbit  NVIC_EN3_INT19_bit at NVIC_EN3.B19;
    const register unsigned short int NVIC_EN3_INT20 = 20;
    sbit  NVIC_EN3_INT20_bit at NVIC_EN3.B20;
    const register unsigned short int NVIC_EN3_INT21 = 21;
    sbit  NVIC_EN3_INT21_bit at NVIC_EN3.B21;
    const register unsigned short int NVIC_EN3_INT22 = 22;
    sbit  NVIC_EN3_INT22_bit at NVIC_EN3.B22;
    const register unsigned short int NVIC_EN3_INT23 = 23;
    sbit  NVIC_EN3_INT23_bit at NVIC_EN3.B23;
    const register unsigned short int NVIC_EN3_INT24 = 24;
    sbit  NVIC_EN3_INT24_bit at NVIC_EN3.B24;
    const register unsigned short int NVIC_EN3_INT25 = 25;
    sbit  NVIC_EN3_INT25_bit at NVIC_EN3.B25;
    const register unsigned short int NVIC_EN3_INT26 = 26;
    sbit  NVIC_EN3_INT26_bit at NVIC_EN3.B26;
    const register unsigned short int NVIC_EN3_INT27 = 27;
    sbit  NVIC_EN3_INT27_bit at NVIC_EN3.B27;
    const register unsigned short int NVIC_EN3_INT28 = 28;
    sbit  NVIC_EN3_INT28_bit at NVIC_EN3.B28;
    const register unsigned short int NVIC_EN3_INT29 = 29;
    sbit  NVIC_EN3_INT29_bit at NVIC_EN3.B29;
    const register unsigned short int NVIC_EN3_INT30 = 30;
    sbit  NVIC_EN3_INT30_bit at NVIC_EN3.B30;
    const register unsigned short int NVIC_EN3_INT31 = 31;
    sbit  NVIC_EN3_INT31_bit at NVIC_EN3.B31;

sfr far unsigned long   volatile NVIC_DIS0            absolute 0xE000E180;
    const register unsigned short int NVIC_DIS0_INT0 = 0;
    sbit  NVIC_DIS0_INT0_bit at NVIC_DIS0.B0;
    const register unsigned short int NVIC_DIS0_INT1 = 1;
    sbit  NVIC_DIS0_INT1_bit at NVIC_DIS0.B1;
    const register unsigned short int NVIC_DIS0_INT2 = 2;
    sbit  NVIC_DIS0_INT2_bit at NVIC_DIS0.B2;
    const register unsigned short int NVIC_DIS0_INT3 = 3;
    sbit  NVIC_DIS0_INT3_bit at NVIC_DIS0.B3;
    const register unsigned short int NVIC_DIS0_INT4 = 4;
    sbit  NVIC_DIS0_INT4_bit at NVIC_DIS0.B4;
    const register unsigned short int NVIC_DIS0_INT5 = 5;
    sbit  NVIC_DIS0_INT5_bit at NVIC_DIS0.B5;
    const register unsigned short int NVIC_DIS0_INT6 = 6;
    sbit  NVIC_DIS0_INT6_bit at NVIC_DIS0.B6;
    const register unsigned short int NVIC_DIS0_INT7 = 7;
    sbit  NVIC_DIS0_INT7_bit at NVIC_DIS0.B7;
    const register unsigned short int NVIC_DIS0_INT8 = 8;
    sbit  NVIC_DIS0_INT8_bit at NVIC_DIS0.B8;
    const register unsigned short int NVIC_DIS0_INT9 = 9;
    sbit  NVIC_DIS0_INT9_bit at NVIC_DIS0.B9;
    const register unsigned short int NVIC_DIS0_INT10 = 10;
    sbit  NVIC_DIS0_INT10_bit at NVIC_DIS0.B10;
    const register unsigned short int NVIC_DIS0_INT11 = 11;
    sbit  NVIC_DIS0_INT11_bit at NVIC_DIS0.B11;
    const register unsigned short int NVIC_DIS0_INT12 = 12;
    sbit  NVIC_DIS0_INT12_bit at NVIC_DIS0.B12;
    const register unsigned short int NVIC_DIS0_INT13 = 13;
    sbit  NVIC_DIS0_INT13_bit at NVIC_DIS0.B13;
    const register unsigned short int NVIC_DIS0_INT14 = 14;
    sbit  NVIC_DIS0_INT14_bit at NVIC_DIS0.B14;
    const register unsigned short int NVIC_DIS0_INT15 = 15;
    sbit  NVIC_DIS0_INT15_bit at NVIC_DIS0.B15;
    const register unsigned short int NVIC_DIS0_INT16 = 16;
    sbit  NVIC_DIS0_INT16_bit at NVIC_DIS0.B16;
    const register unsigned short int NVIC_DIS0_INT17 = 17;
    sbit  NVIC_DIS0_INT17_bit at NVIC_DIS0.B17;
    const register unsigned short int NVIC_DIS0_INT18 = 18;
    sbit  NVIC_DIS0_INT18_bit at NVIC_DIS0.B18;
    const register unsigned short int NVIC_DIS0_INT19 = 19;
    sbit  NVIC_DIS0_INT19_bit at NVIC_DIS0.B19;
    const register unsigned short int NVIC_DIS0_INT20 = 20;
    sbit  NVIC_DIS0_INT20_bit at NVIC_DIS0.B20;
    const register unsigned short int NVIC_DIS0_INT21 = 21;
    sbit  NVIC_DIS0_INT21_bit at NVIC_DIS0.B21;
    const register unsigned short int NVIC_DIS0_INT22 = 22;
    sbit  NVIC_DIS0_INT22_bit at NVIC_DIS0.B22;
    const register unsigned short int NVIC_DIS0_INT23 = 23;
    sbit  NVIC_DIS0_INT23_bit at NVIC_DIS0.B23;
    const register unsigned short int NVIC_DIS0_INT24 = 24;
    sbit  NVIC_DIS0_INT24_bit at NVIC_DIS0.B24;
    const register unsigned short int NVIC_DIS0_INT25 = 25;
    sbit  NVIC_DIS0_INT25_bit at NVIC_DIS0.B25;
    const register unsigned short int NVIC_DIS0_INT26 = 26;
    sbit  NVIC_DIS0_INT26_bit at NVIC_DIS0.B26;
    const register unsigned short int NVIC_DIS0_INT27 = 27;
    sbit  NVIC_DIS0_INT27_bit at NVIC_DIS0.B27;
    const register unsigned short int NVIC_DIS0_INT28 = 28;
    sbit  NVIC_DIS0_INT28_bit at NVIC_DIS0.B28;
    const register unsigned short int NVIC_DIS0_INT29 = 29;
    sbit  NVIC_DIS0_INT29_bit at NVIC_DIS0.B29;
    const register unsigned short int NVIC_DIS0_INT30 = 30;
    sbit  NVIC_DIS0_INT30_bit at NVIC_DIS0.B30;
    const register unsigned short int NVIC_DIS0_INT31 = 31;
    sbit  NVIC_DIS0_INT31_bit at NVIC_DIS0.B31;

sfr far unsigned long   volatile NVIC_DIS1            absolute 0xE000E184;
    const register unsigned short int NVIC_DIS1_INT0 = 0;
    sbit  NVIC_DIS1_INT0_bit at NVIC_DIS1.B0;
    const register unsigned short int NVIC_DIS1_INT1 = 1;
    sbit  NVIC_DIS1_INT1_bit at NVIC_DIS1.B1;
    const register unsigned short int NVIC_DIS1_INT2 = 2;
    sbit  NVIC_DIS1_INT2_bit at NVIC_DIS1.B2;
    const register unsigned short int NVIC_DIS1_INT3 = 3;
    sbit  NVIC_DIS1_INT3_bit at NVIC_DIS1.B3;
    const register unsigned short int NVIC_DIS1_INT4 = 4;
    sbit  NVIC_DIS1_INT4_bit at NVIC_DIS1.B4;
    const register unsigned short int NVIC_DIS1_INT5 = 5;
    sbit  NVIC_DIS1_INT5_bit at NVIC_DIS1.B5;
    const register unsigned short int NVIC_DIS1_INT6 = 6;
    sbit  NVIC_DIS1_INT6_bit at NVIC_DIS1.B6;
    const register unsigned short int NVIC_DIS1_INT7 = 7;
    sbit  NVIC_DIS1_INT7_bit at NVIC_DIS1.B7;
    const register unsigned short int NVIC_DIS1_INT8 = 8;
    sbit  NVIC_DIS1_INT8_bit at NVIC_DIS1.B8;
    const register unsigned short int NVIC_DIS1_INT9 = 9;
    sbit  NVIC_DIS1_INT9_bit at NVIC_DIS1.B9;
    const register unsigned short int NVIC_DIS1_INT10 = 10;
    sbit  NVIC_DIS1_INT10_bit at NVIC_DIS1.B10;
    const register unsigned short int NVIC_DIS1_INT11 = 11;
    sbit  NVIC_DIS1_INT11_bit at NVIC_DIS1.B11;
    const register unsigned short int NVIC_DIS1_INT12 = 12;
    sbit  NVIC_DIS1_INT12_bit at NVIC_DIS1.B12;
    const register unsigned short int NVIC_DIS1_INT13 = 13;
    sbit  NVIC_DIS1_INT13_bit at NVIC_DIS1.B13;
    const register unsigned short int NVIC_DIS1_INT14 = 14;
    sbit  NVIC_DIS1_INT14_bit at NVIC_DIS1.B14;
    const register unsigned short int NVIC_DIS1_INT15 = 15;
    sbit  NVIC_DIS1_INT15_bit at NVIC_DIS1.B15;
    const register unsigned short int NVIC_DIS1_INT16 = 16;
    sbit  NVIC_DIS1_INT16_bit at NVIC_DIS1.B16;
    const register unsigned short int NVIC_DIS1_INT17 = 17;
    sbit  NVIC_DIS1_INT17_bit at NVIC_DIS1.B17;
    const register unsigned short int NVIC_DIS1_INT18 = 18;
    sbit  NVIC_DIS1_INT18_bit at NVIC_DIS1.B18;
    const register unsigned short int NVIC_DIS1_INT19 = 19;
    sbit  NVIC_DIS1_INT19_bit at NVIC_DIS1.B19;
    const register unsigned short int NVIC_DIS1_INT20 = 20;
    sbit  NVIC_DIS1_INT20_bit at NVIC_DIS1.B20;
    const register unsigned short int NVIC_DIS1_INT21 = 21;
    sbit  NVIC_DIS1_INT21_bit at NVIC_DIS1.B21;
    const register unsigned short int NVIC_DIS1_INT22 = 22;
    sbit  NVIC_DIS1_INT22_bit at NVIC_DIS1.B22;
    const register unsigned short int NVIC_DIS1_INT23 = 23;
    sbit  NVIC_DIS1_INT23_bit at NVIC_DIS1.B23;
    const register unsigned short int NVIC_DIS1_INT24 = 24;
    sbit  NVIC_DIS1_INT24_bit at NVIC_DIS1.B24;
    const register unsigned short int NVIC_DIS1_INT25 = 25;
    sbit  NVIC_DIS1_INT25_bit at NVIC_DIS1.B25;
    const register unsigned short int NVIC_DIS1_INT26 = 26;
    sbit  NVIC_DIS1_INT26_bit at NVIC_DIS1.B26;
    const register unsigned short int NVIC_DIS1_INT27 = 27;
    sbit  NVIC_DIS1_INT27_bit at NVIC_DIS1.B27;
    const register unsigned short int NVIC_DIS1_INT28 = 28;
    sbit  NVIC_DIS1_INT28_bit at NVIC_DIS1.B28;
    const register unsigned short int NVIC_DIS1_INT29 = 29;
    sbit  NVIC_DIS1_INT29_bit at NVIC_DIS1.B29;
    const register unsigned short int NVIC_DIS1_INT30 = 30;
    sbit  NVIC_DIS1_INT30_bit at NVIC_DIS1.B30;
    const register unsigned short int NVIC_DIS1_INT31 = 31;
    sbit  NVIC_DIS1_INT31_bit at NVIC_DIS1.B31;

sfr far unsigned long   volatile NVIC_DIS2            absolute 0xE000E188;
    const register unsigned short int NVIC_DIS2_INT0 = 0;
    sbit  NVIC_DIS2_INT0_bit at NVIC_DIS2.B0;
    const register unsigned short int NVIC_DIS2_INT1 = 1;
    sbit  NVIC_DIS2_INT1_bit at NVIC_DIS2.B1;
    const register unsigned short int NVIC_DIS2_INT2 = 2;
    sbit  NVIC_DIS2_INT2_bit at NVIC_DIS2.B2;
    const register unsigned short int NVIC_DIS2_INT3 = 3;
    sbit  NVIC_DIS2_INT3_bit at NVIC_DIS2.B3;
    const register unsigned short int NVIC_DIS2_INT4 = 4;
    sbit  NVIC_DIS2_INT4_bit at NVIC_DIS2.B4;
    const register unsigned short int NVIC_DIS2_INT5 = 5;
    sbit  NVIC_DIS2_INT5_bit at NVIC_DIS2.B5;
    const register unsigned short int NVIC_DIS2_INT6 = 6;
    sbit  NVIC_DIS2_INT6_bit at NVIC_DIS2.B6;
    const register unsigned short int NVIC_DIS2_INT7 = 7;
    sbit  NVIC_DIS2_INT7_bit at NVIC_DIS2.B7;
    const register unsigned short int NVIC_DIS2_INT8 = 8;
    sbit  NVIC_DIS2_INT8_bit at NVIC_DIS2.B8;
    const register unsigned short int NVIC_DIS2_INT9 = 9;
    sbit  NVIC_DIS2_INT9_bit at NVIC_DIS2.B9;
    const register unsigned short int NVIC_DIS2_INT10 = 10;
    sbit  NVIC_DIS2_INT10_bit at NVIC_DIS2.B10;
    const register unsigned short int NVIC_DIS2_INT11 = 11;
    sbit  NVIC_DIS2_INT11_bit at NVIC_DIS2.B11;
    const register unsigned short int NVIC_DIS2_INT12 = 12;
    sbit  NVIC_DIS2_INT12_bit at NVIC_DIS2.B12;
    const register unsigned short int NVIC_DIS2_INT13 = 13;
    sbit  NVIC_DIS2_INT13_bit at NVIC_DIS2.B13;
    const register unsigned short int NVIC_DIS2_INT14 = 14;
    sbit  NVIC_DIS2_INT14_bit at NVIC_DIS2.B14;
    const register unsigned short int NVIC_DIS2_INT15 = 15;
    sbit  NVIC_DIS2_INT15_bit at NVIC_DIS2.B15;
    const register unsigned short int NVIC_DIS2_INT16 = 16;
    sbit  NVIC_DIS2_INT16_bit at NVIC_DIS2.B16;
    const register unsigned short int NVIC_DIS2_INT17 = 17;
    sbit  NVIC_DIS2_INT17_bit at NVIC_DIS2.B17;
    const register unsigned short int NVIC_DIS2_INT18 = 18;
    sbit  NVIC_DIS2_INT18_bit at NVIC_DIS2.B18;
    const register unsigned short int NVIC_DIS2_INT19 = 19;
    sbit  NVIC_DIS2_INT19_bit at NVIC_DIS2.B19;
    const register unsigned short int NVIC_DIS2_INT20 = 20;
    sbit  NVIC_DIS2_INT20_bit at NVIC_DIS2.B20;
    const register unsigned short int NVIC_DIS2_INT21 = 21;
    sbit  NVIC_DIS2_INT21_bit at NVIC_DIS2.B21;
    const register unsigned short int NVIC_DIS2_INT22 = 22;
    sbit  NVIC_DIS2_INT22_bit at NVIC_DIS2.B22;
    const register unsigned short int NVIC_DIS2_INT23 = 23;
    sbit  NVIC_DIS2_INT23_bit at NVIC_DIS2.B23;
    const register unsigned short int NVIC_DIS2_INT24 = 24;
    sbit  NVIC_DIS2_INT24_bit at NVIC_DIS2.B24;
    const register unsigned short int NVIC_DIS2_INT25 = 25;
    sbit  NVIC_DIS2_INT25_bit at NVIC_DIS2.B25;
    const register unsigned short int NVIC_DIS2_INT26 = 26;
    sbit  NVIC_DIS2_INT26_bit at NVIC_DIS2.B26;
    const register unsigned short int NVIC_DIS2_INT27 = 27;
    sbit  NVIC_DIS2_INT27_bit at NVIC_DIS2.B27;
    const register unsigned short int NVIC_DIS2_INT28 = 28;
    sbit  NVIC_DIS2_INT28_bit at NVIC_DIS2.B28;
    const register unsigned short int NVIC_DIS2_INT29 = 29;
    sbit  NVIC_DIS2_INT29_bit at NVIC_DIS2.B29;
    const register unsigned short int NVIC_DIS2_INT30 = 30;
    sbit  NVIC_DIS2_INT30_bit at NVIC_DIS2.B30;
    const register unsigned short int NVIC_DIS2_INT31 = 31;
    sbit  NVIC_DIS2_INT31_bit at NVIC_DIS2.B31;

sfr far unsigned long   volatile NVIC_DIS3            absolute 0xE000E18C;
    const register unsigned short int NVIC_DIS3_INT0 = 0;
    sbit  NVIC_DIS3_INT0_bit at NVIC_DIS3.B0;
    const register unsigned short int NVIC_DIS3_INT1 = 1;
    sbit  NVIC_DIS3_INT1_bit at NVIC_DIS3.B1;
    const register unsigned short int NVIC_DIS3_INT2 = 2;
    sbit  NVIC_DIS3_INT2_bit at NVIC_DIS3.B2;
    const register unsigned short int NVIC_DIS3_INT3 = 3;
    sbit  NVIC_DIS3_INT3_bit at NVIC_DIS3.B3;
    const register unsigned short int NVIC_DIS3_INT4 = 4;
    sbit  NVIC_DIS3_INT4_bit at NVIC_DIS3.B4;
    const register unsigned short int NVIC_DIS3_INT5 = 5;
    sbit  NVIC_DIS3_INT5_bit at NVIC_DIS3.B5;
    const register unsigned short int NVIC_DIS3_INT6 = 6;
    sbit  NVIC_DIS3_INT6_bit at NVIC_DIS3.B6;
    const register unsigned short int NVIC_DIS3_INT7 = 7;
    sbit  NVIC_DIS3_INT7_bit at NVIC_DIS3.B7;
    const register unsigned short int NVIC_DIS3_INT8 = 8;
    sbit  NVIC_DIS3_INT8_bit at NVIC_DIS3.B8;
    const register unsigned short int NVIC_DIS3_INT9 = 9;
    sbit  NVIC_DIS3_INT9_bit at NVIC_DIS3.B9;
    const register unsigned short int NVIC_DIS3_INT10 = 10;
    sbit  NVIC_DIS3_INT10_bit at NVIC_DIS3.B10;
    const register unsigned short int NVIC_DIS3_INT11 = 11;
    sbit  NVIC_DIS3_INT11_bit at NVIC_DIS3.B11;
    const register unsigned short int NVIC_DIS3_INT12 = 12;
    sbit  NVIC_DIS3_INT12_bit at NVIC_DIS3.B12;
    const register unsigned short int NVIC_DIS3_INT13 = 13;
    sbit  NVIC_DIS3_INT13_bit at NVIC_DIS3.B13;
    const register unsigned short int NVIC_DIS3_INT14 = 14;
    sbit  NVIC_DIS3_INT14_bit at NVIC_DIS3.B14;
    const register unsigned short int NVIC_DIS3_INT15 = 15;
    sbit  NVIC_DIS3_INT15_bit at NVIC_DIS3.B15;
    const register unsigned short int NVIC_DIS3_INT16 = 16;
    sbit  NVIC_DIS3_INT16_bit at NVIC_DIS3.B16;
    const register unsigned short int NVIC_DIS3_INT17 = 17;
    sbit  NVIC_DIS3_INT17_bit at NVIC_DIS3.B17;
    const register unsigned short int NVIC_DIS3_INT18 = 18;
    sbit  NVIC_DIS3_INT18_bit at NVIC_DIS3.B18;
    const register unsigned short int NVIC_DIS3_INT19 = 19;
    sbit  NVIC_DIS3_INT19_bit at NVIC_DIS3.B19;
    const register unsigned short int NVIC_DIS3_INT20 = 20;
    sbit  NVIC_DIS3_INT20_bit at NVIC_DIS3.B20;
    const register unsigned short int NVIC_DIS3_INT21 = 21;
    sbit  NVIC_DIS3_INT21_bit at NVIC_DIS3.B21;
    const register unsigned short int NVIC_DIS3_INT22 = 22;
    sbit  NVIC_DIS3_INT22_bit at NVIC_DIS3.B22;
    const register unsigned short int NVIC_DIS3_INT23 = 23;
    sbit  NVIC_DIS3_INT23_bit at NVIC_DIS3.B23;
    const register unsigned short int NVIC_DIS3_INT24 = 24;
    sbit  NVIC_DIS3_INT24_bit at NVIC_DIS3.B24;
    const register unsigned short int NVIC_DIS3_INT25 = 25;
    sbit  NVIC_DIS3_INT25_bit at NVIC_DIS3.B25;
    const register unsigned short int NVIC_DIS3_INT26 = 26;
    sbit  NVIC_DIS3_INT26_bit at NVIC_DIS3.B26;
    const register unsigned short int NVIC_DIS3_INT27 = 27;
    sbit  NVIC_DIS3_INT27_bit at NVIC_DIS3.B27;
    const register unsigned short int NVIC_DIS3_INT28 = 28;
    sbit  NVIC_DIS3_INT28_bit at NVIC_DIS3.B28;
    const register unsigned short int NVIC_DIS3_INT29 = 29;
    sbit  NVIC_DIS3_INT29_bit at NVIC_DIS3.B29;
    const register unsigned short int NVIC_DIS3_INT30 = 30;
    sbit  NVIC_DIS3_INT30_bit at NVIC_DIS3.B30;
    const register unsigned short int NVIC_DIS3_INT31 = 31;
    sbit  NVIC_DIS3_INT31_bit at NVIC_DIS3.B31;

sfr far unsigned long   volatile NVIC_PEND0           absolute 0xE000E200;
    const register unsigned short int NVIC_PEND0_INT0 = 0;
    sbit  NVIC_PEND0_INT0_bit at NVIC_PEND0.B0;
    const register unsigned short int NVIC_PEND0_INT1 = 1;
    sbit  NVIC_PEND0_INT1_bit at NVIC_PEND0.B1;
    const register unsigned short int NVIC_PEND0_INT2 = 2;
    sbit  NVIC_PEND0_INT2_bit at NVIC_PEND0.B2;
    const register unsigned short int NVIC_PEND0_INT3 = 3;
    sbit  NVIC_PEND0_INT3_bit at NVIC_PEND0.B3;
    const register unsigned short int NVIC_PEND0_INT4 = 4;
    sbit  NVIC_PEND0_INT4_bit at NVIC_PEND0.B4;
    const register unsigned short int NVIC_PEND0_INT5 = 5;
    sbit  NVIC_PEND0_INT5_bit at NVIC_PEND0.B5;
    const register unsigned short int NVIC_PEND0_INT6 = 6;
    sbit  NVIC_PEND0_INT6_bit at NVIC_PEND0.B6;
    const register unsigned short int NVIC_PEND0_INT7 = 7;
    sbit  NVIC_PEND0_INT7_bit at NVIC_PEND0.B7;
    const register unsigned short int NVIC_PEND0_INT8 = 8;
    sbit  NVIC_PEND0_INT8_bit at NVIC_PEND0.B8;
    const register unsigned short int NVIC_PEND0_INT9 = 9;
    sbit  NVIC_PEND0_INT9_bit at NVIC_PEND0.B9;
    const register unsigned short int NVIC_PEND0_INT10 = 10;
    sbit  NVIC_PEND0_INT10_bit at NVIC_PEND0.B10;
    const register unsigned short int NVIC_PEND0_INT11 = 11;
    sbit  NVIC_PEND0_INT11_bit at NVIC_PEND0.B11;
    const register unsigned short int NVIC_PEND0_INT12 = 12;
    sbit  NVIC_PEND0_INT12_bit at NVIC_PEND0.B12;
    const register unsigned short int NVIC_PEND0_INT13 = 13;
    sbit  NVIC_PEND0_INT13_bit at NVIC_PEND0.B13;
    const register unsigned short int NVIC_PEND0_INT14 = 14;
    sbit  NVIC_PEND0_INT14_bit at NVIC_PEND0.B14;
    const register unsigned short int NVIC_PEND0_INT15 = 15;
    sbit  NVIC_PEND0_INT15_bit at NVIC_PEND0.B15;
    const register unsigned short int NVIC_PEND0_INT16 = 16;
    sbit  NVIC_PEND0_INT16_bit at NVIC_PEND0.B16;
    const register unsigned short int NVIC_PEND0_INT17 = 17;
    sbit  NVIC_PEND0_INT17_bit at NVIC_PEND0.B17;
    const register unsigned short int NVIC_PEND0_INT18 = 18;
    sbit  NVIC_PEND0_INT18_bit at NVIC_PEND0.B18;
    const register unsigned short int NVIC_PEND0_INT19 = 19;
    sbit  NVIC_PEND0_INT19_bit at NVIC_PEND0.B19;
    const register unsigned short int NVIC_PEND0_INT20 = 20;
    sbit  NVIC_PEND0_INT20_bit at NVIC_PEND0.B20;
    const register unsigned short int NVIC_PEND0_INT21 = 21;
    sbit  NVIC_PEND0_INT21_bit at NVIC_PEND0.B21;
    const register unsigned short int NVIC_PEND0_INT22 = 22;
    sbit  NVIC_PEND0_INT22_bit at NVIC_PEND0.B22;
    const register unsigned short int NVIC_PEND0_INT23 = 23;
    sbit  NVIC_PEND0_INT23_bit at NVIC_PEND0.B23;
    const register unsigned short int NVIC_PEND0_INT24 = 24;
    sbit  NVIC_PEND0_INT24_bit at NVIC_PEND0.B24;
    const register unsigned short int NVIC_PEND0_INT25 = 25;
    sbit  NVIC_PEND0_INT25_bit at NVIC_PEND0.B25;
    const register unsigned short int NVIC_PEND0_INT26 = 26;
    sbit  NVIC_PEND0_INT26_bit at NVIC_PEND0.B26;
    const register unsigned short int NVIC_PEND0_INT27 = 27;
    sbit  NVIC_PEND0_INT27_bit at NVIC_PEND0.B27;
    const register unsigned short int NVIC_PEND0_INT28 = 28;
    sbit  NVIC_PEND0_INT28_bit at NVIC_PEND0.B28;
    const register unsigned short int NVIC_PEND0_INT29 = 29;
    sbit  NVIC_PEND0_INT29_bit at NVIC_PEND0.B29;
    const register unsigned short int NVIC_PEND0_INT30 = 30;
    sbit  NVIC_PEND0_INT30_bit at NVIC_PEND0.B30;
    const register unsigned short int NVIC_PEND0_INT31 = 31;
    sbit  NVIC_PEND0_INT31_bit at NVIC_PEND0.B31;

sfr far unsigned long   volatile NVIC_PEND1           absolute 0xE000E204;
    const register unsigned short int NVIC_PEND1_INT0 = 0;
    sbit  NVIC_PEND1_INT0_bit at NVIC_PEND1.B0;
    const register unsigned short int NVIC_PEND1_INT1 = 1;
    sbit  NVIC_PEND1_INT1_bit at NVIC_PEND1.B1;
    const register unsigned short int NVIC_PEND1_INT2 = 2;
    sbit  NVIC_PEND1_INT2_bit at NVIC_PEND1.B2;
    const register unsigned short int NVIC_PEND1_INT3 = 3;
    sbit  NVIC_PEND1_INT3_bit at NVIC_PEND1.B3;
    const register unsigned short int NVIC_PEND1_INT4 = 4;
    sbit  NVIC_PEND1_INT4_bit at NVIC_PEND1.B4;
    const register unsigned short int NVIC_PEND1_INT5 = 5;
    sbit  NVIC_PEND1_INT5_bit at NVIC_PEND1.B5;
    const register unsigned short int NVIC_PEND1_INT6 = 6;
    sbit  NVIC_PEND1_INT6_bit at NVIC_PEND1.B6;
    const register unsigned short int NVIC_PEND1_INT7 = 7;
    sbit  NVIC_PEND1_INT7_bit at NVIC_PEND1.B7;
    const register unsigned short int NVIC_PEND1_INT8 = 8;
    sbit  NVIC_PEND1_INT8_bit at NVIC_PEND1.B8;
    const register unsigned short int NVIC_PEND1_INT9 = 9;
    sbit  NVIC_PEND1_INT9_bit at NVIC_PEND1.B9;
    const register unsigned short int NVIC_PEND1_INT10 = 10;
    sbit  NVIC_PEND1_INT10_bit at NVIC_PEND1.B10;
    const register unsigned short int NVIC_PEND1_INT11 = 11;
    sbit  NVIC_PEND1_INT11_bit at NVIC_PEND1.B11;
    const register unsigned short int NVIC_PEND1_INT12 = 12;
    sbit  NVIC_PEND1_INT12_bit at NVIC_PEND1.B12;
    const register unsigned short int NVIC_PEND1_INT13 = 13;
    sbit  NVIC_PEND1_INT13_bit at NVIC_PEND1.B13;
    const register unsigned short int NVIC_PEND1_INT14 = 14;
    sbit  NVIC_PEND1_INT14_bit at NVIC_PEND1.B14;
    const register unsigned short int NVIC_PEND1_INT15 = 15;
    sbit  NVIC_PEND1_INT15_bit at NVIC_PEND1.B15;
    const register unsigned short int NVIC_PEND1_INT16 = 16;
    sbit  NVIC_PEND1_INT16_bit at NVIC_PEND1.B16;
    const register unsigned short int NVIC_PEND1_INT17 = 17;
    sbit  NVIC_PEND1_INT17_bit at NVIC_PEND1.B17;
    const register unsigned short int NVIC_PEND1_INT18 = 18;
    sbit  NVIC_PEND1_INT18_bit at NVIC_PEND1.B18;
    const register unsigned short int NVIC_PEND1_INT19 = 19;
    sbit  NVIC_PEND1_INT19_bit at NVIC_PEND1.B19;
    const register unsigned short int NVIC_PEND1_INT20 = 20;
    sbit  NVIC_PEND1_INT20_bit at NVIC_PEND1.B20;
    const register unsigned short int NVIC_PEND1_INT21 = 21;
    sbit  NVIC_PEND1_INT21_bit at NVIC_PEND1.B21;
    const register unsigned short int NVIC_PEND1_INT22 = 22;
    sbit  NVIC_PEND1_INT22_bit at NVIC_PEND1.B22;
    const register unsigned short int NVIC_PEND1_INT23 = 23;
    sbit  NVIC_PEND1_INT23_bit at NVIC_PEND1.B23;
    const register unsigned short int NVIC_PEND1_INT24 = 24;
    sbit  NVIC_PEND1_INT24_bit at NVIC_PEND1.B24;
    const register unsigned short int NVIC_PEND1_INT25 = 25;
    sbit  NVIC_PEND1_INT25_bit at NVIC_PEND1.B25;
    const register unsigned short int NVIC_PEND1_INT26 = 26;
    sbit  NVIC_PEND1_INT26_bit at NVIC_PEND1.B26;
    const register unsigned short int NVIC_PEND1_INT27 = 27;
    sbit  NVIC_PEND1_INT27_bit at NVIC_PEND1.B27;
    const register unsigned short int NVIC_PEND1_INT28 = 28;
    sbit  NVIC_PEND1_INT28_bit at NVIC_PEND1.B28;
    const register unsigned short int NVIC_PEND1_INT29 = 29;
    sbit  NVIC_PEND1_INT29_bit at NVIC_PEND1.B29;
    const register unsigned short int NVIC_PEND1_INT30 = 30;
    sbit  NVIC_PEND1_INT30_bit at NVIC_PEND1.B30;
    const register unsigned short int NVIC_PEND1_INT31 = 31;
    sbit  NVIC_PEND1_INT31_bit at NVIC_PEND1.B31;

sfr far unsigned long   volatile NVIC_PEND2           absolute 0xE000E208;
    const register unsigned short int NVIC_PEND2_INT0 = 0;
    sbit  NVIC_PEND2_INT0_bit at NVIC_PEND2.B0;
    const register unsigned short int NVIC_PEND2_INT1 = 1;
    sbit  NVIC_PEND2_INT1_bit at NVIC_PEND2.B1;
    const register unsigned short int NVIC_PEND2_INT2 = 2;
    sbit  NVIC_PEND2_INT2_bit at NVIC_PEND2.B2;
    const register unsigned short int NVIC_PEND2_INT3 = 3;
    sbit  NVIC_PEND2_INT3_bit at NVIC_PEND2.B3;
    const register unsigned short int NVIC_PEND2_INT4 = 4;
    sbit  NVIC_PEND2_INT4_bit at NVIC_PEND2.B4;
    const register unsigned short int NVIC_PEND2_INT5 = 5;
    sbit  NVIC_PEND2_INT5_bit at NVIC_PEND2.B5;
    const register unsigned short int NVIC_PEND2_INT6 = 6;
    sbit  NVIC_PEND2_INT6_bit at NVIC_PEND2.B6;
    const register unsigned short int NVIC_PEND2_INT7 = 7;
    sbit  NVIC_PEND2_INT7_bit at NVIC_PEND2.B7;
    const register unsigned short int NVIC_PEND2_INT8 = 8;
    sbit  NVIC_PEND2_INT8_bit at NVIC_PEND2.B8;
    const register unsigned short int NVIC_PEND2_INT9 = 9;
    sbit  NVIC_PEND2_INT9_bit at NVIC_PEND2.B9;
    const register unsigned short int NVIC_PEND2_INT10 = 10;
    sbit  NVIC_PEND2_INT10_bit at NVIC_PEND2.B10;
    const register unsigned short int NVIC_PEND2_INT11 = 11;
    sbit  NVIC_PEND2_INT11_bit at NVIC_PEND2.B11;
    const register unsigned short int NVIC_PEND2_INT12 = 12;
    sbit  NVIC_PEND2_INT12_bit at NVIC_PEND2.B12;
    const register unsigned short int NVIC_PEND2_INT13 = 13;
    sbit  NVIC_PEND2_INT13_bit at NVIC_PEND2.B13;
    const register unsigned short int NVIC_PEND2_INT14 = 14;
    sbit  NVIC_PEND2_INT14_bit at NVIC_PEND2.B14;
    const register unsigned short int NVIC_PEND2_INT15 = 15;
    sbit  NVIC_PEND2_INT15_bit at NVIC_PEND2.B15;
    const register unsigned short int NVIC_PEND2_INT16 = 16;
    sbit  NVIC_PEND2_INT16_bit at NVIC_PEND2.B16;
    const register unsigned short int NVIC_PEND2_INT17 = 17;
    sbit  NVIC_PEND2_INT17_bit at NVIC_PEND2.B17;
    const register unsigned short int NVIC_PEND2_INT18 = 18;
    sbit  NVIC_PEND2_INT18_bit at NVIC_PEND2.B18;
    const register unsigned short int NVIC_PEND2_INT19 = 19;
    sbit  NVIC_PEND2_INT19_bit at NVIC_PEND2.B19;
    const register unsigned short int NVIC_PEND2_INT20 = 20;
    sbit  NVIC_PEND2_INT20_bit at NVIC_PEND2.B20;
    const register unsigned short int NVIC_PEND2_INT21 = 21;
    sbit  NVIC_PEND2_INT21_bit at NVIC_PEND2.B21;
    const register unsigned short int NVIC_PEND2_INT22 = 22;
    sbit  NVIC_PEND2_INT22_bit at NVIC_PEND2.B22;
    const register unsigned short int NVIC_PEND2_INT23 = 23;
    sbit  NVIC_PEND2_INT23_bit at NVIC_PEND2.B23;
    const register unsigned short int NVIC_PEND2_INT24 = 24;
    sbit  NVIC_PEND2_INT24_bit at NVIC_PEND2.B24;
    const register unsigned short int NVIC_PEND2_INT25 = 25;
    sbit  NVIC_PEND2_INT25_bit at NVIC_PEND2.B25;
    const register unsigned short int NVIC_PEND2_INT26 = 26;
    sbit  NVIC_PEND2_INT26_bit at NVIC_PEND2.B26;
    const register unsigned short int NVIC_PEND2_INT27 = 27;
    sbit  NVIC_PEND2_INT27_bit at NVIC_PEND2.B27;
    const register unsigned short int NVIC_PEND2_INT28 = 28;
    sbit  NVIC_PEND2_INT28_bit at NVIC_PEND2.B28;
    const register unsigned short int NVIC_PEND2_INT29 = 29;
    sbit  NVIC_PEND2_INT29_bit at NVIC_PEND2.B29;
    const register unsigned short int NVIC_PEND2_INT30 = 30;
    sbit  NVIC_PEND2_INT30_bit at NVIC_PEND2.B30;
    const register unsigned short int NVIC_PEND2_INT31 = 31;
    sbit  NVIC_PEND2_INT31_bit at NVIC_PEND2.B31;

sfr far unsigned long   volatile NVIC_PEND3           absolute 0xE000E20C;
    const register unsigned short int NVIC_PEND3_INT0 = 0;
    sbit  NVIC_PEND3_INT0_bit at NVIC_PEND3.B0;
    const register unsigned short int NVIC_PEND3_INT1 = 1;
    sbit  NVIC_PEND3_INT1_bit at NVIC_PEND3.B1;
    const register unsigned short int NVIC_PEND3_INT2 = 2;
    sbit  NVIC_PEND3_INT2_bit at NVIC_PEND3.B2;
    const register unsigned short int NVIC_PEND3_INT3 = 3;
    sbit  NVIC_PEND3_INT3_bit at NVIC_PEND3.B3;
    const register unsigned short int NVIC_PEND3_INT4 = 4;
    sbit  NVIC_PEND3_INT4_bit at NVIC_PEND3.B4;
    const register unsigned short int NVIC_PEND3_INT5 = 5;
    sbit  NVIC_PEND3_INT5_bit at NVIC_PEND3.B5;
    const register unsigned short int NVIC_PEND3_INT6 = 6;
    sbit  NVIC_PEND3_INT6_bit at NVIC_PEND3.B6;
    const register unsigned short int NVIC_PEND3_INT7 = 7;
    sbit  NVIC_PEND3_INT7_bit at NVIC_PEND3.B7;
    const register unsigned short int NVIC_PEND3_INT8 = 8;
    sbit  NVIC_PEND3_INT8_bit at NVIC_PEND3.B8;
    const register unsigned short int NVIC_PEND3_INT9 = 9;
    sbit  NVIC_PEND3_INT9_bit at NVIC_PEND3.B9;
    const register unsigned short int NVIC_PEND3_INT10 = 10;
    sbit  NVIC_PEND3_INT10_bit at NVIC_PEND3.B10;
    const register unsigned short int NVIC_PEND3_INT11 = 11;
    sbit  NVIC_PEND3_INT11_bit at NVIC_PEND3.B11;
    const register unsigned short int NVIC_PEND3_INT12 = 12;
    sbit  NVIC_PEND3_INT12_bit at NVIC_PEND3.B12;
    const register unsigned short int NVIC_PEND3_INT13 = 13;
    sbit  NVIC_PEND3_INT13_bit at NVIC_PEND3.B13;
    const register unsigned short int NVIC_PEND3_INT14 = 14;
    sbit  NVIC_PEND3_INT14_bit at NVIC_PEND3.B14;
    const register unsigned short int NVIC_PEND3_INT15 = 15;
    sbit  NVIC_PEND3_INT15_bit at NVIC_PEND3.B15;
    const register unsigned short int NVIC_PEND3_INT16 = 16;
    sbit  NVIC_PEND3_INT16_bit at NVIC_PEND3.B16;
    const register unsigned short int NVIC_PEND3_INT17 = 17;
    sbit  NVIC_PEND3_INT17_bit at NVIC_PEND3.B17;
    const register unsigned short int NVIC_PEND3_INT18 = 18;
    sbit  NVIC_PEND3_INT18_bit at NVIC_PEND3.B18;
    const register unsigned short int NVIC_PEND3_INT19 = 19;
    sbit  NVIC_PEND3_INT19_bit at NVIC_PEND3.B19;
    const register unsigned short int NVIC_PEND3_INT20 = 20;
    sbit  NVIC_PEND3_INT20_bit at NVIC_PEND3.B20;
    const register unsigned short int NVIC_PEND3_INT21 = 21;
    sbit  NVIC_PEND3_INT21_bit at NVIC_PEND3.B21;
    const register unsigned short int NVIC_PEND3_INT22 = 22;
    sbit  NVIC_PEND3_INT22_bit at NVIC_PEND3.B22;
    const register unsigned short int NVIC_PEND3_INT23 = 23;
    sbit  NVIC_PEND3_INT23_bit at NVIC_PEND3.B23;
    const register unsigned short int NVIC_PEND3_INT24 = 24;
    sbit  NVIC_PEND3_INT24_bit at NVIC_PEND3.B24;
    const register unsigned short int NVIC_PEND3_INT25 = 25;
    sbit  NVIC_PEND3_INT25_bit at NVIC_PEND3.B25;
    const register unsigned short int NVIC_PEND3_INT26 = 26;
    sbit  NVIC_PEND3_INT26_bit at NVIC_PEND3.B26;
    const register unsigned short int NVIC_PEND3_INT27 = 27;
    sbit  NVIC_PEND3_INT27_bit at NVIC_PEND3.B27;
    const register unsigned short int NVIC_PEND3_INT28 = 28;
    sbit  NVIC_PEND3_INT28_bit at NVIC_PEND3.B28;
    const register unsigned short int NVIC_PEND3_INT29 = 29;
    sbit  NVIC_PEND3_INT29_bit at NVIC_PEND3.B29;
    const register unsigned short int NVIC_PEND3_INT30 = 30;
    sbit  NVIC_PEND3_INT30_bit at NVIC_PEND3.B30;
    const register unsigned short int NVIC_PEND3_INT31 = 31;
    sbit  NVIC_PEND3_INT31_bit at NVIC_PEND3.B31;

sfr far unsigned long   volatile NVIC_UNPEND0         absolute 0xE000E280;
    const register unsigned short int NVIC_UNPEND0_INT0 = 0;
    sbit  NVIC_UNPEND0_INT0_bit at NVIC_UNPEND0.B0;
    const register unsigned short int NVIC_UNPEND0_INT1 = 1;
    sbit  NVIC_UNPEND0_INT1_bit at NVIC_UNPEND0.B1;
    const register unsigned short int NVIC_UNPEND0_INT2 = 2;
    sbit  NVIC_UNPEND0_INT2_bit at NVIC_UNPEND0.B2;
    const register unsigned short int NVIC_UNPEND0_INT3 = 3;
    sbit  NVIC_UNPEND0_INT3_bit at NVIC_UNPEND0.B3;
    const register unsigned short int NVIC_UNPEND0_INT4 = 4;
    sbit  NVIC_UNPEND0_INT4_bit at NVIC_UNPEND0.B4;
    const register unsigned short int NVIC_UNPEND0_INT5 = 5;
    sbit  NVIC_UNPEND0_INT5_bit at NVIC_UNPEND0.B5;
    const register unsigned short int NVIC_UNPEND0_INT6 = 6;
    sbit  NVIC_UNPEND0_INT6_bit at NVIC_UNPEND0.B6;
    const register unsigned short int NVIC_UNPEND0_INT7 = 7;
    sbit  NVIC_UNPEND0_INT7_bit at NVIC_UNPEND0.B7;
    const register unsigned short int NVIC_UNPEND0_INT8 = 8;
    sbit  NVIC_UNPEND0_INT8_bit at NVIC_UNPEND0.B8;
    const register unsigned short int NVIC_UNPEND0_INT9 = 9;
    sbit  NVIC_UNPEND0_INT9_bit at NVIC_UNPEND0.B9;
    const register unsigned short int NVIC_UNPEND0_INT10 = 10;
    sbit  NVIC_UNPEND0_INT10_bit at NVIC_UNPEND0.B10;
    const register unsigned short int NVIC_UNPEND0_INT11 = 11;
    sbit  NVIC_UNPEND0_INT11_bit at NVIC_UNPEND0.B11;
    const register unsigned short int NVIC_UNPEND0_INT12 = 12;
    sbit  NVIC_UNPEND0_INT12_bit at NVIC_UNPEND0.B12;
    const register unsigned short int NVIC_UNPEND0_INT13 = 13;
    sbit  NVIC_UNPEND0_INT13_bit at NVIC_UNPEND0.B13;
    const register unsigned short int NVIC_UNPEND0_INT14 = 14;
    sbit  NVIC_UNPEND0_INT14_bit at NVIC_UNPEND0.B14;
    const register unsigned short int NVIC_UNPEND0_INT15 = 15;
    sbit  NVIC_UNPEND0_INT15_bit at NVIC_UNPEND0.B15;
    const register unsigned short int NVIC_UNPEND0_INT16 = 16;
    sbit  NVIC_UNPEND0_INT16_bit at NVIC_UNPEND0.B16;
    const register unsigned short int NVIC_UNPEND0_INT17 = 17;
    sbit  NVIC_UNPEND0_INT17_bit at NVIC_UNPEND0.B17;
    const register unsigned short int NVIC_UNPEND0_INT18 = 18;
    sbit  NVIC_UNPEND0_INT18_bit at NVIC_UNPEND0.B18;
    const register unsigned short int NVIC_UNPEND0_INT19 = 19;
    sbit  NVIC_UNPEND0_INT19_bit at NVIC_UNPEND0.B19;
    const register unsigned short int NVIC_UNPEND0_INT20 = 20;
    sbit  NVIC_UNPEND0_INT20_bit at NVIC_UNPEND0.B20;
    const register unsigned short int NVIC_UNPEND0_INT21 = 21;
    sbit  NVIC_UNPEND0_INT21_bit at NVIC_UNPEND0.B21;
    const register unsigned short int NVIC_UNPEND0_INT22 = 22;
    sbit  NVIC_UNPEND0_INT22_bit at NVIC_UNPEND0.B22;
    const register unsigned short int NVIC_UNPEND0_INT23 = 23;
    sbit  NVIC_UNPEND0_INT23_bit at NVIC_UNPEND0.B23;
    const register unsigned short int NVIC_UNPEND0_INT24 = 24;
    sbit  NVIC_UNPEND0_INT24_bit at NVIC_UNPEND0.B24;
    const register unsigned short int NVIC_UNPEND0_INT25 = 25;
    sbit  NVIC_UNPEND0_INT25_bit at NVIC_UNPEND0.B25;
    const register unsigned short int NVIC_UNPEND0_INT26 = 26;
    sbit  NVIC_UNPEND0_INT26_bit at NVIC_UNPEND0.B26;
    const register unsigned short int NVIC_UNPEND0_INT27 = 27;
    sbit  NVIC_UNPEND0_INT27_bit at NVIC_UNPEND0.B27;
    const register unsigned short int NVIC_UNPEND0_INT28 = 28;
    sbit  NVIC_UNPEND0_INT28_bit at NVIC_UNPEND0.B28;
    const register unsigned short int NVIC_UNPEND0_INT29 = 29;
    sbit  NVIC_UNPEND0_INT29_bit at NVIC_UNPEND0.B29;
    const register unsigned short int NVIC_UNPEND0_INT30 = 30;
    sbit  NVIC_UNPEND0_INT30_bit at NVIC_UNPEND0.B30;
    const register unsigned short int NVIC_UNPEND0_INT31 = 31;
    sbit  NVIC_UNPEND0_INT31_bit at NVIC_UNPEND0.B31;

sfr far unsigned long   volatile NVIC_UNPEND1         absolute 0xE000E284;
    const register unsigned short int NVIC_UNPEND1_INT0 = 0;
    sbit  NVIC_UNPEND1_INT0_bit at NVIC_UNPEND1.B0;
    const register unsigned short int NVIC_UNPEND1_INT1 = 1;
    sbit  NVIC_UNPEND1_INT1_bit at NVIC_UNPEND1.B1;
    const register unsigned short int NVIC_UNPEND1_INT2 = 2;
    sbit  NVIC_UNPEND1_INT2_bit at NVIC_UNPEND1.B2;
    const register unsigned short int NVIC_UNPEND1_INT3 = 3;
    sbit  NVIC_UNPEND1_INT3_bit at NVIC_UNPEND1.B3;
    const register unsigned short int NVIC_UNPEND1_INT4 = 4;
    sbit  NVIC_UNPEND1_INT4_bit at NVIC_UNPEND1.B4;
    const register unsigned short int NVIC_UNPEND1_INT5 = 5;
    sbit  NVIC_UNPEND1_INT5_bit at NVIC_UNPEND1.B5;
    const register unsigned short int NVIC_UNPEND1_INT6 = 6;
    sbit  NVIC_UNPEND1_INT6_bit at NVIC_UNPEND1.B6;
    const register unsigned short int NVIC_UNPEND1_INT7 = 7;
    sbit  NVIC_UNPEND1_INT7_bit at NVIC_UNPEND1.B7;
    const register unsigned short int NVIC_UNPEND1_INT8 = 8;
    sbit  NVIC_UNPEND1_INT8_bit at NVIC_UNPEND1.B8;
    const register unsigned short int NVIC_UNPEND1_INT9 = 9;
    sbit  NVIC_UNPEND1_INT9_bit at NVIC_UNPEND1.B9;
    const register unsigned short int NVIC_UNPEND1_INT10 = 10;
    sbit  NVIC_UNPEND1_INT10_bit at NVIC_UNPEND1.B10;
    const register unsigned short int NVIC_UNPEND1_INT11 = 11;
    sbit  NVIC_UNPEND1_INT11_bit at NVIC_UNPEND1.B11;
    const register unsigned short int NVIC_UNPEND1_INT12 = 12;
    sbit  NVIC_UNPEND1_INT12_bit at NVIC_UNPEND1.B12;
    const register unsigned short int NVIC_UNPEND1_INT13 = 13;
    sbit  NVIC_UNPEND1_INT13_bit at NVIC_UNPEND1.B13;
    const register unsigned short int NVIC_UNPEND1_INT14 = 14;
    sbit  NVIC_UNPEND1_INT14_bit at NVIC_UNPEND1.B14;
    const register unsigned short int NVIC_UNPEND1_INT15 = 15;
    sbit  NVIC_UNPEND1_INT15_bit at NVIC_UNPEND1.B15;
    const register unsigned short int NVIC_UNPEND1_INT16 = 16;
    sbit  NVIC_UNPEND1_INT16_bit at NVIC_UNPEND1.B16;
    const register unsigned short int NVIC_UNPEND1_INT17 = 17;
    sbit  NVIC_UNPEND1_INT17_bit at NVIC_UNPEND1.B17;
    const register unsigned short int NVIC_UNPEND1_INT18 = 18;
    sbit  NVIC_UNPEND1_INT18_bit at NVIC_UNPEND1.B18;
    const register unsigned short int NVIC_UNPEND1_INT19 = 19;
    sbit  NVIC_UNPEND1_INT19_bit at NVIC_UNPEND1.B19;
    const register unsigned short int NVIC_UNPEND1_INT20 = 20;
    sbit  NVIC_UNPEND1_INT20_bit at NVIC_UNPEND1.B20;
    const register unsigned short int NVIC_UNPEND1_INT21 = 21;
    sbit  NVIC_UNPEND1_INT21_bit at NVIC_UNPEND1.B21;
    const register unsigned short int NVIC_UNPEND1_INT22 = 22;
    sbit  NVIC_UNPEND1_INT22_bit at NVIC_UNPEND1.B22;
    const register unsigned short int NVIC_UNPEND1_INT23 = 23;
    sbit  NVIC_UNPEND1_INT23_bit at NVIC_UNPEND1.B23;
    const register unsigned short int NVIC_UNPEND1_INT24 = 24;
    sbit  NVIC_UNPEND1_INT24_bit at NVIC_UNPEND1.B24;
    const register unsigned short int NVIC_UNPEND1_INT25 = 25;
    sbit  NVIC_UNPEND1_INT25_bit at NVIC_UNPEND1.B25;
    const register unsigned short int NVIC_UNPEND1_INT26 = 26;
    sbit  NVIC_UNPEND1_INT26_bit at NVIC_UNPEND1.B26;
    const register unsigned short int NVIC_UNPEND1_INT27 = 27;
    sbit  NVIC_UNPEND1_INT27_bit at NVIC_UNPEND1.B27;
    const register unsigned short int NVIC_UNPEND1_INT28 = 28;
    sbit  NVIC_UNPEND1_INT28_bit at NVIC_UNPEND1.B28;
    const register unsigned short int NVIC_UNPEND1_INT29 = 29;
    sbit  NVIC_UNPEND1_INT29_bit at NVIC_UNPEND1.B29;
    const register unsigned short int NVIC_UNPEND1_INT30 = 30;
    sbit  NVIC_UNPEND1_INT30_bit at NVIC_UNPEND1.B30;
    const register unsigned short int NVIC_UNPEND1_INT31 = 31;
    sbit  NVIC_UNPEND1_INT31_bit at NVIC_UNPEND1.B31;

sfr far unsigned long   volatile NVIC_UNPEND2         absolute 0xE000E288;
    const register unsigned short int NVIC_UNPEND2_INT0 = 0;
    sbit  NVIC_UNPEND2_INT0_bit at NVIC_UNPEND2.B0;
    const register unsigned short int NVIC_UNPEND2_INT1 = 1;
    sbit  NVIC_UNPEND2_INT1_bit at NVIC_UNPEND2.B1;
    const register unsigned short int NVIC_UNPEND2_INT2 = 2;
    sbit  NVIC_UNPEND2_INT2_bit at NVIC_UNPEND2.B2;
    const register unsigned short int NVIC_UNPEND2_INT3 = 3;
    sbit  NVIC_UNPEND2_INT3_bit at NVIC_UNPEND2.B3;
    const register unsigned short int NVIC_UNPEND2_INT4 = 4;
    sbit  NVIC_UNPEND2_INT4_bit at NVIC_UNPEND2.B4;
    const register unsigned short int NVIC_UNPEND2_INT5 = 5;
    sbit  NVIC_UNPEND2_INT5_bit at NVIC_UNPEND2.B5;
    const register unsigned short int NVIC_UNPEND2_INT6 = 6;
    sbit  NVIC_UNPEND2_INT6_bit at NVIC_UNPEND2.B6;
    const register unsigned short int NVIC_UNPEND2_INT7 = 7;
    sbit  NVIC_UNPEND2_INT7_bit at NVIC_UNPEND2.B7;
    const register unsigned short int NVIC_UNPEND2_INT8 = 8;
    sbit  NVIC_UNPEND2_INT8_bit at NVIC_UNPEND2.B8;
    const register unsigned short int NVIC_UNPEND2_INT9 = 9;
    sbit  NVIC_UNPEND2_INT9_bit at NVIC_UNPEND2.B9;
    const register unsigned short int NVIC_UNPEND2_INT10 = 10;
    sbit  NVIC_UNPEND2_INT10_bit at NVIC_UNPEND2.B10;
    const register unsigned short int NVIC_UNPEND2_INT11 = 11;
    sbit  NVIC_UNPEND2_INT11_bit at NVIC_UNPEND2.B11;
    const register unsigned short int NVIC_UNPEND2_INT12 = 12;
    sbit  NVIC_UNPEND2_INT12_bit at NVIC_UNPEND2.B12;
    const register unsigned short int NVIC_UNPEND2_INT13 = 13;
    sbit  NVIC_UNPEND2_INT13_bit at NVIC_UNPEND2.B13;
    const register unsigned short int NVIC_UNPEND2_INT14 = 14;
    sbit  NVIC_UNPEND2_INT14_bit at NVIC_UNPEND2.B14;
    const register unsigned short int NVIC_UNPEND2_INT15 = 15;
    sbit  NVIC_UNPEND2_INT15_bit at NVIC_UNPEND2.B15;
    const register unsigned short int NVIC_UNPEND2_INT16 = 16;
    sbit  NVIC_UNPEND2_INT16_bit at NVIC_UNPEND2.B16;
    const register unsigned short int NVIC_UNPEND2_INT17 = 17;
    sbit  NVIC_UNPEND2_INT17_bit at NVIC_UNPEND2.B17;
    const register unsigned short int NVIC_UNPEND2_INT18 = 18;
    sbit  NVIC_UNPEND2_INT18_bit at NVIC_UNPEND2.B18;
    const register unsigned short int NVIC_UNPEND2_INT19 = 19;
    sbit  NVIC_UNPEND2_INT19_bit at NVIC_UNPEND2.B19;
    const register unsigned short int NVIC_UNPEND2_INT20 = 20;
    sbit  NVIC_UNPEND2_INT20_bit at NVIC_UNPEND2.B20;
    const register unsigned short int NVIC_UNPEND2_INT21 = 21;
    sbit  NVIC_UNPEND2_INT21_bit at NVIC_UNPEND2.B21;
    const register unsigned short int NVIC_UNPEND2_INT22 = 22;
    sbit  NVIC_UNPEND2_INT22_bit at NVIC_UNPEND2.B22;
    const register unsigned short int NVIC_UNPEND2_INT23 = 23;
    sbit  NVIC_UNPEND2_INT23_bit at NVIC_UNPEND2.B23;
    const register unsigned short int NVIC_UNPEND2_INT24 = 24;
    sbit  NVIC_UNPEND2_INT24_bit at NVIC_UNPEND2.B24;
    const register unsigned short int NVIC_UNPEND2_INT25 = 25;
    sbit  NVIC_UNPEND2_INT25_bit at NVIC_UNPEND2.B25;
    const register unsigned short int NVIC_UNPEND2_INT26 = 26;
    sbit  NVIC_UNPEND2_INT26_bit at NVIC_UNPEND2.B26;
    const register unsigned short int NVIC_UNPEND2_INT27 = 27;
    sbit  NVIC_UNPEND2_INT27_bit at NVIC_UNPEND2.B27;
    const register unsigned short int NVIC_UNPEND2_INT28 = 28;
    sbit  NVIC_UNPEND2_INT28_bit at NVIC_UNPEND2.B28;
    const register unsigned short int NVIC_UNPEND2_INT29 = 29;
    sbit  NVIC_UNPEND2_INT29_bit at NVIC_UNPEND2.B29;
    const register unsigned short int NVIC_UNPEND2_INT30 = 30;
    sbit  NVIC_UNPEND2_INT30_bit at NVIC_UNPEND2.B30;
    const register unsigned short int NVIC_UNPEND2_INT31 = 31;
    sbit  NVIC_UNPEND2_INT31_bit at NVIC_UNPEND2.B31;

sfr far unsigned long   volatile NVIC_UNPEND3         absolute 0xE000E28C;
    const register unsigned short int NVIC_UNPEND3_INT0 = 0;
    sbit  NVIC_UNPEND3_INT0_bit at NVIC_UNPEND3.B0;
    const register unsigned short int NVIC_UNPEND3_INT1 = 1;
    sbit  NVIC_UNPEND3_INT1_bit at NVIC_UNPEND3.B1;
    const register unsigned short int NVIC_UNPEND3_INT2 = 2;
    sbit  NVIC_UNPEND3_INT2_bit at NVIC_UNPEND3.B2;
    const register unsigned short int NVIC_UNPEND3_INT3 = 3;
    sbit  NVIC_UNPEND3_INT3_bit at NVIC_UNPEND3.B3;
    const register unsigned short int NVIC_UNPEND3_INT4 = 4;
    sbit  NVIC_UNPEND3_INT4_bit at NVIC_UNPEND3.B4;
    const register unsigned short int NVIC_UNPEND3_INT5 = 5;
    sbit  NVIC_UNPEND3_INT5_bit at NVIC_UNPEND3.B5;
    const register unsigned short int NVIC_UNPEND3_INT6 = 6;
    sbit  NVIC_UNPEND3_INT6_bit at NVIC_UNPEND3.B6;
    const register unsigned short int NVIC_UNPEND3_INT7 = 7;
    sbit  NVIC_UNPEND3_INT7_bit at NVIC_UNPEND3.B7;
    const register unsigned short int NVIC_UNPEND3_INT8 = 8;
    sbit  NVIC_UNPEND3_INT8_bit at NVIC_UNPEND3.B8;
    const register unsigned short int NVIC_UNPEND3_INT9 = 9;
    sbit  NVIC_UNPEND3_INT9_bit at NVIC_UNPEND3.B9;
    const register unsigned short int NVIC_UNPEND3_INT10 = 10;
    sbit  NVIC_UNPEND3_INT10_bit at NVIC_UNPEND3.B10;
    const register unsigned short int NVIC_UNPEND3_INT11 = 11;
    sbit  NVIC_UNPEND3_INT11_bit at NVIC_UNPEND3.B11;
    const register unsigned short int NVIC_UNPEND3_INT12 = 12;
    sbit  NVIC_UNPEND3_INT12_bit at NVIC_UNPEND3.B12;
    const register unsigned short int NVIC_UNPEND3_INT13 = 13;
    sbit  NVIC_UNPEND3_INT13_bit at NVIC_UNPEND3.B13;
    const register unsigned short int NVIC_UNPEND3_INT14 = 14;
    sbit  NVIC_UNPEND3_INT14_bit at NVIC_UNPEND3.B14;
    const register unsigned short int NVIC_UNPEND3_INT15 = 15;
    sbit  NVIC_UNPEND3_INT15_bit at NVIC_UNPEND3.B15;
    const register unsigned short int NVIC_UNPEND3_INT16 = 16;
    sbit  NVIC_UNPEND3_INT16_bit at NVIC_UNPEND3.B16;
    const register unsigned short int NVIC_UNPEND3_INT17 = 17;
    sbit  NVIC_UNPEND3_INT17_bit at NVIC_UNPEND3.B17;
    const register unsigned short int NVIC_UNPEND3_INT18 = 18;
    sbit  NVIC_UNPEND3_INT18_bit at NVIC_UNPEND3.B18;
    const register unsigned short int NVIC_UNPEND3_INT19 = 19;
    sbit  NVIC_UNPEND3_INT19_bit at NVIC_UNPEND3.B19;
    const register unsigned short int NVIC_UNPEND3_INT20 = 20;
    sbit  NVIC_UNPEND3_INT20_bit at NVIC_UNPEND3.B20;
    const register unsigned short int NVIC_UNPEND3_INT21 = 21;
    sbit  NVIC_UNPEND3_INT21_bit at NVIC_UNPEND3.B21;
    const register unsigned short int NVIC_UNPEND3_INT22 = 22;
    sbit  NVIC_UNPEND3_INT22_bit at NVIC_UNPEND3.B22;
    const register unsigned short int NVIC_UNPEND3_INT23 = 23;
    sbit  NVIC_UNPEND3_INT23_bit at NVIC_UNPEND3.B23;
    const register unsigned short int NVIC_UNPEND3_INT24 = 24;
    sbit  NVIC_UNPEND3_INT24_bit at NVIC_UNPEND3.B24;
    const register unsigned short int NVIC_UNPEND3_INT25 = 25;
    sbit  NVIC_UNPEND3_INT25_bit at NVIC_UNPEND3.B25;
    const register unsigned short int NVIC_UNPEND3_INT26 = 26;
    sbit  NVIC_UNPEND3_INT26_bit at NVIC_UNPEND3.B26;
    const register unsigned short int NVIC_UNPEND3_INT27 = 27;
    sbit  NVIC_UNPEND3_INT27_bit at NVIC_UNPEND3.B27;
    const register unsigned short int NVIC_UNPEND3_INT28 = 28;
    sbit  NVIC_UNPEND3_INT28_bit at NVIC_UNPEND3.B28;
    const register unsigned short int NVIC_UNPEND3_INT29 = 29;
    sbit  NVIC_UNPEND3_INT29_bit at NVIC_UNPEND3.B29;
    const register unsigned short int NVIC_UNPEND3_INT30 = 30;
    sbit  NVIC_UNPEND3_INT30_bit at NVIC_UNPEND3.B30;
    const register unsigned short int NVIC_UNPEND3_INT31 = 31;
    sbit  NVIC_UNPEND3_INT31_bit at NVIC_UNPEND3.B31;

sfr far unsigned long   volatile NVIC_ACTIVE0         absolute 0xE000E300;
    const register unsigned short int NVIC_ACTIVE0_INT0 = 0;
    sbit  NVIC_ACTIVE0_INT0_bit at NVIC_ACTIVE0.B0;
    const register unsigned short int NVIC_ACTIVE0_INT1 = 1;
    sbit  NVIC_ACTIVE0_INT1_bit at NVIC_ACTIVE0.B1;
    const register unsigned short int NVIC_ACTIVE0_INT2 = 2;
    sbit  NVIC_ACTIVE0_INT2_bit at NVIC_ACTIVE0.B2;
    const register unsigned short int NVIC_ACTIVE0_INT3 = 3;
    sbit  NVIC_ACTIVE0_INT3_bit at NVIC_ACTIVE0.B3;
    const register unsigned short int NVIC_ACTIVE0_INT4 = 4;
    sbit  NVIC_ACTIVE0_INT4_bit at NVIC_ACTIVE0.B4;
    const register unsigned short int NVIC_ACTIVE0_INT5 = 5;
    sbit  NVIC_ACTIVE0_INT5_bit at NVIC_ACTIVE0.B5;
    const register unsigned short int NVIC_ACTIVE0_INT6 = 6;
    sbit  NVIC_ACTIVE0_INT6_bit at NVIC_ACTIVE0.B6;
    const register unsigned short int NVIC_ACTIVE0_INT7 = 7;
    sbit  NVIC_ACTIVE0_INT7_bit at NVIC_ACTIVE0.B7;
    const register unsigned short int NVIC_ACTIVE0_INT8 = 8;
    sbit  NVIC_ACTIVE0_INT8_bit at NVIC_ACTIVE0.B8;
    const register unsigned short int NVIC_ACTIVE0_INT9 = 9;
    sbit  NVIC_ACTIVE0_INT9_bit at NVIC_ACTIVE0.B9;
    const register unsigned short int NVIC_ACTIVE0_INT10 = 10;
    sbit  NVIC_ACTIVE0_INT10_bit at NVIC_ACTIVE0.B10;
    const register unsigned short int NVIC_ACTIVE0_INT11 = 11;
    sbit  NVIC_ACTIVE0_INT11_bit at NVIC_ACTIVE0.B11;
    const register unsigned short int NVIC_ACTIVE0_INT12 = 12;
    sbit  NVIC_ACTIVE0_INT12_bit at NVIC_ACTIVE0.B12;
    const register unsigned short int NVIC_ACTIVE0_INT13 = 13;
    sbit  NVIC_ACTIVE0_INT13_bit at NVIC_ACTIVE0.B13;
    const register unsigned short int NVIC_ACTIVE0_INT14 = 14;
    sbit  NVIC_ACTIVE0_INT14_bit at NVIC_ACTIVE0.B14;
    const register unsigned short int NVIC_ACTIVE0_INT15 = 15;
    sbit  NVIC_ACTIVE0_INT15_bit at NVIC_ACTIVE0.B15;
    const register unsigned short int NVIC_ACTIVE0_INT16 = 16;
    sbit  NVIC_ACTIVE0_INT16_bit at NVIC_ACTIVE0.B16;
    const register unsigned short int NVIC_ACTIVE0_INT17 = 17;
    sbit  NVIC_ACTIVE0_INT17_bit at NVIC_ACTIVE0.B17;
    const register unsigned short int NVIC_ACTIVE0_INT18 = 18;
    sbit  NVIC_ACTIVE0_INT18_bit at NVIC_ACTIVE0.B18;
    const register unsigned short int NVIC_ACTIVE0_INT19 = 19;
    sbit  NVIC_ACTIVE0_INT19_bit at NVIC_ACTIVE0.B19;
    const register unsigned short int NVIC_ACTIVE0_INT20 = 20;
    sbit  NVIC_ACTIVE0_INT20_bit at NVIC_ACTIVE0.B20;
    const register unsigned short int NVIC_ACTIVE0_INT21 = 21;
    sbit  NVIC_ACTIVE0_INT21_bit at NVIC_ACTIVE0.B21;
    const register unsigned short int NVIC_ACTIVE0_INT22 = 22;
    sbit  NVIC_ACTIVE0_INT22_bit at NVIC_ACTIVE0.B22;
    const register unsigned short int NVIC_ACTIVE0_INT23 = 23;
    sbit  NVIC_ACTIVE0_INT23_bit at NVIC_ACTIVE0.B23;
    const register unsigned short int NVIC_ACTIVE0_INT24 = 24;
    sbit  NVIC_ACTIVE0_INT24_bit at NVIC_ACTIVE0.B24;
    const register unsigned short int NVIC_ACTIVE0_INT25 = 25;
    sbit  NVIC_ACTIVE0_INT25_bit at NVIC_ACTIVE0.B25;
    const register unsigned short int NVIC_ACTIVE0_INT26 = 26;
    sbit  NVIC_ACTIVE0_INT26_bit at NVIC_ACTIVE0.B26;
    const register unsigned short int NVIC_ACTIVE0_INT27 = 27;
    sbit  NVIC_ACTIVE0_INT27_bit at NVIC_ACTIVE0.B27;
    const register unsigned short int NVIC_ACTIVE0_INT28 = 28;
    sbit  NVIC_ACTIVE0_INT28_bit at NVIC_ACTIVE0.B28;
    const register unsigned short int NVIC_ACTIVE0_INT29 = 29;
    sbit  NVIC_ACTIVE0_INT29_bit at NVIC_ACTIVE0.B29;
    const register unsigned short int NVIC_ACTIVE0_INT30 = 30;
    sbit  NVIC_ACTIVE0_INT30_bit at NVIC_ACTIVE0.B30;
    const register unsigned short int NVIC_ACTIVE0_INT31 = 31;
    sbit  NVIC_ACTIVE0_INT31_bit at NVIC_ACTIVE0.B31;

sfr far unsigned long   volatile NVIC_ACTIVE1         absolute 0xE000E304;
    const register unsigned short int NVIC_ACTIVE1_INT0 = 0;
    sbit  NVIC_ACTIVE1_INT0_bit at NVIC_ACTIVE1.B0;
    const register unsigned short int NVIC_ACTIVE1_INT1 = 1;
    sbit  NVIC_ACTIVE1_INT1_bit at NVIC_ACTIVE1.B1;
    const register unsigned short int NVIC_ACTIVE1_INT2 = 2;
    sbit  NVIC_ACTIVE1_INT2_bit at NVIC_ACTIVE1.B2;
    const register unsigned short int NVIC_ACTIVE1_INT3 = 3;
    sbit  NVIC_ACTIVE1_INT3_bit at NVIC_ACTIVE1.B3;
    const register unsigned short int NVIC_ACTIVE1_INT4 = 4;
    sbit  NVIC_ACTIVE1_INT4_bit at NVIC_ACTIVE1.B4;
    const register unsigned short int NVIC_ACTIVE1_INT5 = 5;
    sbit  NVIC_ACTIVE1_INT5_bit at NVIC_ACTIVE1.B5;
    const register unsigned short int NVIC_ACTIVE1_INT6 = 6;
    sbit  NVIC_ACTIVE1_INT6_bit at NVIC_ACTIVE1.B6;
    const register unsigned short int NVIC_ACTIVE1_INT7 = 7;
    sbit  NVIC_ACTIVE1_INT7_bit at NVIC_ACTIVE1.B7;
    const register unsigned short int NVIC_ACTIVE1_INT8 = 8;
    sbit  NVIC_ACTIVE1_INT8_bit at NVIC_ACTIVE1.B8;
    const register unsigned short int NVIC_ACTIVE1_INT9 = 9;
    sbit  NVIC_ACTIVE1_INT9_bit at NVIC_ACTIVE1.B9;
    const register unsigned short int NVIC_ACTIVE1_INT10 = 10;
    sbit  NVIC_ACTIVE1_INT10_bit at NVIC_ACTIVE1.B10;
    const register unsigned short int NVIC_ACTIVE1_INT11 = 11;
    sbit  NVIC_ACTIVE1_INT11_bit at NVIC_ACTIVE1.B11;
    const register unsigned short int NVIC_ACTIVE1_INT12 = 12;
    sbit  NVIC_ACTIVE1_INT12_bit at NVIC_ACTIVE1.B12;
    const register unsigned short int NVIC_ACTIVE1_INT13 = 13;
    sbit  NVIC_ACTIVE1_INT13_bit at NVIC_ACTIVE1.B13;
    const register unsigned short int NVIC_ACTIVE1_INT14 = 14;
    sbit  NVIC_ACTIVE1_INT14_bit at NVIC_ACTIVE1.B14;
    const register unsigned short int NVIC_ACTIVE1_INT15 = 15;
    sbit  NVIC_ACTIVE1_INT15_bit at NVIC_ACTIVE1.B15;
    const register unsigned short int NVIC_ACTIVE1_INT16 = 16;
    sbit  NVIC_ACTIVE1_INT16_bit at NVIC_ACTIVE1.B16;
    const register unsigned short int NVIC_ACTIVE1_INT17 = 17;
    sbit  NVIC_ACTIVE1_INT17_bit at NVIC_ACTIVE1.B17;
    const register unsigned short int NVIC_ACTIVE1_INT18 = 18;
    sbit  NVIC_ACTIVE1_INT18_bit at NVIC_ACTIVE1.B18;
    const register unsigned short int NVIC_ACTIVE1_INT19 = 19;
    sbit  NVIC_ACTIVE1_INT19_bit at NVIC_ACTIVE1.B19;
    const register unsigned short int NVIC_ACTIVE1_INT20 = 20;
    sbit  NVIC_ACTIVE1_INT20_bit at NVIC_ACTIVE1.B20;
    const register unsigned short int NVIC_ACTIVE1_INT21 = 21;
    sbit  NVIC_ACTIVE1_INT21_bit at NVIC_ACTIVE1.B21;
    const register unsigned short int NVIC_ACTIVE1_INT22 = 22;
    sbit  NVIC_ACTIVE1_INT22_bit at NVIC_ACTIVE1.B22;
    const register unsigned short int NVIC_ACTIVE1_INT23 = 23;
    sbit  NVIC_ACTIVE1_INT23_bit at NVIC_ACTIVE1.B23;
    const register unsigned short int NVIC_ACTIVE1_INT24 = 24;
    sbit  NVIC_ACTIVE1_INT24_bit at NVIC_ACTIVE1.B24;
    const register unsigned short int NVIC_ACTIVE1_INT25 = 25;
    sbit  NVIC_ACTIVE1_INT25_bit at NVIC_ACTIVE1.B25;
    const register unsigned short int NVIC_ACTIVE1_INT26 = 26;
    sbit  NVIC_ACTIVE1_INT26_bit at NVIC_ACTIVE1.B26;
    const register unsigned short int NVIC_ACTIVE1_INT27 = 27;
    sbit  NVIC_ACTIVE1_INT27_bit at NVIC_ACTIVE1.B27;
    const register unsigned short int NVIC_ACTIVE1_INT28 = 28;
    sbit  NVIC_ACTIVE1_INT28_bit at NVIC_ACTIVE1.B28;
    const register unsigned short int NVIC_ACTIVE1_INT29 = 29;
    sbit  NVIC_ACTIVE1_INT29_bit at NVIC_ACTIVE1.B29;
    const register unsigned short int NVIC_ACTIVE1_INT30 = 30;
    sbit  NVIC_ACTIVE1_INT30_bit at NVIC_ACTIVE1.B30;
    const register unsigned short int NVIC_ACTIVE1_INT31 = 31;
    sbit  NVIC_ACTIVE1_INT31_bit at NVIC_ACTIVE1.B31;

sfr far unsigned long   volatile NVIC_ACTIVE2         absolute 0xE000E308;
    const register unsigned short int NVIC_ACTIVE2_INT0 = 0;
    sbit  NVIC_ACTIVE2_INT0_bit at NVIC_ACTIVE2.B0;
    const register unsigned short int NVIC_ACTIVE2_INT1 = 1;
    sbit  NVIC_ACTIVE2_INT1_bit at NVIC_ACTIVE2.B1;
    const register unsigned short int NVIC_ACTIVE2_INT2 = 2;
    sbit  NVIC_ACTIVE2_INT2_bit at NVIC_ACTIVE2.B2;
    const register unsigned short int NVIC_ACTIVE2_INT3 = 3;
    sbit  NVIC_ACTIVE2_INT3_bit at NVIC_ACTIVE2.B3;
    const register unsigned short int NVIC_ACTIVE2_INT4 = 4;
    sbit  NVIC_ACTIVE2_INT4_bit at NVIC_ACTIVE2.B4;
    const register unsigned short int NVIC_ACTIVE2_INT5 = 5;
    sbit  NVIC_ACTIVE2_INT5_bit at NVIC_ACTIVE2.B5;
    const register unsigned short int NVIC_ACTIVE2_INT6 = 6;
    sbit  NVIC_ACTIVE2_INT6_bit at NVIC_ACTIVE2.B6;
    const register unsigned short int NVIC_ACTIVE2_INT7 = 7;
    sbit  NVIC_ACTIVE2_INT7_bit at NVIC_ACTIVE2.B7;
    const register unsigned short int NVIC_ACTIVE2_INT8 = 8;
    sbit  NVIC_ACTIVE2_INT8_bit at NVIC_ACTIVE2.B8;
    const register unsigned short int NVIC_ACTIVE2_INT9 = 9;
    sbit  NVIC_ACTIVE2_INT9_bit at NVIC_ACTIVE2.B9;
    const register unsigned short int NVIC_ACTIVE2_INT10 = 10;
    sbit  NVIC_ACTIVE2_INT10_bit at NVIC_ACTIVE2.B10;
    const register unsigned short int NVIC_ACTIVE2_INT11 = 11;
    sbit  NVIC_ACTIVE2_INT11_bit at NVIC_ACTIVE2.B11;
    const register unsigned short int NVIC_ACTIVE2_INT12 = 12;
    sbit  NVIC_ACTIVE2_INT12_bit at NVIC_ACTIVE2.B12;
    const register unsigned short int NVIC_ACTIVE2_INT13 = 13;
    sbit  NVIC_ACTIVE2_INT13_bit at NVIC_ACTIVE2.B13;
    const register unsigned short int NVIC_ACTIVE2_INT14 = 14;
    sbit  NVIC_ACTIVE2_INT14_bit at NVIC_ACTIVE2.B14;
    const register unsigned short int NVIC_ACTIVE2_INT15 = 15;
    sbit  NVIC_ACTIVE2_INT15_bit at NVIC_ACTIVE2.B15;
    const register unsigned short int NVIC_ACTIVE2_INT16 = 16;
    sbit  NVIC_ACTIVE2_INT16_bit at NVIC_ACTIVE2.B16;
    const register unsigned short int NVIC_ACTIVE2_INT17 = 17;
    sbit  NVIC_ACTIVE2_INT17_bit at NVIC_ACTIVE2.B17;
    const register unsigned short int NVIC_ACTIVE2_INT18 = 18;
    sbit  NVIC_ACTIVE2_INT18_bit at NVIC_ACTIVE2.B18;
    const register unsigned short int NVIC_ACTIVE2_INT19 = 19;
    sbit  NVIC_ACTIVE2_INT19_bit at NVIC_ACTIVE2.B19;
    const register unsigned short int NVIC_ACTIVE2_INT20 = 20;
    sbit  NVIC_ACTIVE2_INT20_bit at NVIC_ACTIVE2.B20;
    const register unsigned short int NVIC_ACTIVE2_INT21 = 21;
    sbit  NVIC_ACTIVE2_INT21_bit at NVIC_ACTIVE2.B21;
    const register unsigned short int NVIC_ACTIVE2_INT22 = 22;
    sbit  NVIC_ACTIVE2_INT22_bit at NVIC_ACTIVE2.B22;
    const register unsigned short int NVIC_ACTIVE2_INT23 = 23;
    sbit  NVIC_ACTIVE2_INT23_bit at NVIC_ACTIVE2.B23;
    const register unsigned short int NVIC_ACTIVE2_INT24 = 24;
    sbit  NVIC_ACTIVE2_INT24_bit at NVIC_ACTIVE2.B24;
    const register unsigned short int NVIC_ACTIVE2_INT25 = 25;
    sbit  NVIC_ACTIVE2_INT25_bit at NVIC_ACTIVE2.B25;
    const register unsigned short int NVIC_ACTIVE2_INT26 = 26;
    sbit  NVIC_ACTIVE2_INT26_bit at NVIC_ACTIVE2.B26;
    const register unsigned short int NVIC_ACTIVE2_INT27 = 27;
    sbit  NVIC_ACTIVE2_INT27_bit at NVIC_ACTIVE2.B27;
    const register unsigned short int NVIC_ACTIVE2_INT28 = 28;
    sbit  NVIC_ACTIVE2_INT28_bit at NVIC_ACTIVE2.B28;
    const register unsigned short int NVIC_ACTIVE2_INT29 = 29;
    sbit  NVIC_ACTIVE2_INT29_bit at NVIC_ACTIVE2.B29;
    const register unsigned short int NVIC_ACTIVE2_INT30 = 30;
    sbit  NVIC_ACTIVE2_INT30_bit at NVIC_ACTIVE2.B30;
    const register unsigned short int NVIC_ACTIVE2_INT31 = 31;
    sbit  NVIC_ACTIVE2_INT31_bit at NVIC_ACTIVE2.B31;

sfr far unsigned long   volatile NVIC_ACTIVE3         absolute 0xE000E30C;
    const register unsigned short int NVIC_ACTIVE3_INT0 = 0;
    sbit  NVIC_ACTIVE3_INT0_bit at NVIC_ACTIVE3.B0;
    const register unsigned short int NVIC_ACTIVE3_INT1 = 1;
    sbit  NVIC_ACTIVE3_INT1_bit at NVIC_ACTIVE3.B1;
    const register unsigned short int NVIC_ACTIVE3_INT2 = 2;
    sbit  NVIC_ACTIVE3_INT2_bit at NVIC_ACTIVE3.B2;
    const register unsigned short int NVIC_ACTIVE3_INT3 = 3;
    sbit  NVIC_ACTIVE3_INT3_bit at NVIC_ACTIVE3.B3;
    const register unsigned short int NVIC_ACTIVE3_INT4 = 4;
    sbit  NVIC_ACTIVE3_INT4_bit at NVIC_ACTIVE3.B4;
    const register unsigned short int NVIC_ACTIVE3_INT5 = 5;
    sbit  NVIC_ACTIVE3_INT5_bit at NVIC_ACTIVE3.B5;
    const register unsigned short int NVIC_ACTIVE3_INT6 = 6;
    sbit  NVIC_ACTIVE3_INT6_bit at NVIC_ACTIVE3.B6;
    const register unsigned short int NVIC_ACTIVE3_INT7 = 7;
    sbit  NVIC_ACTIVE3_INT7_bit at NVIC_ACTIVE3.B7;
    const register unsigned short int NVIC_ACTIVE3_INT8 = 8;
    sbit  NVIC_ACTIVE3_INT8_bit at NVIC_ACTIVE3.B8;
    const register unsigned short int NVIC_ACTIVE3_INT9 = 9;
    sbit  NVIC_ACTIVE3_INT9_bit at NVIC_ACTIVE3.B9;
    const register unsigned short int NVIC_ACTIVE3_INT10 = 10;
    sbit  NVIC_ACTIVE3_INT10_bit at NVIC_ACTIVE3.B10;
    const register unsigned short int NVIC_ACTIVE3_INT11 = 11;
    sbit  NVIC_ACTIVE3_INT11_bit at NVIC_ACTIVE3.B11;
    const register unsigned short int NVIC_ACTIVE3_INT12 = 12;
    sbit  NVIC_ACTIVE3_INT12_bit at NVIC_ACTIVE3.B12;
    const register unsigned short int NVIC_ACTIVE3_INT13 = 13;
    sbit  NVIC_ACTIVE3_INT13_bit at NVIC_ACTIVE3.B13;
    const register unsigned short int NVIC_ACTIVE3_INT14 = 14;
    sbit  NVIC_ACTIVE3_INT14_bit at NVIC_ACTIVE3.B14;
    const register unsigned short int NVIC_ACTIVE3_INT15 = 15;
    sbit  NVIC_ACTIVE3_INT15_bit at NVIC_ACTIVE3.B15;
    const register unsigned short int NVIC_ACTIVE3_INT16 = 16;
    sbit  NVIC_ACTIVE3_INT16_bit at NVIC_ACTIVE3.B16;
    const register unsigned short int NVIC_ACTIVE3_INT17 = 17;
    sbit  NVIC_ACTIVE3_INT17_bit at NVIC_ACTIVE3.B17;
    const register unsigned short int NVIC_ACTIVE3_INT18 = 18;
    sbit  NVIC_ACTIVE3_INT18_bit at NVIC_ACTIVE3.B18;
    const register unsigned short int NVIC_ACTIVE3_INT19 = 19;
    sbit  NVIC_ACTIVE3_INT19_bit at NVIC_ACTIVE3.B19;
    const register unsigned short int NVIC_ACTIVE3_INT20 = 20;
    sbit  NVIC_ACTIVE3_INT20_bit at NVIC_ACTIVE3.B20;
    const register unsigned short int NVIC_ACTIVE3_INT21 = 21;
    sbit  NVIC_ACTIVE3_INT21_bit at NVIC_ACTIVE3.B21;
    const register unsigned short int NVIC_ACTIVE3_INT22 = 22;
    sbit  NVIC_ACTIVE3_INT22_bit at NVIC_ACTIVE3.B22;
    const register unsigned short int NVIC_ACTIVE3_INT23 = 23;
    sbit  NVIC_ACTIVE3_INT23_bit at NVIC_ACTIVE3.B23;
    const register unsigned short int NVIC_ACTIVE3_INT24 = 24;
    sbit  NVIC_ACTIVE3_INT24_bit at NVIC_ACTIVE3.B24;
    const register unsigned short int NVIC_ACTIVE3_INT25 = 25;
    sbit  NVIC_ACTIVE3_INT25_bit at NVIC_ACTIVE3.B25;
    const register unsigned short int NVIC_ACTIVE3_INT26 = 26;
    sbit  NVIC_ACTIVE3_INT26_bit at NVIC_ACTIVE3.B26;
    const register unsigned short int NVIC_ACTIVE3_INT27 = 27;
    sbit  NVIC_ACTIVE3_INT27_bit at NVIC_ACTIVE3.B27;
    const register unsigned short int NVIC_ACTIVE3_INT28 = 28;
    sbit  NVIC_ACTIVE3_INT28_bit at NVIC_ACTIVE3.B28;
    const register unsigned short int NVIC_ACTIVE3_INT29 = 29;
    sbit  NVIC_ACTIVE3_INT29_bit at NVIC_ACTIVE3.B29;
    const register unsigned short int NVIC_ACTIVE3_INT30 = 30;
    sbit  NVIC_ACTIVE3_INT30_bit at NVIC_ACTIVE3.B30;
    const register unsigned short int NVIC_ACTIVE3_INT31 = 31;
    sbit  NVIC_ACTIVE3_INT31_bit at NVIC_ACTIVE3.B31;

sfr far unsigned long   volatile NVIC_PRI0            absolute 0xE000E400;
    const register unsigned short int NVIC_PRI0_INT05 = 5;
    sbit  NVIC_PRI0_INT05_bit at NVIC_PRI0.B5;
    const register unsigned short int NVIC_PRI0_INT06 = 6;
    sbit  NVIC_PRI0_INT06_bit at NVIC_PRI0.B6;
    const register unsigned short int NVIC_PRI0_INT07 = 7;
    sbit  NVIC_PRI0_INT07_bit at NVIC_PRI0.B7;
    const register unsigned short int NVIC_PRI0_INT113 = 13;
    sbit  NVIC_PRI0_INT113_bit at NVIC_PRI0.B13;
    const register unsigned short int NVIC_PRI0_INT114 = 14;
    sbit  NVIC_PRI0_INT114_bit at NVIC_PRI0.B14;
    const register unsigned short int NVIC_PRI0_INT115 = 15;
    sbit  NVIC_PRI0_INT115_bit at NVIC_PRI0.B15;
    const register unsigned short int NVIC_PRI0_INT221 = 21;
    sbit  NVIC_PRI0_INT221_bit at NVIC_PRI0.B21;
    const register unsigned short int NVIC_PRI0_INT222 = 22;
    sbit  NVIC_PRI0_INT222_bit at NVIC_PRI0.B22;
    const register unsigned short int NVIC_PRI0_INT223 = 23;
    sbit  NVIC_PRI0_INT223_bit at NVIC_PRI0.B23;
    const register unsigned short int NVIC_PRI0_INT329 = 29;
    sbit  NVIC_PRI0_INT329_bit at NVIC_PRI0.B29;
    const register unsigned short int NVIC_PRI0_INT330 = 30;
    sbit  NVIC_PRI0_INT330_bit at NVIC_PRI0.B30;
    const register unsigned short int NVIC_PRI0_INT331 = 31;
    sbit  NVIC_PRI0_INT331_bit at NVIC_PRI0.B31;

sfr far unsigned long   volatile NVIC_PRI1            absolute 0xE000E404;
    const register unsigned short int NVIC_PRI1_INT45 = 5;
    sbit  NVIC_PRI1_INT45_bit at NVIC_PRI1.B5;
    const register unsigned short int NVIC_PRI1_INT46 = 6;
    sbit  NVIC_PRI1_INT46_bit at NVIC_PRI1.B6;
    const register unsigned short int NVIC_PRI1_INT47 = 7;
    sbit  NVIC_PRI1_INT47_bit at NVIC_PRI1.B7;
    const register unsigned short int NVIC_PRI1_INT513 = 13;
    sbit  NVIC_PRI1_INT513_bit at NVIC_PRI1.B13;
    const register unsigned short int NVIC_PRI1_INT514 = 14;
    sbit  NVIC_PRI1_INT514_bit at NVIC_PRI1.B14;
    const register unsigned short int NVIC_PRI1_INT515 = 15;
    sbit  NVIC_PRI1_INT515_bit at NVIC_PRI1.B15;
    const register unsigned short int NVIC_PRI1_INT621 = 21;
    sbit  NVIC_PRI1_INT621_bit at NVIC_PRI1.B21;
    const register unsigned short int NVIC_PRI1_INT622 = 22;
    sbit  NVIC_PRI1_INT622_bit at NVIC_PRI1.B22;
    const register unsigned short int NVIC_PRI1_INT623 = 23;
    sbit  NVIC_PRI1_INT623_bit at NVIC_PRI1.B23;
    const register unsigned short int NVIC_PRI1_INT729 = 29;
    sbit  NVIC_PRI1_INT729_bit at NVIC_PRI1.B29;
    const register unsigned short int NVIC_PRI1_INT730 = 30;
    sbit  NVIC_PRI1_INT730_bit at NVIC_PRI1.B30;
    const register unsigned short int NVIC_PRI1_INT731 = 31;
    sbit  NVIC_PRI1_INT731_bit at NVIC_PRI1.B31;

sfr far unsigned long   volatile NVIC_PRI2            absolute 0xE000E408;
    const register unsigned short int NVIC_PRI2_INT85 = 5;
    sbit  NVIC_PRI2_INT85_bit at NVIC_PRI2.B5;
    const register unsigned short int NVIC_PRI2_INT86 = 6;
    sbit  NVIC_PRI2_INT86_bit at NVIC_PRI2.B6;
    const register unsigned short int NVIC_PRI2_INT87 = 7;
    sbit  NVIC_PRI2_INT87_bit at NVIC_PRI2.B7;
    const register unsigned short int NVIC_PRI2_INT913 = 13;
    sbit  NVIC_PRI2_INT913_bit at NVIC_PRI2.B13;
    const register unsigned short int NVIC_PRI2_INT914 = 14;
    sbit  NVIC_PRI2_INT914_bit at NVIC_PRI2.B14;
    const register unsigned short int NVIC_PRI2_INT915 = 15;
    sbit  NVIC_PRI2_INT915_bit at NVIC_PRI2.B15;
    const register unsigned short int NVIC_PRI2_INT1021 = 21;
    sbit  NVIC_PRI2_INT1021_bit at NVIC_PRI2.B21;
    const register unsigned short int NVIC_PRI2_INT1022 = 22;
    sbit  NVIC_PRI2_INT1022_bit at NVIC_PRI2.B22;
    const register unsigned short int NVIC_PRI2_INT1023 = 23;
    sbit  NVIC_PRI2_INT1023_bit at NVIC_PRI2.B23;
    const register unsigned short int NVIC_PRI2_INT1129 = 29;
    sbit  NVIC_PRI2_INT1129_bit at NVIC_PRI2.B29;
    const register unsigned short int NVIC_PRI2_INT1130 = 30;
    sbit  NVIC_PRI2_INT1130_bit at NVIC_PRI2.B30;
    const register unsigned short int NVIC_PRI2_INT1131 = 31;
    sbit  NVIC_PRI2_INT1131_bit at NVIC_PRI2.B31;

sfr far unsigned long   volatile NVIC_PRI3            absolute 0xE000E40C;
    const register unsigned short int NVIC_PRI3_INT125 = 5;
    sbit  NVIC_PRI3_INT125_bit at NVIC_PRI3.B5;
    const register unsigned short int NVIC_PRI3_INT126 = 6;
    sbit  NVIC_PRI3_INT126_bit at NVIC_PRI3.B6;
    const register unsigned short int NVIC_PRI3_INT127 = 7;
    sbit  NVIC_PRI3_INT127_bit at NVIC_PRI3.B7;
    const register unsigned short int NVIC_PRI3_INT1313 = 13;
    sbit  NVIC_PRI3_INT1313_bit at NVIC_PRI3.B13;
    const register unsigned short int NVIC_PRI3_INT1314 = 14;
    sbit  NVIC_PRI3_INT1314_bit at NVIC_PRI3.B14;
    const register unsigned short int NVIC_PRI3_INT1315 = 15;
    sbit  NVIC_PRI3_INT1315_bit at NVIC_PRI3.B15;
    const register unsigned short int NVIC_PRI3_INT1421 = 21;
    sbit  NVIC_PRI3_INT1421_bit at NVIC_PRI3.B21;
    const register unsigned short int NVIC_PRI3_INT1422 = 22;
    sbit  NVIC_PRI3_INT1422_bit at NVIC_PRI3.B22;
    const register unsigned short int NVIC_PRI3_INT1423 = 23;
    sbit  NVIC_PRI3_INT1423_bit at NVIC_PRI3.B23;
    const register unsigned short int NVIC_PRI3_INT1529 = 29;
    sbit  NVIC_PRI3_INT1529_bit at NVIC_PRI3.B29;
    const register unsigned short int NVIC_PRI3_INT1530 = 30;
    sbit  NVIC_PRI3_INT1530_bit at NVIC_PRI3.B30;
    const register unsigned short int NVIC_PRI3_INT1531 = 31;
    sbit  NVIC_PRI3_INT1531_bit at NVIC_PRI3.B31;

sfr far unsigned long   volatile NVIC_PRI4            absolute 0xE000E410;
    const register unsigned short int NVIC_PRI4_INT165 = 5;
    sbit  NVIC_PRI4_INT165_bit at NVIC_PRI4.B5;
    const register unsigned short int NVIC_PRI4_INT166 = 6;
    sbit  NVIC_PRI4_INT166_bit at NVIC_PRI4.B6;
    const register unsigned short int NVIC_PRI4_INT167 = 7;
    sbit  NVIC_PRI4_INT167_bit at NVIC_PRI4.B7;
    const register unsigned short int NVIC_PRI4_INT1713 = 13;
    sbit  NVIC_PRI4_INT1713_bit at NVIC_PRI4.B13;
    const register unsigned short int NVIC_PRI4_INT1714 = 14;
    sbit  NVIC_PRI4_INT1714_bit at NVIC_PRI4.B14;
    const register unsigned short int NVIC_PRI4_INT1715 = 15;
    sbit  NVIC_PRI4_INT1715_bit at NVIC_PRI4.B15;
    const register unsigned short int NVIC_PRI4_INT1821 = 21;
    sbit  NVIC_PRI4_INT1821_bit at NVIC_PRI4.B21;
    const register unsigned short int NVIC_PRI4_INT1822 = 22;
    sbit  NVIC_PRI4_INT1822_bit at NVIC_PRI4.B22;
    const register unsigned short int NVIC_PRI4_INT1823 = 23;
    sbit  NVIC_PRI4_INT1823_bit at NVIC_PRI4.B23;
    const register unsigned short int NVIC_PRI4_INT1929 = 29;
    sbit  NVIC_PRI4_INT1929_bit at NVIC_PRI4.B29;
    const register unsigned short int NVIC_PRI4_INT1930 = 30;
    sbit  NVIC_PRI4_INT1930_bit at NVIC_PRI4.B30;
    const register unsigned short int NVIC_PRI4_INT1931 = 31;
    sbit  NVIC_PRI4_INT1931_bit at NVIC_PRI4.B31;

sfr far unsigned long   volatile NVIC_PRI5            absolute 0xE000E414;
    const register unsigned short int NVIC_PRI5_INT205 = 5;
    sbit  NVIC_PRI5_INT205_bit at NVIC_PRI5.B5;
    const register unsigned short int NVIC_PRI5_INT206 = 6;
    sbit  NVIC_PRI5_INT206_bit at NVIC_PRI5.B6;
    const register unsigned short int NVIC_PRI5_INT207 = 7;
    sbit  NVIC_PRI5_INT207_bit at NVIC_PRI5.B7;
    const register unsigned short int NVIC_PRI5_INT2113 = 13;
    sbit  NVIC_PRI5_INT2113_bit at NVIC_PRI5.B13;
    const register unsigned short int NVIC_PRI5_INT2114 = 14;
    sbit  NVIC_PRI5_INT2114_bit at NVIC_PRI5.B14;
    const register unsigned short int NVIC_PRI5_INT2115 = 15;
    sbit  NVIC_PRI5_INT2115_bit at NVIC_PRI5.B15;
    const register unsigned short int NVIC_PRI5_INT2221 = 21;
    sbit  NVIC_PRI5_INT2221_bit at NVIC_PRI5.B21;
    const register unsigned short int NVIC_PRI5_INT2222 = 22;
    sbit  NVIC_PRI5_INT2222_bit at NVIC_PRI5.B22;
    const register unsigned short int NVIC_PRI5_INT2223 = 23;
    sbit  NVIC_PRI5_INT2223_bit at NVIC_PRI5.B23;
    const register unsigned short int NVIC_PRI5_INT2329 = 29;
    sbit  NVIC_PRI5_INT2329_bit at NVIC_PRI5.B29;
    const register unsigned short int NVIC_PRI5_INT2330 = 30;
    sbit  NVIC_PRI5_INT2330_bit at NVIC_PRI5.B30;
    const register unsigned short int NVIC_PRI5_INT2331 = 31;
    sbit  NVIC_PRI5_INT2331_bit at NVIC_PRI5.B31;

sfr far unsigned long   volatile NVIC_PRI6            absolute 0xE000E418;
    const register unsigned short int NVIC_PRI6_INT245 = 5;
    sbit  NVIC_PRI6_INT245_bit at NVIC_PRI6.B5;
    const register unsigned short int NVIC_PRI6_INT246 = 6;
    sbit  NVIC_PRI6_INT246_bit at NVIC_PRI6.B6;
    const register unsigned short int NVIC_PRI6_INT247 = 7;
    sbit  NVIC_PRI6_INT247_bit at NVIC_PRI6.B7;
    const register unsigned short int NVIC_PRI6_INT2513 = 13;
    sbit  NVIC_PRI6_INT2513_bit at NVIC_PRI6.B13;
    const register unsigned short int NVIC_PRI6_INT2514 = 14;
    sbit  NVIC_PRI6_INT2514_bit at NVIC_PRI6.B14;
    const register unsigned short int NVIC_PRI6_INT2515 = 15;
    sbit  NVIC_PRI6_INT2515_bit at NVIC_PRI6.B15;
    const register unsigned short int NVIC_PRI6_INT2621 = 21;
    sbit  NVIC_PRI6_INT2621_bit at NVIC_PRI6.B21;
    const register unsigned short int NVIC_PRI6_INT2622 = 22;
    sbit  NVIC_PRI6_INT2622_bit at NVIC_PRI6.B22;
    const register unsigned short int NVIC_PRI6_INT2623 = 23;
    sbit  NVIC_PRI6_INT2623_bit at NVIC_PRI6.B23;
    const register unsigned short int NVIC_PRI6_INT2729 = 29;
    sbit  NVIC_PRI6_INT2729_bit at NVIC_PRI6.B29;
    const register unsigned short int NVIC_PRI6_INT2730 = 30;
    sbit  NVIC_PRI6_INT2730_bit at NVIC_PRI6.B30;
    const register unsigned short int NVIC_PRI6_INT2731 = 31;
    sbit  NVIC_PRI6_INT2731_bit at NVIC_PRI6.B31;

sfr far unsigned long   volatile NVIC_PRI7            absolute 0xE000E41C;
    const register unsigned short int NVIC_PRI7_INT285 = 5;
    sbit  NVIC_PRI7_INT285_bit at NVIC_PRI7.B5;
    const register unsigned short int NVIC_PRI7_INT286 = 6;
    sbit  NVIC_PRI7_INT286_bit at NVIC_PRI7.B6;
    const register unsigned short int NVIC_PRI7_INT287 = 7;
    sbit  NVIC_PRI7_INT287_bit at NVIC_PRI7.B7;
    const register unsigned short int NVIC_PRI7_INT2913 = 13;
    sbit  NVIC_PRI7_INT2913_bit at NVIC_PRI7.B13;
    const register unsigned short int NVIC_PRI7_INT2914 = 14;
    sbit  NVIC_PRI7_INT2914_bit at NVIC_PRI7.B14;
    const register unsigned short int NVIC_PRI7_INT2915 = 15;
    sbit  NVIC_PRI7_INT2915_bit at NVIC_PRI7.B15;
    const register unsigned short int NVIC_PRI7_INT3021 = 21;
    sbit  NVIC_PRI7_INT3021_bit at NVIC_PRI7.B21;
    const register unsigned short int NVIC_PRI7_INT3022 = 22;
    sbit  NVIC_PRI7_INT3022_bit at NVIC_PRI7.B22;
    const register unsigned short int NVIC_PRI7_INT3023 = 23;
    sbit  NVIC_PRI7_INT3023_bit at NVIC_PRI7.B23;
    const register unsigned short int NVIC_PRI7_INT3129 = 29;
    sbit  NVIC_PRI7_INT3129_bit at NVIC_PRI7.B29;
    const register unsigned short int NVIC_PRI7_INT3130 = 30;
    sbit  NVIC_PRI7_INT3130_bit at NVIC_PRI7.B30;
    const register unsigned short int NVIC_PRI7_INT3131 = 31;
    sbit  NVIC_PRI7_INT3131_bit at NVIC_PRI7.B31;

sfr far unsigned long   volatile NVIC_PRI8            absolute 0xE000E420;
    const register unsigned short int NVIC_PRI8_INT325 = 5;
    sbit  NVIC_PRI8_INT325_bit at NVIC_PRI8.B5;
    const register unsigned short int NVIC_PRI8_INT326 = 6;
    sbit  NVIC_PRI8_INT326_bit at NVIC_PRI8.B6;
    const register unsigned short int NVIC_PRI8_INT327 = 7;
    sbit  NVIC_PRI8_INT327_bit at NVIC_PRI8.B7;
    const register unsigned short int NVIC_PRI8_INT3313 = 13;
    sbit  NVIC_PRI8_INT3313_bit at NVIC_PRI8.B13;
    const register unsigned short int NVIC_PRI8_INT3314 = 14;
    sbit  NVIC_PRI8_INT3314_bit at NVIC_PRI8.B14;
    const register unsigned short int NVIC_PRI8_INT3315 = 15;
    sbit  NVIC_PRI8_INT3315_bit at NVIC_PRI8.B15;
    const register unsigned short int NVIC_PRI8_INT3421 = 21;
    sbit  NVIC_PRI8_INT3421_bit at NVIC_PRI8.B21;
    const register unsigned short int NVIC_PRI8_INT3422 = 22;
    sbit  NVIC_PRI8_INT3422_bit at NVIC_PRI8.B22;
    const register unsigned short int NVIC_PRI8_INT3423 = 23;
    sbit  NVIC_PRI8_INT3423_bit at NVIC_PRI8.B23;
    const register unsigned short int NVIC_PRI8_INT3529 = 29;
    sbit  NVIC_PRI8_INT3529_bit at NVIC_PRI8.B29;
    const register unsigned short int NVIC_PRI8_INT3530 = 30;
    sbit  NVIC_PRI8_INT3530_bit at NVIC_PRI8.B30;
    const register unsigned short int NVIC_PRI8_INT3531 = 31;
    sbit  NVIC_PRI8_INT3531_bit at NVIC_PRI8.B31;

sfr far unsigned long   volatile NVIC_PRI9            absolute 0xE000E424;
    const register unsigned short int NVIC_PRI9_INT365 = 5;
    sbit  NVIC_PRI9_INT365_bit at NVIC_PRI9.B5;
    const register unsigned short int NVIC_PRI9_INT366 = 6;
    sbit  NVIC_PRI9_INT366_bit at NVIC_PRI9.B6;
    const register unsigned short int NVIC_PRI9_INT367 = 7;
    sbit  NVIC_PRI9_INT367_bit at NVIC_PRI9.B7;
    const register unsigned short int NVIC_PRI9_INT3713 = 13;
    sbit  NVIC_PRI9_INT3713_bit at NVIC_PRI9.B13;
    const register unsigned short int NVIC_PRI9_INT3714 = 14;
    sbit  NVIC_PRI9_INT3714_bit at NVIC_PRI9.B14;
    const register unsigned short int NVIC_PRI9_INT3715 = 15;
    sbit  NVIC_PRI9_INT3715_bit at NVIC_PRI9.B15;
    const register unsigned short int NVIC_PRI9_INT3821 = 21;
    sbit  NVIC_PRI9_INT3821_bit at NVIC_PRI9.B21;
    const register unsigned short int NVIC_PRI9_INT3822 = 22;
    sbit  NVIC_PRI9_INT3822_bit at NVIC_PRI9.B22;
    const register unsigned short int NVIC_PRI9_INT3823 = 23;
    sbit  NVIC_PRI9_INT3823_bit at NVIC_PRI9.B23;
    const register unsigned short int NVIC_PRI9_INT3929 = 29;
    sbit  NVIC_PRI9_INT3929_bit at NVIC_PRI9.B29;
    const register unsigned short int NVIC_PRI9_INT3930 = 30;
    sbit  NVIC_PRI9_INT3930_bit at NVIC_PRI9.B30;
    const register unsigned short int NVIC_PRI9_INT3931 = 31;
    sbit  NVIC_PRI9_INT3931_bit at NVIC_PRI9.B31;

sfr far unsigned long   volatile NVIC_PRI10           absolute 0xE000E428;
    const register unsigned short int NVIC_PRI10_INT405 = 5;
    sbit  NVIC_PRI10_INT405_bit at NVIC_PRI10.B5;
    const register unsigned short int NVIC_PRI10_INT406 = 6;
    sbit  NVIC_PRI10_INT406_bit at NVIC_PRI10.B6;
    const register unsigned short int NVIC_PRI10_INT407 = 7;
    sbit  NVIC_PRI10_INT407_bit at NVIC_PRI10.B7;
    const register unsigned short int NVIC_PRI10_INT4113 = 13;
    sbit  NVIC_PRI10_INT4113_bit at NVIC_PRI10.B13;
    const register unsigned short int NVIC_PRI10_INT4114 = 14;
    sbit  NVIC_PRI10_INT4114_bit at NVIC_PRI10.B14;
    const register unsigned short int NVIC_PRI10_INT4115 = 15;
    sbit  NVIC_PRI10_INT4115_bit at NVIC_PRI10.B15;
    const register unsigned short int NVIC_PRI10_INT4221 = 21;
    sbit  NVIC_PRI10_INT4221_bit at NVIC_PRI10.B21;
    const register unsigned short int NVIC_PRI10_INT4222 = 22;
    sbit  NVIC_PRI10_INT4222_bit at NVIC_PRI10.B22;
    const register unsigned short int NVIC_PRI10_INT4223 = 23;
    sbit  NVIC_PRI10_INT4223_bit at NVIC_PRI10.B23;
    const register unsigned short int NVIC_PRI10_INT4329 = 29;
    sbit  NVIC_PRI10_INT4329_bit at NVIC_PRI10.B29;
    const register unsigned short int NVIC_PRI10_INT4330 = 30;
    sbit  NVIC_PRI10_INT4330_bit at NVIC_PRI10.B30;
    const register unsigned short int NVIC_PRI10_INT4331 = 31;
    sbit  NVIC_PRI10_INT4331_bit at NVIC_PRI10.B31;

sfr far unsigned long   volatile NVIC_PRI11           absolute 0xE000E42C;
    const register unsigned short int NVIC_PRI11_INT445 = 5;
    sbit  NVIC_PRI11_INT445_bit at NVIC_PRI11.B5;
    const register unsigned short int NVIC_PRI11_INT446 = 6;
    sbit  NVIC_PRI11_INT446_bit at NVIC_PRI11.B6;
    const register unsigned short int NVIC_PRI11_INT447 = 7;
    sbit  NVIC_PRI11_INT447_bit at NVIC_PRI11.B7;
    const register unsigned short int NVIC_PRI11_INT4513 = 13;
    sbit  NVIC_PRI11_INT4513_bit at NVIC_PRI11.B13;
    const register unsigned short int NVIC_PRI11_INT4514 = 14;
    sbit  NVIC_PRI11_INT4514_bit at NVIC_PRI11.B14;
    const register unsigned short int NVIC_PRI11_INT4515 = 15;
    sbit  NVIC_PRI11_INT4515_bit at NVIC_PRI11.B15;
    const register unsigned short int NVIC_PRI11_INT4621 = 21;
    sbit  NVIC_PRI11_INT4621_bit at NVIC_PRI11.B21;
    const register unsigned short int NVIC_PRI11_INT4622 = 22;
    sbit  NVIC_PRI11_INT4622_bit at NVIC_PRI11.B22;
    const register unsigned short int NVIC_PRI11_INT4623 = 23;
    sbit  NVIC_PRI11_INT4623_bit at NVIC_PRI11.B23;
    const register unsigned short int NVIC_PRI11_INT4729 = 29;
    sbit  NVIC_PRI11_INT4729_bit at NVIC_PRI11.B29;
    const register unsigned short int NVIC_PRI11_INT4730 = 30;
    sbit  NVIC_PRI11_INT4730_bit at NVIC_PRI11.B30;
    const register unsigned short int NVIC_PRI11_INT4731 = 31;
    sbit  NVIC_PRI11_INT4731_bit at NVIC_PRI11.B31;

sfr far unsigned long   volatile NVIC_PRI12           absolute 0xE000E430;
    const register unsigned short int NVIC_PRI12_INT485 = 5;
    sbit  NVIC_PRI12_INT485_bit at NVIC_PRI12.B5;
    const register unsigned short int NVIC_PRI12_INT486 = 6;
    sbit  NVIC_PRI12_INT486_bit at NVIC_PRI12.B6;
    const register unsigned short int NVIC_PRI12_INT487 = 7;
    sbit  NVIC_PRI12_INT487_bit at NVIC_PRI12.B7;
    const register unsigned short int NVIC_PRI12_INT4913 = 13;
    sbit  NVIC_PRI12_INT4913_bit at NVIC_PRI12.B13;
    const register unsigned short int NVIC_PRI12_INT4914 = 14;
    sbit  NVIC_PRI12_INT4914_bit at NVIC_PRI12.B14;
    const register unsigned short int NVIC_PRI12_INT4915 = 15;
    sbit  NVIC_PRI12_INT4915_bit at NVIC_PRI12.B15;
    const register unsigned short int NVIC_PRI12_INT5021 = 21;
    sbit  NVIC_PRI12_INT5021_bit at NVIC_PRI12.B21;
    const register unsigned short int NVIC_PRI12_INT5022 = 22;
    sbit  NVIC_PRI12_INT5022_bit at NVIC_PRI12.B22;
    const register unsigned short int NVIC_PRI12_INT5023 = 23;
    sbit  NVIC_PRI12_INT5023_bit at NVIC_PRI12.B23;
    const register unsigned short int NVIC_PRI12_INT5129 = 29;
    sbit  NVIC_PRI12_INT5129_bit at NVIC_PRI12.B29;
    const register unsigned short int NVIC_PRI12_INT5130 = 30;
    sbit  NVIC_PRI12_INT5130_bit at NVIC_PRI12.B30;
    const register unsigned short int NVIC_PRI12_INT5131 = 31;
    sbit  NVIC_PRI12_INT5131_bit at NVIC_PRI12.B31;

sfr far unsigned long   volatile NVIC_PRI13           absolute 0xE000E434;
    const register unsigned short int NVIC_PRI13_INT525 = 5;
    sbit  NVIC_PRI13_INT525_bit at NVIC_PRI13.B5;
    const register unsigned short int NVIC_PRI13_INT526 = 6;
    sbit  NVIC_PRI13_INT526_bit at NVIC_PRI13.B6;
    const register unsigned short int NVIC_PRI13_INT527 = 7;
    sbit  NVIC_PRI13_INT527_bit at NVIC_PRI13.B7;
    const register unsigned short int NVIC_PRI13_INT5313 = 13;
    sbit  NVIC_PRI13_INT5313_bit at NVIC_PRI13.B13;
    const register unsigned short int NVIC_PRI13_INT5314 = 14;
    sbit  NVIC_PRI13_INT5314_bit at NVIC_PRI13.B14;
    const register unsigned short int NVIC_PRI13_INT5315 = 15;
    sbit  NVIC_PRI13_INT5315_bit at NVIC_PRI13.B15;
    const register unsigned short int NVIC_PRI13_INT5421 = 21;
    sbit  NVIC_PRI13_INT5421_bit at NVIC_PRI13.B21;
    const register unsigned short int NVIC_PRI13_INT5422 = 22;
    sbit  NVIC_PRI13_INT5422_bit at NVIC_PRI13.B22;
    const register unsigned short int NVIC_PRI13_INT5423 = 23;
    sbit  NVIC_PRI13_INT5423_bit at NVIC_PRI13.B23;
    const register unsigned short int NVIC_PRI13_INT5529 = 29;
    sbit  NVIC_PRI13_INT5529_bit at NVIC_PRI13.B29;
    const register unsigned short int NVIC_PRI13_INT5530 = 30;
    sbit  NVIC_PRI13_INT5530_bit at NVIC_PRI13.B30;
    const register unsigned short int NVIC_PRI13_INT5531 = 31;
    sbit  NVIC_PRI13_INT5531_bit at NVIC_PRI13.B31;

sfr far unsigned long   volatile NVIC_PRI14           absolute 0xE000E438;
    const register unsigned short int NVIC_PRI14_INTA5 = 5;
    sbit  NVIC_PRI14_INTA5_bit at NVIC_PRI14.B5;
    const register unsigned short int NVIC_PRI14_INTA6 = 6;
    sbit  NVIC_PRI14_INTA6_bit at NVIC_PRI14.B6;
    const register unsigned short int NVIC_PRI14_INTA7 = 7;
    sbit  NVIC_PRI14_INTA7_bit at NVIC_PRI14.B7;
    const register unsigned short int NVIC_PRI14_INTB13 = 13;
    sbit  NVIC_PRI14_INTB13_bit at NVIC_PRI14.B13;
    const register unsigned short int NVIC_PRI14_INTB14 = 14;
    sbit  NVIC_PRI14_INTB14_bit at NVIC_PRI14.B14;
    const register unsigned short int NVIC_PRI14_INTB15 = 15;
    sbit  NVIC_PRI14_INTB15_bit at NVIC_PRI14.B15;
    const register unsigned short int NVIC_PRI14_INTC21 = 21;
    sbit  NVIC_PRI14_INTC21_bit at NVIC_PRI14.B21;
    const register unsigned short int NVIC_PRI14_INTC22 = 22;
    sbit  NVIC_PRI14_INTC22_bit at NVIC_PRI14.B22;
    const register unsigned short int NVIC_PRI14_INTC23 = 23;
    sbit  NVIC_PRI14_INTC23_bit at NVIC_PRI14.B23;
    const register unsigned short int NVIC_PRI14_INTD29 = 29;
    sbit  NVIC_PRI14_INTD29_bit at NVIC_PRI14.B29;
    const register unsigned short int NVIC_PRI14_INTD30 = 30;
    sbit  NVIC_PRI14_INTD30_bit at NVIC_PRI14.B30;
    const register unsigned short int NVIC_PRI14_INTD31 = 31;
    sbit  NVIC_PRI14_INTD31_bit at NVIC_PRI14.B31;

sfr far unsigned long   volatile NVIC_PRI15           absolute 0xE000E43C;
    const register unsigned short int NVIC_PRI15_INTA5 = 5;
    sbit  NVIC_PRI15_INTA5_bit at NVIC_PRI15.B5;
    const register unsigned short int NVIC_PRI15_INTA6 = 6;
    sbit  NVIC_PRI15_INTA6_bit at NVIC_PRI15.B6;
    const register unsigned short int NVIC_PRI15_INTA7 = 7;
    sbit  NVIC_PRI15_INTA7_bit at NVIC_PRI15.B7;
    const register unsigned short int NVIC_PRI15_INTB13 = 13;
    sbit  NVIC_PRI15_INTB13_bit at NVIC_PRI15.B13;
    const register unsigned short int NVIC_PRI15_INTB14 = 14;
    sbit  NVIC_PRI15_INTB14_bit at NVIC_PRI15.B14;
    const register unsigned short int NVIC_PRI15_INTB15 = 15;
    sbit  NVIC_PRI15_INTB15_bit at NVIC_PRI15.B15;
    const register unsigned short int NVIC_PRI15_INTC21 = 21;
    sbit  NVIC_PRI15_INTC21_bit at NVIC_PRI15.B21;
    const register unsigned short int NVIC_PRI15_INTC22 = 22;
    sbit  NVIC_PRI15_INTC22_bit at NVIC_PRI15.B22;
    const register unsigned short int NVIC_PRI15_INTC23 = 23;
    sbit  NVIC_PRI15_INTC23_bit at NVIC_PRI15.B23;
    const register unsigned short int NVIC_PRI15_INTD29 = 29;
    sbit  NVIC_PRI15_INTD29_bit at NVIC_PRI15.B29;
    const register unsigned short int NVIC_PRI15_INTD30 = 30;
    sbit  NVIC_PRI15_INTD30_bit at NVIC_PRI15.B30;
    const register unsigned short int NVIC_PRI15_INTD31 = 31;
    sbit  NVIC_PRI15_INTD31_bit at NVIC_PRI15.B31;

sfr far unsigned long   volatile NVIC_PRI16           absolute 0xE000E440;
    const register unsigned short int NVIC_PRI16_INTA5 = 5;
    sbit  NVIC_PRI16_INTA5_bit at NVIC_PRI16.B5;
    const register unsigned short int NVIC_PRI16_INTA6 = 6;
    sbit  NVIC_PRI16_INTA6_bit at NVIC_PRI16.B6;
    const register unsigned short int NVIC_PRI16_INTA7 = 7;
    sbit  NVIC_PRI16_INTA7_bit at NVIC_PRI16.B7;
    const register unsigned short int NVIC_PRI16_INTB13 = 13;
    sbit  NVIC_PRI16_INTB13_bit at NVIC_PRI16.B13;
    const register unsigned short int NVIC_PRI16_INTB14 = 14;
    sbit  NVIC_PRI16_INTB14_bit at NVIC_PRI16.B14;
    const register unsigned short int NVIC_PRI16_INTB15 = 15;
    sbit  NVIC_PRI16_INTB15_bit at NVIC_PRI16.B15;
    const register unsigned short int NVIC_PRI16_INTC21 = 21;
    sbit  NVIC_PRI16_INTC21_bit at NVIC_PRI16.B21;
    const register unsigned short int NVIC_PRI16_INTC22 = 22;
    sbit  NVIC_PRI16_INTC22_bit at NVIC_PRI16.B22;
    const register unsigned short int NVIC_PRI16_INTC23 = 23;
    sbit  NVIC_PRI16_INTC23_bit at NVIC_PRI16.B23;
    const register unsigned short int NVIC_PRI16_INTD29 = 29;
    sbit  NVIC_PRI16_INTD29_bit at NVIC_PRI16.B29;
    const register unsigned short int NVIC_PRI16_INTD30 = 30;
    sbit  NVIC_PRI16_INTD30_bit at NVIC_PRI16.B30;
    const register unsigned short int NVIC_PRI16_INTD31 = 31;
    sbit  NVIC_PRI16_INTD31_bit at NVIC_PRI16.B31;

sfr far unsigned long   volatile NVIC_PRI17           absolute 0xE000E444;
    const register unsigned short int NVIC_PRI17_INTA5 = 5;
    sbit  NVIC_PRI17_INTA5_bit at NVIC_PRI17.B5;
    const register unsigned short int NVIC_PRI17_INTA6 = 6;
    sbit  NVIC_PRI17_INTA6_bit at NVIC_PRI17.B6;
    const register unsigned short int NVIC_PRI17_INTA7 = 7;
    sbit  NVIC_PRI17_INTA7_bit at NVIC_PRI17.B7;
    const register unsigned short int NVIC_PRI17_INTB13 = 13;
    sbit  NVIC_PRI17_INTB13_bit at NVIC_PRI17.B13;
    const register unsigned short int NVIC_PRI17_INTB14 = 14;
    sbit  NVIC_PRI17_INTB14_bit at NVIC_PRI17.B14;
    const register unsigned short int NVIC_PRI17_INTB15 = 15;
    sbit  NVIC_PRI17_INTB15_bit at NVIC_PRI17.B15;
    const register unsigned short int NVIC_PRI17_INTC21 = 21;
    sbit  NVIC_PRI17_INTC21_bit at NVIC_PRI17.B21;
    const register unsigned short int NVIC_PRI17_INTC22 = 22;
    sbit  NVIC_PRI17_INTC22_bit at NVIC_PRI17.B22;
    const register unsigned short int NVIC_PRI17_INTC23 = 23;
    sbit  NVIC_PRI17_INTC23_bit at NVIC_PRI17.B23;
    const register unsigned short int NVIC_PRI17_INTD29 = 29;
    sbit  NVIC_PRI17_INTD29_bit at NVIC_PRI17.B29;
    const register unsigned short int NVIC_PRI17_INTD30 = 30;
    sbit  NVIC_PRI17_INTD30_bit at NVIC_PRI17.B30;
    const register unsigned short int NVIC_PRI17_INTD31 = 31;
    sbit  NVIC_PRI17_INTD31_bit at NVIC_PRI17.B31;

sfr far unsigned long   volatile NVIC_PRI18           absolute 0xE000E448;
    const register unsigned short int NVIC_PRI18_INTA5 = 5;
    sbit  NVIC_PRI18_INTA5_bit at NVIC_PRI18.B5;
    const register unsigned short int NVIC_PRI18_INTA6 = 6;
    sbit  NVIC_PRI18_INTA6_bit at NVIC_PRI18.B6;
    const register unsigned short int NVIC_PRI18_INTA7 = 7;
    sbit  NVIC_PRI18_INTA7_bit at NVIC_PRI18.B7;
    const register unsigned short int NVIC_PRI18_INTB13 = 13;
    sbit  NVIC_PRI18_INTB13_bit at NVIC_PRI18.B13;
    const register unsigned short int NVIC_PRI18_INTB14 = 14;
    sbit  NVIC_PRI18_INTB14_bit at NVIC_PRI18.B14;
    const register unsigned short int NVIC_PRI18_INTB15 = 15;
    sbit  NVIC_PRI18_INTB15_bit at NVIC_PRI18.B15;
    const register unsigned short int NVIC_PRI18_INTC21 = 21;
    sbit  NVIC_PRI18_INTC21_bit at NVIC_PRI18.B21;
    const register unsigned short int NVIC_PRI18_INTC22 = 22;
    sbit  NVIC_PRI18_INTC22_bit at NVIC_PRI18.B22;
    const register unsigned short int NVIC_PRI18_INTC23 = 23;
    sbit  NVIC_PRI18_INTC23_bit at NVIC_PRI18.B23;
    const register unsigned short int NVIC_PRI18_INTD29 = 29;
    sbit  NVIC_PRI18_INTD29_bit at NVIC_PRI18.B29;
    const register unsigned short int NVIC_PRI18_INTD30 = 30;
    sbit  NVIC_PRI18_INTD30_bit at NVIC_PRI18.B30;
    const register unsigned short int NVIC_PRI18_INTD31 = 31;
    sbit  NVIC_PRI18_INTD31_bit at NVIC_PRI18.B31;

sfr far unsigned long   volatile NVIC_PRI19           absolute 0xE000E44C;
    const register unsigned short int NVIC_PRI19_INTA5 = 5;
    sbit  NVIC_PRI19_INTA5_bit at NVIC_PRI19.B5;
    const register unsigned short int NVIC_PRI19_INTA6 = 6;
    sbit  NVIC_PRI19_INTA6_bit at NVIC_PRI19.B6;
    const register unsigned short int NVIC_PRI19_INTA7 = 7;
    sbit  NVIC_PRI19_INTA7_bit at NVIC_PRI19.B7;
    const register unsigned short int NVIC_PRI19_INTB13 = 13;
    sbit  NVIC_PRI19_INTB13_bit at NVIC_PRI19.B13;
    const register unsigned short int NVIC_PRI19_INTB14 = 14;
    sbit  NVIC_PRI19_INTB14_bit at NVIC_PRI19.B14;
    const register unsigned short int NVIC_PRI19_INTB15 = 15;
    sbit  NVIC_PRI19_INTB15_bit at NVIC_PRI19.B15;
    const register unsigned short int NVIC_PRI19_INTC21 = 21;
    sbit  NVIC_PRI19_INTC21_bit at NVIC_PRI19.B21;
    const register unsigned short int NVIC_PRI19_INTC22 = 22;
    sbit  NVIC_PRI19_INTC22_bit at NVIC_PRI19.B22;
    const register unsigned short int NVIC_PRI19_INTC23 = 23;
    sbit  NVIC_PRI19_INTC23_bit at NVIC_PRI19.B23;
    const register unsigned short int NVIC_PRI19_INTD29 = 29;
    sbit  NVIC_PRI19_INTD29_bit at NVIC_PRI19.B29;
    const register unsigned short int NVIC_PRI19_INTD30 = 30;
    sbit  NVIC_PRI19_INTD30_bit at NVIC_PRI19.B30;
    const register unsigned short int NVIC_PRI19_INTD31 = 31;
    sbit  NVIC_PRI19_INTD31_bit at NVIC_PRI19.B31;

sfr far unsigned long   volatile NVIC_PRI20           absolute 0xE000E450;
    const register unsigned short int NVIC_PRI20_INTA5 = 5;
    sbit  NVIC_PRI20_INTA5_bit at NVIC_PRI20.B5;
    const register unsigned short int NVIC_PRI20_INTA6 = 6;
    sbit  NVIC_PRI20_INTA6_bit at NVIC_PRI20.B6;
    const register unsigned short int NVIC_PRI20_INTA7 = 7;
    sbit  NVIC_PRI20_INTA7_bit at NVIC_PRI20.B7;
    const register unsigned short int NVIC_PRI20_INTB13 = 13;
    sbit  NVIC_PRI20_INTB13_bit at NVIC_PRI20.B13;
    const register unsigned short int NVIC_PRI20_INTB14 = 14;
    sbit  NVIC_PRI20_INTB14_bit at NVIC_PRI20.B14;
    const register unsigned short int NVIC_PRI20_INTB15 = 15;
    sbit  NVIC_PRI20_INTB15_bit at NVIC_PRI20.B15;
    const register unsigned short int NVIC_PRI20_INTC21 = 21;
    sbit  NVIC_PRI20_INTC21_bit at NVIC_PRI20.B21;
    const register unsigned short int NVIC_PRI20_INTC22 = 22;
    sbit  NVIC_PRI20_INTC22_bit at NVIC_PRI20.B22;
    const register unsigned short int NVIC_PRI20_INTC23 = 23;
    sbit  NVIC_PRI20_INTC23_bit at NVIC_PRI20.B23;
    const register unsigned short int NVIC_PRI20_INTD29 = 29;
    sbit  NVIC_PRI20_INTD29_bit at NVIC_PRI20.B29;
    const register unsigned short int NVIC_PRI20_INTD30 = 30;
    sbit  NVIC_PRI20_INTD30_bit at NVIC_PRI20.B30;
    const register unsigned short int NVIC_PRI20_INTD31 = 31;
    sbit  NVIC_PRI20_INTD31_bit at NVIC_PRI20.B31;

sfr far unsigned long   volatile NVIC_PRI21           absolute 0xE000E454;
    const register unsigned short int NVIC_PRI21_INTA5 = 5;
    sbit  NVIC_PRI21_INTA5_bit at NVIC_PRI21.B5;
    const register unsigned short int NVIC_PRI21_INTA6 = 6;
    sbit  NVIC_PRI21_INTA6_bit at NVIC_PRI21.B6;
    const register unsigned short int NVIC_PRI21_INTA7 = 7;
    sbit  NVIC_PRI21_INTA7_bit at NVIC_PRI21.B7;
    const register unsigned short int NVIC_PRI21_INTB13 = 13;
    sbit  NVIC_PRI21_INTB13_bit at NVIC_PRI21.B13;
    const register unsigned short int NVIC_PRI21_INTB14 = 14;
    sbit  NVIC_PRI21_INTB14_bit at NVIC_PRI21.B14;
    const register unsigned short int NVIC_PRI21_INTB15 = 15;
    sbit  NVIC_PRI21_INTB15_bit at NVIC_PRI21.B15;
    const register unsigned short int NVIC_PRI21_INTC21 = 21;
    sbit  NVIC_PRI21_INTC21_bit at NVIC_PRI21.B21;
    const register unsigned short int NVIC_PRI21_INTC22 = 22;
    sbit  NVIC_PRI21_INTC22_bit at NVIC_PRI21.B22;
    const register unsigned short int NVIC_PRI21_INTC23 = 23;
    sbit  NVIC_PRI21_INTC23_bit at NVIC_PRI21.B23;
    const register unsigned short int NVIC_PRI21_INTD29 = 29;
    sbit  NVIC_PRI21_INTD29_bit at NVIC_PRI21.B29;
    const register unsigned short int NVIC_PRI21_INTD30 = 30;
    sbit  NVIC_PRI21_INTD30_bit at NVIC_PRI21.B30;
    const register unsigned short int NVIC_PRI21_INTD31 = 31;
    sbit  NVIC_PRI21_INTD31_bit at NVIC_PRI21.B31;

sfr far unsigned long   volatile NVIC_PRI22           absolute 0xE000E458;
    const register unsigned short int NVIC_PRI22_INTA5 = 5;
    sbit  NVIC_PRI22_INTA5_bit at NVIC_PRI22.B5;
    const register unsigned short int NVIC_PRI22_INTA6 = 6;
    sbit  NVIC_PRI22_INTA6_bit at NVIC_PRI22.B6;
    const register unsigned short int NVIC_PRI22_INTA7 = 7;
    sbit  NVIC_PRI22_INTA7_bit at NVIC_PRI22.B7;
    const register unsigned short int NVIC_PRI22_INTB13 = 13;
    sbit  NVIC_PRI22_INTB13_bit at NVIC_PRI22.B13;
    const register unsigned short int NVIC_PRI22_INTB14 = 14;
    sbit  NVIC_PRI22_INTB14_bit at NVIC_PRI22.B14;
    const register unsigned short int NVIC_PRI22_INTB15 = 15;
    sbit  NVIC_PRI22_INTB15_bit at NVIC_PRI22.B15;
    const register unsigned short int NVIC_PRI22_INTC21 = 21;
    sbit  NVIC_PRI22_INTC21_bit at NVIC_PRI22.B21;
    const register unsigned short int NVIC_PRI22_INTC22 = 22;
    sbit  NVIC_PRI22_INTC22_bit at NVIC_PRI22.B22;
    const register unsigned short int NVIC_PRI22_INTC23 = 23;
    sbit  NVIC_PRI22_INTC23_bit at NVIC_PRI22.B23;
    const register unsigned short int NVIC_PRI22_INTD29 = 29;
    sbit  NVIC_PRI22_INTD29_bit at NVIC_PRI22.B29;
    const register unsigned short int NVIC_PRI22_INTD30 = 30;
    sbit  NVIC_PRI22_INTD30_bit at NVIC_PRI22.B30;
    const register unsigned short int NVIC_PRI22_INTD31 = 31;
    sbit  NVIC_PRI22_INTD31_bit at NVIC_PRI22.B31;

sfr far unsigned long   volatile NVIC_PRI23           absolute 0xE000E45C;
    const register unsigned short int NVIC_PRI23_INTA5 = 5;
    sbit  NVIC_PRI23_INTA5_bit at NVIC_PRI23.B5;
    const register unsigned short int NVIC_PRI23_INTA6 = 6;
    sbit  NVIC_PRI23_INTA6_bit at NVIC_PRI23.B6;
    const register unsigned short int NVIC_PRI23_INTA7 = 7;
    sbit  NVIC_PRI23_INTA7_bit at NVIC_PRI23.B7;
    const register unsigned short int NVIC_PRI23_INTB13 = 13;
    sbit  NVIC_PRI23_INTB13_bit at NVIC_PRI23.B13;
    const register unsigned short int NVIC_PRI23_INTB14 = 14;
    sbit  NVIC_PRI23_INTB14_bit at NVIC_PRI23.B14;
    const register unsigned short int NVIC_PRI23_INTB15 = 15;
    sbit  NVIC_PRI23_INTB15_bit at NVIC_PRI23.B15;
    const register unsigned short int NVIC_PRI23_INTC21 = 21;
    sbit  NVIC_PRI23_INTC21_bit at NVIC_PRI23.B21;
    const register unsigned short int NVIC_PRI23_INTC22 = 22;
    sbit  NVIC_PRI23_INTC22_bit at NVIC_PRI23.B22;
    const register unsigned short int NVIC_PRI23_INTC23 = 23;
    sbit  NVIC_PRI23_INTC23_bit at NVIC_PRI23.B23;
    const register unsigned short int NVIC_PRI23_INTD29 = 29;
    sbit  NVIC_PRI23_INTD29_bit at NVIC_PRI23.B29;
    const register unsigned short int NVIC_PRI23_INTD30 = 30;
    sbit  NVIC_PRI23_INTD30_bit at NVIC_PRI23.B30;
    const register unsigned short int NVIC_PRI23_INTD31 = 31;
    sbit  NVIC_PRI23_INTD31_bit at NVIC_PRI23.B31;

sfr far unsigned long   volatile NVIC_PRI24           absolute 0xE000E460;
    const register unsigned short int NVIC_PRI24_INTA5 = 5;
    sbit  NVIC_PRI24_INTA5_bit at NVIC_PRI24.B5;
    const register unsigned short int NVIC_PRI24_INTA6 = 6;
    sbit  NVIC_PRI24_INTA6_bit at NVIC_PRI24.B6;
    const register unsigned short int NVIC_PRI24_INTA7 = 7;
    sbit  NVIC_PRI24_INTA7_bit at NVIC_PRI24.B7;
    const register unsigned short int NVIC_PRI24_INTB13 = 13;
    sbit  NVIC_PRI24_INTB13_bit at NVIC_PRI24.B13;
    const register unsigned short int NVIC_PRI24_INTB14 = 14;
    sbit  NVIC_PRI24_INTB14_bit at NVIC_PRI24.B14;
    const register unsigned short int NVIC_PRI24_INTB15 = 15;
    sbit  NVIC_PRI24_INTB15_bit at NVIC_PRI24.B15;
    const register unsigned short int NVIC_PRI24_INTC21 = 21;
    sbit  NVIC_PRI24_INTC21_bit at NVIC_PRI24.B21;
    const register unsigned short int NVIC_PRI24_INTC22 = 22;
    sbit  NVIC_PRI24_INTC22_bit at NVIC_PRI24.B22;
    const register unsigned short int NVIC_PRI24_INTC23 = 23;
    sbit  NVIC_PRI24_INTC23_bit at NVIC_PRI24.B23;
    const register unsigned short int NVIC_PRI24_INTD29 = 29;
    sbit  NVIC_PRI24_INTD29_bit at NVIC_PRI24.B29;
    const register unsigned short int NVIC_PRI24_INTD30 = 30;
    sbit  NVIC_PRI24_INTD30_bit at NVIC_PRI24.B30;
    const register unsigned short int NVIC_PRI24_INTD31 = 31;
    sbit  NVIC_PRI24_INTD31_bit at NVIC_PRI24.B31;

sfr far unsigned long   volatile NVIC_PRI25           absolute 0xE000E464;
    const register unsigned short int NVIC_PRI25_INTA5 = 5;
    sbit  NVIC_PRI25_INTA5_bit at NVIC_PRI25.B5;
    const register unsigned short int NVIC_PRI25_INTA6 = 6;
    sbit  NVIC_PRI25_INTA6_bit at NVIC_PRI25.B6;
    const register unsigned short int NVIC_PRI25_INTA7 = 7;
    sbit  NVIC_PRI25_INTA7_bit at NVIC_PRI25.B7;
    const register unsigned short int NVIC_PRI25_INTB13 = 13;
    sbit  NVIC_PRI25_INTB13_bit at NVIC_PRI25.B13;
    const register unsigned short int NVIC_PRI25_INTB14 = 14;
    sbit  NVIC_PRI25_INTB14_bit at NVIC_PRI25.B14;
    const register unsigned short int NVIC_PRI25_INTB15 = 15;
    sbit  NVIC_PRI25_INTB15_bit at NVIC_PRI25.B15;
    const register unsigned short int NVIC_PRI25_INTC21 = 21;
    sbit  NVIC_PRI25_INTC21_bit at NVIC_PRI25.B21;
    const register unsigned short int NVIC_PRI25_INTC22 = 22;
    sbit  NVIC_PRI25_INTC22_bit at NVIC_PRI25.B22;
    const register unsigned short int NVIC_PRI25_INTC23 = 23;
    sbit  NVIC_PRI25_INTC23_bit at NVIC_PRI25.B23;
    const register unsigned short int NVIC_PRI25_INTD29 = 29;
    sbit  NVIC_PRI25_INTD29_bit at NVIC_PRI25.B29;
    const register unsigned short int NVIC_PRI25_INTD30 = 30;
    sbit  NVIC_PRI25_INTD30_bit at NVIC_PRI25.B30;
    const register unsigned short int NVIC_PRI25_INTD31 = 31;
    sbit  NVIC_PRI25_INTD31_bit at NVIC_PRI25.B31;

sfr far unsigned long   volatile NVIC_PRI26           absolute 0xE000E468;
    const register unsigned short int NVIC_PRI26_INTA5 = 5;
    sbit  NVIC_PRI26_INTA5_bit at NVIC_PRI26.B5;
    const register unsigned short int NVIC_PRI26_INTA6 = 6;
    sbit  NVIC_PRI26_INTA6_bit at NVIC_PRI26.B6;
    const register unsigned short int NVIC_PRI26_INTA7 = 7;
    sbit  NVIC_PRI26_INTA7_bit at NVIC_PRI26.B7;
    const register unsigned short int NVIC_PRI26_INTB13 = 13;
    sbit  NVIC_PRI26_INTB13_bit at NVIC_PRI26.B13;
    const register unsigned short int NVIC_PRI26_INTB14 = 14;
    sbit  NVIC_PRI26_INTB14_bit at NVIC_PRI26.B14;
    const register unsigned short int NVIC_PRI26_INTB15 = 15;
    sbit  NVIC_PRI26_INTB15_bit at NVIC_PRI26.B15;
    const register unsigned short int NVIC_PRI26_INTC21 = 21;
    sbit  NVIC_PRI26_INTC21_bit at NVIC_PRI26.B21;
    const register unsigned short int NVIC_PRI26_INTC22 = 22;
    sbit  NVIC_PRI26_INTC22_bit at NVIC_PRI26.B22;
    const register unsigned short int NVIC_PRI26_INTC23 = 23;
    sbit  NVIC_PRI26_INTC23_bit at NVIC_PRI26.B23;
    const register unsigned short int NVIC_PRI26_INTD29 = 29;
    sbit  NVIC_PRI26_INTD29_bit at NVIC_PRI26.B29;
    const register unsigned short int NVIC_PRI26_INTD30 = 30;
    sbit  NVIC_PRI26_INTD30_bit at NVIC_PRI26.B30;
    const register unsigned short int NVIC_PRI26_INTD31 = 31;
    sbit  NVIC_PRI26_INTD31_bit at NVIC_PRI26.B31;

sfr far unsigned long   volatile NVIC_PRI27           absolute 0xE000E46C;
    const register unsigned short int NVIC_PRI27_INTA5 = 5;
    sbit  NVIC_PRI27_INTA5_bit at NVIC_PRI27.B5;
    const register unsigned short int NVIC_PRI27_INTA6 = 6;
    sbit  NVIC_PRI27_INTA6_bit at NVIC_PRI27.B6;
    const register unsigned short int NVIC_PRI27_INTA7 = 7;
    sbit  NVIC_PRI27_INTA7_bit at NVIC_PRI27.B7;
    const register unsigned short int NVIC_PRI27_INTB13 = 13;
    sbit  NVIC_PRI27_INTB13_bit at NVIC_PRI27.B13;
    const register unsigned short int NVIC_PRI27_INTB14 = 14;
    sbit  NVIC_PRI27_INTB14_bit at NVIC_PRI27.B14;
    const register unsigned short int NVIC_PRI27_INTB15 = 15;
    sbit  NVIC_PRI27_INTB15_bit at NVIC_PRI27.B15;
    const register unsigned short int NVIC_PRI27_INTC21 = 21;
    sbit  NVIC_PRI27_INTC21_bit at NVIC_PRI27.B21;
    const register unsigned short int NVIC_PRI27_INTC22 = 22;
    sbit  NVIC_PRI27_INTC22_bit at NVIC_PRI27.B22;
    const register unsigned short int NVIC_PRI27_INTC23 = 23;
    sbit  NVIC_PRI27_INTC23_bit at NVIC_PRI27.B23;
    const register unsigned short int NVIC_PRI27_INTD29 = 29;
    sbit  NVIC_PRI27_INTD29_bit at NVIC_PRI27.B29;
    const register unsigned short int NVIC_PRI27_INTD30 = 30;
    sbit  NVIC_PRI27_INTD30_bit at NVIC_PRI27.B30;
    const register unsigned short int NVIC_PRI27_INTD31 = 31;
    sbit  NVIC_PRI27_INTD31_bit at NVIC_PRI27.B31;

sfr far unsigned long   volatile NVIC_PRI28           absolute 0xE000E470;
    const register unsigned short int NVIC_PRI28_INTA5 = 5;
    sbit  NVIC_PRI28_INTA5_bit at NVIC_PRI28.B5;
    const register unsigned short int NVIC_PRI28_INTA6 = 6;
    sbit  NVIC_PRI28_INTA6_bit at NVIC_PRI28.B6;
    const register unsigned short int NVIC_PRI28_INTA7 = 7;
    sbit  NVIC_PRI28_INTA7_bit at NVIC_PRI28.B7;
    const register unsigned short int NVIC_PRI28_INTB13 = 13;
    sbit  NVIC_PRI28_INTB13_bit at NVIC_PRI28.B13;
    const register unsigned short int NVIC_PRI28_INTB14 = 14;
    sbit  NVIC_PRI28_INTB14_bit at NVIC_PRI28.B14;
    const register unsigned short int NVIC_PRI28_INTB15 = 15;
    sbit  NVIC_PRI28_INTB15_bit at NVIC_PRI28.B15;
    const register unsigned short int NVIC_PRI28_INTC21 = 21;
    sbit  NVIC_PRI28_INTC21_bit at NVIC_PRI28.B21;
    const register unsigned short int NVIC_PRI28_INTC22 = 22;
    sbit  NVIC_PRI28_INTC22_bit at NVIC_PRI28.B22;
    const register unsigned short int NVIC_PRI28_INTC23 = 23;
    sbit  NVIC_PRI28_INTC23_bit at NVIC_PRI28.B23;
    const register unsigned short int NVIC_PRI28_INTD29 = 29;
    sbit  NVIC_PRI28_INTD29_bit at NVIC_PRI28.B29;
    const register unsigned short int NVIC_PRI28_INTD30 = 30;
    sbit  NVIC_PRI28_INTD30_bit at NVIC_PRI28.B30;
    const register unsigned short int NVIC_PRI28_INTD31 = 31;
    sbit  NVIC_PRI28_INTD31_bit at NVIC_PRI28.B31;

sfr far unsigned long   volatile NVIC_CPUID           absolute 0xE000ED00;
    const register unsigned short int NVIC_CPUID_REV0 = 0;
    sbit  NVIC_CPUID_REV0_bit at NVIC_CPUID.B0;
    const register unsigned short int NVIC_CPUID_REV1 = 1;
    sbit  NVIC_CPUID_REV1_bit at NVIC_CPUID.B1;
    const register unsigned short int NVIC_CPUID_REV2 = 2;
    sbit  NVIC_CPUID_REV2_bit at NVIC_CPUID.B2;
    const register unsigned short int NVIC_CPUID_REV3 = 3;
    sbit  NVIC_CPUID_REV3_bit at NVIC_CPUID.B3;
    const register unsigned short int NVIC_CPUID_PARTNO4 = 4;
    sbit  NVIC_CPUID_PARTNO4_bit at NVIC_CPUID.B4;
    const register unsigned short int NVIC_CPUID_PARTNO5 = 5;
    sbit  NVIC_CPUID_PARTNO5_bit at NVIC_CPUID.B5;
    const register unsigned short int NVIC_CPUID_PARTNO6 = 6;
    sbit  NVIC_CPUID_PARTNO6_bit at NVIC_CPUID.B6;
    const register unsigned short int NVIC_CPUID_PARTNO7 = 7;
    sbit  NVIC_CPUID_PARTNO7_bit at NVIC_CPUID.B7;
    const register unsigned short int NVIC_CPUID_PARTNO8 = 8;
    sbit  NVIC_CPUID_PARTNO8_bit at NVIC_CPUID.B8;
    const register unsigned short int NVIC_CPUID_PARTNO9 = 9;
    sbit  NVIC_CPUID_PARTNO9_bit at NVIC_CPUID.B9;
    const register unsigned short int NVIC_CPUID_PARTNO10 = 10;
    sbit  NVIC_CPUID_PARTNO10_bit at NVIC_CPUID.B10;
    const register unsigned short int NVIC_CPUID_PARTNO11 = 11;
    sbit  NVIC_CPUID_PARTNO11_bit at NVIC_CPUID.B11;
    const register unsigned short int NVIC_CPUID_PARTNO12 = 12;
    sbit  NVIC_CPUID_PARTNO12_bit at NVIC_CPUID.B12;
    const register unsigned short int NVIC_CPUID_PARTNO13 = 13;
    sbit  NVIC_CPUID_PARTNO13_bit at NVIC_CPUID.B13;
    const register unsigned short int NVIC_CPUID_PARTNO14 = 14;
    sbit  NVIC_CPUID_PARTNO14_bit at NVIC_CPUID.B14;
    const register unsigned short int NVIC_CPUID_PARTNO15 = 15;
    sbit  NVIC_CPUID_PARTNO15_bit at NVIC_CPUID.B15;
    const register unsigned short int NVIC_CPUID_CON16 = 16;
    sbit  NVIC_CPUID_CON16_bit at NVIC_CPUID.B16;
    const register unsigned short int NVIC_CPUID_CON17 = 17;
    sbit  NVIC_CPUID_CON17_bit at NVIC_CPUID.B17;
    const register unsigned short int NVIC_CPUID_CON18 = 18;
    sbit  NVIC_CPUID_CON18_bit at NVIC_CPUID.B18;
    const register unsigned short int NVIC_CPUID_CON19 = 19;
    sbit  NVIC_CPUID_CON19_bit at NVIC_CPUID.B19;
    const register unsigned short int NVIC_CPUID_VAR20 = 20;
    sbit  NVIC_CPUID_VAR20_bit at NVIC_CPUID.B20;
    const register unsigned short int NVIC_CPUID_VAR21 = 21;
    sbit  NVIC_CPUID_VAR21_bit at NVIC_CPUID.B21;
    const register unsigned short int NVIC_CPUID_VAR22 = 22;
    sbit  NVIC_CPUID_VAR22_bit at NVIC_CPUID.B22;
    const register unsigned short int NVIC_CPUID_VAR23 = 23;
    sbit  NVIC_CPUID_VAR23_bit at NVIC_CPUID.B23;
    const register unsigned short int NVIC_CPUID_IMP24 = 24;
    sbit  NVIC_CPUID_IMP24_bit at NVIC_CPUID.B24;
    const register unsigned short int NVIC_CPUID_IMP25 = 25;
    sbit  NVIC_CPUID_IMP25_bit at NVIC_CPUID.B25;
    const register unsigned short int NVIC_CPUID_IMP26 = 26;
    sbit  NVIC_CPUID_IMP26_bit at NVIC_CPUID.B26;
    const register unsigned short int NVIC_CPUID_IMP27 = 27;
    sbit  NVIC_CPUID_IMP27_bit at NVIC_CPUID.B27;
    const register unsigned short int NVIC_CPUID_IMP28 = 28;
    sbit  NVIC_CPUID_IMP28_bit at NVIC_CPUID.B28;
    const register unsigned short int NVIC_CPUID_IMP29 = 29;
    sbit  NVIC_CPUID_IMP29_bit at NVIC_CPUID.B29;
    const register unsigned short int NVIC_CPUID_IMP30 = 30;
    sbit  NVIC_CPUID_IMP30_bit at NVIC_CPUID.B30;
    const register unsigned short int NVIC_CPUID_IMP31 = 31;
    sbit  NVIC_CPUID_IMP31_bit at NVIC_CPUID.B31;

sfr far unsigned long   volatile NVIC_INT_CTRL        absolute 0xE000ED04;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT0 = 0;
    sbit  NVIC_INT_CTRL_VEC_ACT0_bit at NVIC_INT_CTRL.B0;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT1 = 1;
    sbit  NVIC_INT_CTRL_VEC_ACT1_bit at NVIC_INT_CTRL.B1;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT2 = 2;
    sbit  NVIC_INT_CTRL_VEC_ACT2_bit at NVIC_INT_CTRL.B2;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT3 = 3;
    sbit  NVIC_INT_CTRL_VEC_ACT3_bit at NVIC_INT_CTRL.B3;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT4 = 4;
    sbit  NVIC_INT_CTRL_VEC_ACT4_bit at NVIC_INT_CTRL.B4;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT5 = 5;
    sbit  NVIC_INT_CTRL_VEC_ACT5_bit at NVIC_INT_CTRL.B5;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT6 = 6;
    sbit  NVIC_INT_CTRL_VEC_ACT6_bit at NVIC_INT_CTRL.B6;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT7 = 7;
    sbit  NVIC_INT_CTRL_VEC_ACT7_bit at NVIC_INT_CTRL.B7;
    const register unsigned short int NVIC_INT_CTRL_RET_BASE = 11;
    sbit  NVIC_INT_CTRL_RET_BASE_bit at NVIC_INT_CTRL.B11;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN12 = 12;
    sbit  NVIC_INT_CTRL_VEC_PEN12_bit at NVIC_INT_CTRL.B12;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN13 = 13;
    sbit  NVIC_INT_CTRL_VEC_PEN13_bit at NVIC_INT_CTRL.B13;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN14 = 14;
    sbit  NVIC_INT_CTRL_VEC_PEN14_bit at NVIC_INT_CTRL.B14;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN15 = 15;
    sbit  NVIC_INT_CTRL_VEC_PEN15_bit at NVIC_INT_CTRL.B15;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN16 = 16;
    sbit  NVIC_INT_CTRL_VEC_PEN16_bit at NVIC_INT_CTRL.B16;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN17 = 17;
    sbit  NVIC_INT_CTRL_VEC_PEN17_bit at NVIC_INT_CTRL.B17;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN18 = 18;
    sbit  NVIC_INT_CTRL_VEC_PEN18_bit at NVIC_INT_CTRL.B18;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN19 = 19;
    sbit  NVIC_INT_CTRL_VEC_PEN19_bit at NVIC_INT_CTRL.B19;
    const register unsigned short int NVIC_INT_CTRL_ISR_PEND = 22;
    sbit  NVIC_INT_CTRL_ISR_PEND_bit at NVIC_INT_CTRL.B22;
    const register unsigned short int NVIC_INT_CTRL_ISR_PRE = 23;
    sbit  NVIC_INT_CTRL_ISR_PRE_bit at NVIC_INT_CTRL.B23;
    const register unsigned short int NVIC_INT_CTRL_PENDSTCLR = 25;
    sbit  NVIC_INT_CTRL_PENDSTCLR_bit at NVIC_INT_CTRL.B25;
    const register unsigned short int NVIC_INT_CTRL_PENDSTSET = 26;
    sbit  NVIC_INT_CTRL_PENDSTSET_bit at NVIC_INT_CTRL.B26;
    const register unsigned short int NVIC_INT_CTRL_UNPEND_SV = 27;
    sbit  NVIC_INT_CTRL_UNPEND_SV_bit at NVIC_INT_CTRL.B27;
    const register unsigned short int NVIC_INT_CTRL_PEND_SV = 28;
    sbit  NVIC_INT_CTRL_PEND_SV_bit at NVIC_INT_CTRL.B28;
    const register unsigned short int NVIC_INT_CTRL_NMI_SET = 31;
    sbit  NVIC_INT_CTRL_NMI_SET_bit at NVIC_INT_CTRL.B31;

sfr far unsigned long   volatile NVIC_VTABLE          absolute 0xE000ED08;
    const register unsigned short int NVIC_VTABLE_OFFSET10 = 10;
    sbit  NVIC_VTABLE_OFFSET10_bit at NVIC_VTABLE.B10;
    const register unsigned short int NVIC_VTABLE_OFFSET11 = 11;
    sbit  NVIC_VTABLE_OFFSET11_bit at NVIC_VTABLE.B11;
    const register unsigned short int NVIC_VTABLE_OFFSET12 = 12;
    sbit  NVIC_VTABLE_OFFSET12_bit at NVIC_VTABLE.B12;
    const register unsigned short int NVIC_VTABLE_OFFSET13 = 13;
    sbit  NVIC_VTABLE_OFFSET13_bit at NVIC_VTABLE.B13;
    const register unsigned short int NVIC_VTABLE_OFFSET14 = 14;
    sbit  NVIC_VTABLE_OFFSET14_bit at NVIC_VTABLE.B14;
    const register unsigned short int NVIC_VTABLE_OFFSET15 = 15;
    sbit  NVIC_VTABLE_OFFSET15_bit at NVIC_VTABLE.B15;
    const register unsigned short int NVIC_VTABLE_OFFSET16 = 16;
    sbit  NVIC_VTABLE_OFFSET16_bit at NVIC_VTABLE.B16;
    const register unsigned short int NVIC_VTABLE_OFFSET17 = 17;
    sbit  NVIC_VTABLE_OFFSET17_bit at NVIC_VTABLE.B17;
    const register unsigned short int NVIC_VTABLE_OFFSET18 = 18;
    sbit  NVIC_VTABLE_OFFSET18_bit at NVIC_VTABLE.B18;
    const register unsigned short int NVIC_VTABLE_OFFSET19 = 19;
    sbit  NVIC_VTABLE_OFFSET19_bit at NVIC_VTABLE.B19;
    const register unsigned short int NVIC_VTABLE_OFFSET20 = 20;
    sbit  NVIC_VTABLE_OFFSET20_bit at NVIC_VTABLE.B20;
    const register unsigned short int NVIC_VTABLE_OFFSET21 = 21;
    sbit  NVIC_VTABLE_OFFSET21_bit at NVIC_VTABLE.B21;
    const register unsigned short int NVIC_VTABLE_OFFSET22 = 22;
    sbit  NVIC_VTABLE_OFFSET22_bit at NVIC_VTABLE.B22;
    const register unsigned short int NVIC_VTABLE_OFFSET23 = 23;
    sbit  NVIC_VTABLE_OFFSET23_bit at NVIC_VTABLE.B23;
    const register unsigned short int NVIC_VTABLE_OFFSET24 = 24;
    sbit  NVIC_VTABLE_OFFSET24_bit at NVIC_VTABLE.B24;
    const register unsigned short int NVIC_VTABLE_OFFSET25 = 25;
    sbit  NVIC_VTABLE_OFFSET25_bit at NVIC_VTABLE.B25;
    const register unsigned short int NVIC_VTABLE_OFFSET26 = 26;
    sbit  NVIC_VTABLE_OFFSET26_bit at NVIC_VTABLE.B26;
    const register unsigned short int NVIC_VTABLE_OFFSET27 = 27;
    sbit  NVIC_VTABLE_OFFSET27_bit at NVIC_VTABLE.B27;
    const register unsigned short int NVIC_VTABLE_OFFSET28 = 28;
    sbit  NVIC_VTABLE_OFFSET28_bit at NVIC_VTABLE.B28;
    const register unsigned short int NVIC_VTABLE_OFFSET29 = 29;
    sbit  NVIC_VTABLE_OFFSET29_bit at NVIC_VTABLE.B29;
    const register unsigned short int NVIC_VTABLE_OFFSET30 = 30;
    sbit  NVIC_VTABLE_OFFSET30_bit at NVIC_VTABLE.B30;
    const register unsigned short int NVIC_VTABLE_OFFSET31 = 31;
    sbit  NVIC_VTABLE_OFFSET31_bit at NVIC_VTABLE.B31;

sfr far unsigned long   volatile NVIC_APINT           absolute 0xE000ED0C;
    const register unsigned short int NVIC_APINT_VECT_RESET = 0;
    sbit  NVIC_APINT_VECT_RESET_bit at NVIC_APINT.B0;
    const register unsigned short int NVIC_APINT_VECT_CLR_ACT = 1;
    sbit  NVIC_APINT_VECT_CLR_ACT_bit at NVIC_APINT.B1;
    const register unsigned short int NVIC_APINT_SYSRESETREQ = 2;
    sbit  NVIC_APINT_SYSRESETREQ_bit at NVIC_APINT.B2;
    const register unsigned short int NVIC_APINT_PRIGROUP8 = 8;
    sbit  NVIC_APINT_PRIGROUP8_bit at NVIC_APINT.B8;
    const register unsigned short int NVIC_APINT_PRIGROUP9 = 9;
    sbit  NVIC_APINT_PRIGROUP9_bit at NVIC_APINT.B9;
    const register unsigned short int NVIC_APINT_PRIGROUP10 = 10;
    sbit  NVIC_APINT_PRIGROUP10_bit at NVIC_APINT.B10;
    const register unsigned short int NVIC_APINT_ENDIANESS = 15;
    sbit  NVIC_APINT_ENDIANESS_bit at NVIC_APINT.B15;
    const register unsigned short int NVIC_APINT_VECTKEY16 = 16;
    sbit  NVIC_APINT_VECTKEY16_bit at NVIC_APINT.B16;
    const register unsigned short int NVIC_APINT_VECTKEY17 = 17;
    sbit  NVIC_APINT_VECTKEY17_bit at NVIC_APINT.B17;
    const register unsigned short int NVIC_APINT_VECTKEY18 = 18;
    sbit  NVIC_APINT_VECTKEY18_bit at NVIC_APINT.B18;
    const register unsigned short int NVIC_APINT_VECTKEY19 = 19;
    sbit  NVIC_APINT_VECTKEY19_bit at NVIC_APINT.B19;
    const register unsigned short int NVIC_APINT_VECTKEY20 = 20;
    sbit  NVIC_APINT_VECTKEY20_bit at NVIC_APINT.B20;
    const register unsigned short int NVIC_APINT_VECTKEY21 = 21;
    sbit  NVIC_APINT_VECTKEY21_bit at NVIC_APINT.B21;
    const register unsigned short int NVIC_APINT_VECTKEY22 = 22;
    sbit  NVIC_APINT_VECTKEY22_bit at NVIC_APINT.B22;
    const register unsigned short int NVIC_APINT_VECTKEY23 = 23;
    sbit  NVIC_APINT_VECTKEY23_bit at NVIC_APINT.B23;
    const register unsigned short int NVIC_APINT_VECTKEY24 = 24;
    sbit  NVIC_APINT_VECTKEY24_bit at NVIC_APINT.B24;
    const register unsigned short int NVIC_APINT_VECTKEY25 = 25;
    sbit  NVIC_APINT_VECTKEY25_bit at NVIC_APINT.B25;
    const register unsigned short int NVIC_APINT_VECTKEY26 = 26;
    sbit  NVIC_APINT_VECTKEY26_bit at NVIC_APINT.B26;
    const register unsigned short int NVIC_APINT_VECTKEY27 = 27;
    sbit  NVIC_APINT_VECTKEY27_bit at NVIC_APINT.B27;
    const register unsigned short int NVIC_APINT_VECTKEY28 = 28;
    sbit  NVIC_APINT_VECTKEY28_bit at NVIC_APINT.B28;
    const register unsigned short int NVIC_APINT_VECTKEY29 = 29;
    sbit  NVIC_APINT_VECTKEY29_bit at NVIC_APINT.B29;
    const register unsigned short int NVIC_APINT_VECTKEY30 = 30;
    sbit  NVIC_APINT_VECTKEY30_bit at NVIC_APINT.B30;
    const register unsigned short int NVIC_APINT_VECTKEY31 = 31;
    sbit  NVIC_APINT_VECTKEY31_bit at NVIC_APINT.B31;

sfr far unsigned long   volatile NVIC_SYS_CTRL        absolute 0xE000ED10;
    const register unsigned short int NVIC_SYS_CTRL_SLEEPEXIT = 1;
    sbit  NVIC_SYS_CTRL_SLEEPEXIT_bit at NVIC_SYS_CTRL.B1;
    const register unsigned short int NVIC_SYS_CTRL_SLEEPDEEP = 2;
    sbit  NVIC_SYS_CTRL_SLEEPDEEP_bit at NVIC_SYS_CTRL.B2;
    const register unsigned short int NVIC_SYS_CTRL_SEVONPEND = 4;
    sbit  NVIC_SYS_CTRL_SEVONPEND_bit at NVIC_SYS_CTRL.B4;

sfr far unsigned long   volatile NVIC_CFG_CTRL        absolute 0xE000ED14;
    const register unsigned short int NVIC_CFG_CTRL_BASE_THR = 0;
    sbit  NVIC_CFG_CTRL_BASE_THR_bit at NVIC_CFG_CTRL.B0;
    const register unsigned short int NVIC_CFG_CTRL_MAIN_PEND = 1;
    sbit  NVIC_CFG_CTRL_MAIN_PEND_bit at NVIC_CFG_CTRL.B1;
    const register unsigned short int NVIC_CFG_CTRL_UNALIGNED = 3;
    sbit  NVIC_CFG_CTRL_UNALIGNED_bit at NVIC_CFG_CTRL.B3;
    const register unsigned short int NVIC_CFG_CTRL_DIV0 = 4;
    sbit  NVIC_CFG_CTRL_DIV0_bit at NVIC_CFG_CTRL.B4;
    const register unsigned short int NVIC_CFG_CTRL_BFHFNMIGN = 8;
    sbit  NVIC_CFG_CTRL_BFHFNMIGN_bit at NVIC_CFG_CTRL.B8;
    const register unsigned short int NVIC_CFG_CTRL_STKALIGN = 9;
    sbit  NVIC_CFG_CTRL_STKALIGN_bit at NVIC_CFG_CTRL.B9;

sfr far unsigned long   volatile NVIC_SYS_PRI1        absolute 0xE000ED18;
    const register unsigned short int NVIC_SYS_PRI1_MEM5 = 5;
    sbit  NVIC_SYS_PRI1_MEM5_bit at NVIC_SYS_PRI1.B5;
    const register unsigned short int NVIC_SYS_PRI1_MEM6 = 6;
    sbit  NVIC_SYS_PRI1_MEM6_bit at NVIC_SYS_PRI1.B6;
    const register unsigned short int NVIC_SYS_PRI1_MEM7 = 7;
    sbit  NVIC_SYS_PRI1_MEM7_bit at NVIC_SYS_PRI1.B7;
    const register unsigned short int NVIC_SYS_PRI1_BUS13 = 13;
    sbit  NVIC_SYS_PRI1_BUS13_bit at NVIC_SYS_PRI1.B13;
    const register unsigned short int NVIC_SYS_PRI1_BUS14 = 14;
    sbit  NVIC_SYS_PRI1_BUS14_bit at NVIC_SYS_PRI1.B14;
    const register unsigned short int NVIC_SYS_PRI1_BUS15 = 15;
    sbit  NVIC_SYS_PRI1_BUS15_bit at NVIC_SYS_PRI1.B15;
    const register unsigned short int NVIC_SYS_PRI1_USAGE21 = 21;
    sbit  NVIC_SYS_PRI1_USAGE21_bit at NVIC_SYS_PRI1.B21;
    const register unsigned short int NVIC_SYS_PRI1_USAGE22 = 22;
    sbit  NVIC_SYS_PRI1_USAGE22_bit at NVIC_SYS_PRI1.B22;
    const register unsigned short int NVIC_SYS_PRI1_USAGE23 = 23;
    sbit  NVIC_SYS_PRI1_USAGE23_bit at NVIC_SYS_PRI1.B23;

sfr far unsigned long   volatile NVIC_SYS_PRI2        absolute 0xE000ED1C;
    const register unsigned short int NVIC_SYS_PRI2_SVC29 = 29;
    sbit  NVIC_SYS_PRI2_SVC29_bit at NVIC_SYS_PRI2.B29;
    const register unsigned short int NVIC_SYS_PRI2_SVC30 = 30;
    sbit  NVIC_SYS_PRI2_SVC30_bit at NVIC_SYS_PRI2.B30;
    const register unsigned short int NVIC_SYS_PRI2_SVC31 = 31;
    sbit  NVIC_SYS_PRI2_SVC31_bit at NVIC_SYS_PRI2.B31;

sfr far unsigned long   volatile NVIC_SYS_PRI3        absolute 0xE000ED20;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG5 = 5;
    sbit  NVIC_SYS_PRI3_DEBUG5_bit at NVIC_SYS_PRI3.B5;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG6 = 6;
    sbit  NVIC_SYS_PRI3_DEBUG6_bit at NVIC_SYS_PRI3.B6;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG7 = 7;
    sbit  NVIC_SYS_PRI3_DEBUG7_bit at NVIC_SYS_PRI3.B7;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV21 = 21;
    sbit  NVIC_SYS_PRI3_PENDSV21_bit at NVIC_SYS_PRI3.B21;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV22 = 22;
    sbit  NVIC_SYS_PRI3_PENDSV22_bit at NVIC_SYS_PRI3.B22;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV23 = 23;
    sbit  NVIC_SYS_PRI3_PENDSV23_bit at NVIC_SYS_PRI3.B23;
    const register unsigned short int NVIC_SYS_PRI3_TICK29 = 29;
    sbit  NVIC_SYS_PRI3_TICK29_bit at NVIC_SYS_PRI3.B29;
    const register unsigned short int NVIC_SYS_PRI3_TICK30 = 30;
    sbit  NVIC_SYS_PRI3_TICK30_bit at NVIC_SYS_PRI3.B30;
    const register unsigned short int NVIC_SYS_PRI3_TICK31 = 31;
    sbit  NVIC_SYS_PRI3_TICK31_bit at NVIC_SYS_PRI3.B31;

sfr far unsigned long   volatile NVIC_SYS_HND_CTRL    absolute 0xE000ED24;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEMA = 0;
    sbit  NVIC_SYS_HND_CTRL_MEMA_bit at NVIC_SYS_HND_CTRL.B0;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUSA = 1;
    sbit  NVIC_SYS_HND_CTRL_BUSA_bit at NVIC_SYS_HND_CTRL.B1;
    const register unsigned short int NVIC_SYS_HND_CTRL_USGA = 3;
    sbit  NVIC_SYS_HND_CTRL_USGA_bit at NVIC_SYS_HND_CTRL.B3;
    const register unsigned short int NVIC_SYS_HND_CTRL_SVCA = 7;
    sbit  NVIC_SYS_HND_CTRL_SVCA_bit at NVIC_SYS_HND_CTRL.B7;
    const register unsigned short int NVIC_SYS_HND_CTRL_MON = 8;
    sbit  NVIC_SYS_HND_CTRL_MON_bit at NVIC_SYS_HND_CTRL.B8;
    const register unsigned short int NVIC_SYS_HND_CTRL_PNDSV = 10;
    sbit  NVIC_SYS_HND_CTRL_PNDSV_bit at NVIC_SYS_HND_CTRL.B10;
    const register unsigned short int NVIC_SYS_HND_CTRL_TICK = 11;
    sbit  NVIC_SYS_HND_CTRL_TICK_bit at NVIC_SYS_HND_CTRL.B11;
    const register unsigned short int NVIC_SYS_HND_CTRL_USAGEP = 12;
    sbit  NVIC_SYS_HND_CTRL_USAGEP_bit at NVIC_SYS_HND_CTRL.B12;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEMP = 13;
    sbit  NVIC_SYS_HND_CTRL_MEMP_bit at NVIC_SYS_HND_CTRL.B13;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUSP = 14;
    sbit  NVIC_SYS_HND_CTRL_BUSP_bit at NVIC_SYS_HND_CTRL.B14;
    const register unsigned short int NVIC_SYS_HND_CTRL_SVC = 15;
    sbit  NVIC_SYS_HND_CTRL_SVC_bit at NVIC_SYS_HND_CTRL.B15;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEM = 16;
    sbit  NVIC_SYS_HND_CTRL_MEM_bit at NVIC_SYS_HND_CTRL.B16;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUS = 17;
    sbit  NVIC_SYS_HND_CTRL_BUS_bit at NVIC_SYS_HND_CTRL.B17;
    const register unsigned short int NVIC_SYS_HND_CTRL_USAGE = 18;
    sbit  NVIC_SYS_HND_CTRL_USAGE_bit at NVIC_SYS_HND_CTRL.B18;

sfr far unsigned long   volatile NVIC_FAULT_STAT      absolute 0xE000ED28;
    const register unsigned short int NVIC_FAULT_STAT_IERR = 0;
    sbit  NVIC_FAULT_STAT_IERR_bit at NVIC_FAULT_STAT.B0;
    const register unsigned short int NVIC_FAULT_STAT_DERR = 1;
    sbit  NVIC_FAULT_STAT_DERR_bit at NVIC_FAULT_STAT.B1;
    const register unsigned short int NVIC_FAULT_STAT_MUSTKE = 3;
    sbit  NVIC_FAULT_STAT_MUSTKE_bit at NVIC_FAULT_STAT.B3;
    const register unsigned short int NVIC_FAULT_STAT_MSTKE = 4;
    sbit  NVIC_FAULT_STAT_MSTKE_bit at NVIC_FAULT_STAT.B4;
    const register unsigned short int NVIC_FAULT_STAT_MLSPERR = 5;
    sbit  NVIC_FAULT_STAT_MLSPERR_bit at NVIC_FAULT_STAT.B5;
    const register unsigned short int NVIC_FAULT_STAT_MMARV = 7;
    sbit  NVIC_FAULT_STAT_MMARV_bit at NVIC_FAULT_STAT.B7;
    const register unsigned short int NVIC_FAULT_STAT_IBUS = 8;
    sbit  NVIC_FAULT_STAT_IBUS_bit at NVIC_FAULT_STAT.B8;
    const register unsigned short int NVIC_FAULT_STAT_PRECISE = 9;
    sbit  NVIC_FAULT_STAT_PRECISE_bit at NVIC_FAULT_STAT.B9;
    const register unsigned short int NVIC_FAULT_STAT_IMPRE = 10;
    sbit  NVIC_FAULT_STAT_IMPRE_bit at NVIC_FAULT_STAT.B10;
    const register unsigned short int NVIC_FAULT_STAT_BUSTKE = 11;
    sbit  NVIC_FAULT_STAT_BUSTKE_bit at NVIC_FAULT_STAT.B11;
    const register unsigned short int NVIC_FAULT_STAT_BSTKE = 12;
    sbit  NVIC_FAULT_STAT_BSTKE_bit at NVIC_FAULT_STAT.B12;
    const register unsigned short int NVIC_FAULT_STAT_BLSPERR = 13;
    sbit  NVIC_FAULT_STAT_BLSPERR_bit at NVIC_FAULT_STAT.B13;
    const register unsigned short int NVIC_FAULT_STAT_BFARV = 15;
    sbit  NVIC_FAULT_STAT_BFARV_bit at NVIC_FAULT_STAT.B15;
    const register unsigned short int NVIC_FAULT_STAT_UNDEF = 16;
    sbit  NVIC_FAULT_STAT_UNDEF_bit at NVIC_FAULT_STAT.B16;
    const register unsigned short int NVIC_FAULT_STAT_INVSTAT = 17;
    sbit  NVIC_FAULT_STAT_INVSTAT_bit at NVIC_FAULT_STAT.B17;
    const register unsigned short int NVIC_FAULT_STAT_INVPC = 18;
    sbit  NVIC_FAULT_STAT_INVPC_bit at NVIC_FAULT_STAT.B18;
    const register unsigned short int NVIC_FAULT_STAT_NOCP = 19;
    sbit  NVIC_FAULT_STAT_NOCP_bit at NVIC_FAULT_STAT.B19;
    const register unsigned short int NVIC_FAULT_STAT_UNALIGN = 24;
    sbit  NVIC_FAULT_STAT_UNALIGN_bit at NVIC_FAULT_STAT.B24;
    const register unsigned short int NVIC_FAULT_STAT_DIV0 = 25;
    sbit  NVIC_FAULT_STAT_DIV0_bit at NVIC_FAULT_STAT.B25;

sfr far unsigned long   volatile NVIC_HFAULT_STAT     absolute 0xE000ED2C;
    const register unsigned short int NVIC_HFAULT_STAT_VECT = 1;
    sbit  NVIC_HFAULT_STAT_VECT_bit at NVIC_HFAULT_STAT.B1;
    const register unsigned short int NVIC_HFAULT_STAT_FORCED = 30;
    sbit  NVIC_HFAULT_STAT_FORCED_bit at NVIC_HFAULT_STAT.B30;
    const register unsigned short int NVIC_HFAULT_STAT_DBG = 31;
    sbit  NVIC_HFAULT_STAT_DBG_bit at NVIC_HFAULT_STAT.B31;

sfr far unsigned long   volatile NVIC_DEBUG_STAT      absolute 0xE000ED30;
    const register unsigned short int NVIC_DEBUG_STAT_HALTED = 0;
    sbit  NVIC_DEBUG_STAT_HALTED_bit at NVIC_DEBUG_STAT.B0;
    const register unsigned short int NVIC_DEBUG_STAT_BKPT = 1;
    sbit  NVIC_DEBUG_STAT_BKPT_bit at NVIC_DEBUG_STAT.B1;
    const register unsigned short int NVIC_DEBUG_STAT_DWTTRAP = 2;
    sbit  NVIC_DEBUG_STAT_DWTTRAP_bit at NVIC_DEBUG_STAT.B2;
    const register unsigned short int NVIC_DEBUG_STAT_VCATCH = 3;
    sbit  NVIC_DEBUG_STAT_VCATCH_bit at NVIC_DEBUG_STAT.B3;
    const register unsigned short int NVIC_DEBUG_STAT_EXTRNL = 4;
    sbit  NVIC_DEBUG_STAT_EXTRNL_bit at NVIC_DEBUG_STAT.B4;

sfr far unsigned long   volatile NVIC_MM_ADDR         absolute 0xE000ED34;
    const register unsigned short int NVIC_MM_ADDR0 = 0;
    sbit  NVIC_MM_ADDR0_bit at NVIC_MM_ADDR.B0;
    const register unsigned short int NVIC_MM_ADDR1 = 1;
    sbit  NVIC_MM_ADDR1_bit at NVIC_MM_ADDR.B1;
    const register unsigned short int NVIC_MM_ADDR2 = 2;
    sbit  NVIC_MM_ADDR2_bit at NVIC_MM_ADDR.B2;
    const register unsigned short int NVIC_MM_ADDR3 = 3;
    sbit  NVIC_MM_ADDR3_bit at NVIC_MM_ADDR.B3;
    const register unsigned short int NVIC_MM_ADDR4 = 4;
    sbit  NVIC_MM_ADDR4_bit at NVIC_MM_ADDR.B4;
    const register unsigned short int NVIC_MM_ADDR5 = 5;
    sbit  NVIC_MM_ADDR5_bit at NVIC_MM_ADDR.B5;
    const register unsigned short int NVIC_MM_ADDR6 = 6;
    sbit  NVIC_MM_ADDR6_bit at NVIC_MM_ADDR.B6;
    const register unsigned short int NVIC_MM_ADDR7 = 7;
    sbit  NVIC_MM_ADDR7_bit at NVIC_MM_ADDR.B7;
    const register unsigned short int NVIC_MM_ADDR8 = 8;
    sbit  NVIC_MM_ADDR8_bit at NVIC_MM_ADDR.B8;
    const register unsigned short int NVIC_MM_ADDR9 = 9;
    sbit  NVIC_MM_ADDR9_bit at NVIC_MM_ADDR.B9;
    const register unsigned short int NVIC_MM_ADDR10 = 10;
    sbit  NVIC_MM_ADDR10_bit at NVIC_MM_ADDR.B10;
    const register unsigned short int NVIC_MM_ADDR11 = 11;
    sbit  NVIC_MM_ADDR11_bit at NVIC_MM_ADDR.B11;
    const register unsigned short int NVIC_MM_ADDR12 = 12;
    sbit  NVIC_MM_ADDR12_bit at NVIC_MM_ADDR.B12;
    const register unsigned short int NVIC_MM_ADDR13 = 13;
    sbit  NVIC_MM_ADDR13_bit at NVIC_MM_ADDR.B13;
    const register unsigned short int NVIC_MM_ADDR14 = 14;
    sbit  NVIC_MM_ADDR14_bit at NVIC_MM_ADDR.B14;
    const register unsigned short int NVIC_MM_ADDR15 = 15;
    sbit  NVIC_MM_ADDR15_bit at NVIC_MM_ADDR.B15;
    const register unsigned short int NVIC_MM_ADDR16 = 16;
    sbit  NVIC_MM_ADDR16_bit at NVIC_MM_ADDR.B16;
    const register unsigned short int NVIC_MM_ADDR17 = 17;
    sbit  NVIC_MM_ADDR17_bit at NVIC_MM_ADDR.B17;
    const register unsigned short int NVIC_MM_ADDR18 = 18;
    sbit  NVIC_MM_ADDR18_bit at NVIC_MM_ADDR.B18;
    const register unsigned short int NVIC_MM_ADDR19 = 19;
    sbit  NVIC_MM_ADDR19_bit at NVIC_MM_ADDR.B19;
    const register unsigned short int NVIC_MM_ADDR20 = 20;
    sbit  NVIC_MM_ADDR20_bit at NVIC_MM_ADDR.B20;
    const register unsigned short int NVIC_MM_ADDR21 = 21;
    sbit  NVIC_MM_ADDR21_bit at NVIC_MM_ADDR.B21;
    const register unsigned short int NVIC_MM_ADDR22 = 22;
    sbit  NVIC_MM_ADDR22_bit at NVIC_MM_ADDR.B22;
    const register unsigned short int NVIC_MM_ADDR23 = 23;
    sbit  NVIC_MM_ADDR23_bit at NVIC_MM_ADDR.B23;
    const register unsigned short int NVIC_MM_ADDR24 = 24;
    sbit  NVIC_MM_ADDR24_bit at NVIC_MM_ADDR.B24;
    const register unsigned short int NVIC_MM_ADDR25 = 25;
    sbit  NVIC_MM_ADDR25_bit at NVIC_MM_ADDR.B25;
    const register unsigned short int NVIC_MM_ADDR26 = 26;
    sbit  NVIC_MM_ADDR26_bit at NVIC_MM_ADDR.B26;
    const register unsigned short int NVIC_MM_ADDR27 = 27;
    sbit  NVIC_MM_ADDR27_bit at NVIC_MM_ADDR.B27;
    const register unsigned short int NVIC_MM_ADDR28 = 28;
    sbit  NVIC_MM_ADDR28_bit at NVIC_MM_ADDR.B28;
    const register unsigned short int NVIC_MM_ADDR29 = 29;
    sbit  NVIC_MM_ADDR29_bit at NVIC_MM_ADDR.B29;
    const register unsigned short int NVIC_MM_ADDR30 = 30;
    sbit  NVIC_MM_ADDR30_bit at NVIC_MM_ADDR.B30;
    const register unsigned short int NVIC_MM_ADDR31 = 31;
    sbit  NVIC_MM_ADDR31_bit at NVIC_MM_ADDR.B31;

sfr far unsigned long   volatile NVIC_FAULT_ADDR      absolute 0xE000ED38;
    const register unsigned short int NVIC_FAULT_ADDR0 = 0;
    sbit  NVIC_FAULT_ADDR0_bit at NVIC_FAULT_ADDR.B0;
    const register unsigned short int NVIC_FAULT_ADDR1 = 1;
    sbit  NVIC_FAULT_ADDR1_bit at NVIC_FAULT_ADDR.B1;
    const register unsigned short int NVIC_FAULT_ADDR2 = 2;
    sbit  NVIC_FAULT_ADDR2_bit at NVIC_FAULT_ADDR.B2;
    const register unsigned short int NVIC_FAULT_ADDR3 = 3;
    sbit  NVIC_FAULT_ADDR3_bit at NVIC_FAULT_ADDR.B3;
    const register unsigned short int NVIC_FAULT_ADDR4 = 4;
    sbit  NVIC_FAULT_ADDR4_bit at NVIC_FAULT_ADDR.B4;
    const register unsigned short int NVIC_FAULT_ADDR5 = 5;
    sbit  NVIC_FAULT_ADDR5_bit at NVIC_FAULT_ADDR.B5;
    const register unsigned short int NVIC_FAULT_ADDR6 = 6;
    sbit  NVIC_FAULT_ADDR6_bit at NVIC_FAULT_ADDR.B6;
    const register unsigned short int NVIC_FAULT_ADDR7 = 7;
    sbit  NVIC_FAULT_ADDR7_bit at NVIC_FAULT_ADDR.B7;
    const register unsigned short int NVIC_FAULT_ADDR8 = 8;
    sbit  NVIC_FAULT_ADDR8_bit at NVIC_FAULT_ADDR.B8;
    const register unsigned short int NVIC_FAULT_ADDR9 = 9;
    sbit  NVIC_FAULT_ADDR9_bit at NVIC_FAULT_ADDR.B9;
    const register unsigned short int NVIC_FAULT_ADDR10 = 10;
    sbit  NVIC_FAULT_ADDR10_bit at NVIC_FAULT_ADDR.B10;
    const register unsigned short int NVIC_FAULT_ADDR11 = 11;
    sbit  NVIC_FAULT_ADDR11_bit at NVIC_FAULT_ADDR.B11;
    const register unsigned short int NVIC_FAULT_ADDR12 = 12;
    sbit  NVIC_FAULT_ADDR12_bit at NVIC_FAULT_ADDR.B12;
    const register unsigned short int NVIC_FAULT_ADDR13 = 13;
    sbit  NVIC_FAULT_ADDR13_bit at NVIC_FAULT_ADDR.B13;
    const register unsigned short int NVIC_FAULT_ADDR14 = 14;
    sbit  NVIC_FAULT_ADDR14_bit at NVIC_FAULT_ADDR.B14;
    const register unsigned short int NVIC_FAULT_ADDR15 = 15;
    sbit  NVIC_FAULT_ADDR15_bit at NVIC_FAULT_ADDR.B15;
    const register unsigned short int NVIC_FAULT_ADDR16 = 16;
    sbit  NVIC_FAULT_ADDR16_bit at NVIC_FAULT_ADDR.B16;
    const register unsigned short int NVIC_FAULT_ADDR17 = 17;
    sbit  NVIC_FAULT_ADDR17_bit at NVIC_FAULT_ADDR.B17;
    const register unsigned short int NVIC_FAULT_ADDR18 = 18;
    sbit  NVIC_FAULT_ADDR18_bit at NVIC_FAULT_ADDR.B18;
    const register unsigned short int NVIC_FAULT_ADDR19 = 19;
    sbit  NVIC_FAULT_ADDR19_bit at NVIC_FAULT_ADDR.B19;
    const register unsigned short int NVIC_FAULT_ADDR20 = 20;
    sbit  NVIC_FAULT_ADDR20_bit at NVIC_FAULT_ADDR.B20;
    const register unsigned short int NVIC_FAULT_ADDR21 = 21;
    sbit  NVIC_FAULT_ADDR21_bit at NVIC_FAULT_ADDR.B21;
    const register unsigned short int NVIC_FAULT_ADDR22 = 22;
    sbit  NVIC_FAULT_ADDR22_bit at NVIC_FAULT_ADDR.B22;
    const register unsigned short int NVIC_FAULT_ADDR23 = 23;
    sbit  NVIC_FAULT_ADDR23_bit at NVIC_FAULT_ADDR.B23;
    const register unsigned short int NVIC_FAULT_ADDR24 = 24;
    sbit  NVIC_FAULT_ADDR24_bit at NVIC_FAULT_ADDR.B24;
    const register unsigned short int NVIC_FAULT_ADDR25 = 25;
    sbit  NVIC_FAULT_ADDR25_bit at NVIC_FAULT_ADDR.B25;
    const register unsigned short int NVIC_FAULT_ADDR26 = 26;
    sbit  NVIC_FAULT_ADDR26_bit at NVIC_FAULT_ADDR.B26;
    const register unsigned short int NVIC_FAULT_ADDR27 = 27;
    sbit  NVIC_FAULT_ADDR27_bit at NVIC_FAULT_ADDR.B27;
    const register unsigned short int NVIC_FAULT_ADDR28 = 28;
    sbit  NVIC_FAULT_ADDR28_bit at NVIC_FAULT_ADDR.B28;
    const register unsigned short int NVIC_FAULT_ADDR29 = 29;
    sbit  NVIC_FAULT_ADDR29_bit at NVIC_FAULT_ADDR.B29;
    const register unsigned short int NVIC_FAULT_ADDR30 = 30;
    sbit  NVIC_FAULT_ADDR30_bit at NVIC_FAULT_ADDR.B30;
    const register unsigned short int NVIC_FAULT_ADDR31 = 31;
    sbit  NVIC_FAULT_ADDR31_bit at NVIC_FAULT_ADDR.B31;

sfr far unsigned long   volatile NVIC_CPAC            absolute 0xE000ED88;
    const register unsigned short int NVIC_CPAC_CP1020 = 20;
    sbit  NVIC_CPAC_CP1020_bit at NVIC_CPAC.B20;
    const register unsigned short int NVIC_CPAC_CP1021 = 21;
    sbit  NVIC_CPAC_CP1021_bit at NVIC_CPAC.B21;
    const register unsigned short int NVIC_CPAC_CP1122 = 22;
    sbit  NVIC_CPAC_CP1122_bit at NVIC_CPAC.B22;
    const register unsigned short int NVIC_CPAC_CP1123 = 23;
    sbit  NVIC_CPAC_CP1123_bit at NVIC_CPAC.B23;

sfr far unsigned long   volatile NVIC_MPU_TYPE        absolute 0xE000ED90;
    const register unsigned short int NVIC_MPU_TYPE_SEPARATE = 0;
    sbit  NVIC_MPU_TYPE_SEPARATE_bit at NVIC_MPU_TYPE.B0;
    const register unsigned short int NVIC_MPU_TYPE_DREGION8 = 8;
    sbit  NVIC_MPU_TYPE_DREGION8_bit at NVIC_MPU_TYPE.B8;
    const register unsigned short int NVIC_MPU_TYPE_DREGION9 = 9;
    sbit  NVIC_MPU_TYPE_DREGION9_bit at NVIC_MPU_TYPE.B9;
    const register unsigned short int NVIC_MPU_TYPE_DREGION10 = 10;
    sbit  NVIC_MPU_TYPE_DREGION10_bit at NVIC_MPU_TYPE.B10;
    const register unsigned short int NVIC_MPU_TYPE_DREGION11 = 11;
    sbit  NVIC_MPU_TYPE_DREGION11_bit at NVIC_MPU_TYPE.B11;
    const register unsigned short int NVIC_MPU_TYPE_DREGION12 = 12;
    sbit  NVIC_MPU_TYPE_DREGION12_bit at NVIC_MPU_TYPE.B12;
    const register unsigned short int NVIC_MPU_TYPE_DREGION13 = 13;
    sbit  NVIC_MPU_TYPE_DREGION13_bit at NVIC_MPU_TYPE.B13;
    const register unsigned short int NVIC_MPU_TYPE_DREGION14 = 14;
    sbit  NVIC_MPU_TYPE_DREGION14_bit at NVIC_MPU_TYPE.B14;
    const register unsigned short int NVIC_MPU_TYPE_DREGION15 = 15;
    sbit  NVIC_MPU_TYPE_DREGION15_bit at NVIC_MPU_TYPE.B15;
    const register unsigned short int NVIC_MPU_TYPE_IREGION16 = 16;
    sbit  NVIC_MPU_TYPE_IREGION16_bit at NVIC_MPU_TYPE.B16;
    const register unsigned short int NVIC_MPU_TYPE_IREGION17 = 17;
    sbit  NVIC_MPU_TYPE_IREGION17_bit at NVIC_MPU_TYPE.B17;
    const register unsigned short int NVIC_MPU_TYPE_IREGION18 = 18;
    sbit  NVIC_MPU_TYPE_IREGION18_bit at NVIC_MPU_TYPE.B18;
    const register unsigned short int NVIC_MPU_TYPE_IREGION19 = 19;
    sbit  NVIC_MPU_TYPE_IREGION19_bit at NVIC_MPU_TYPE.B19;
    const register unsigned short int NVIC_MPU_TYPE_IREGION20 = 20;
    sbit  NVIC_MPU_TYPE_IREGION20_bit at NVIC_MPU_TYPE.B20;
    const register unsigned short int NVIC_MPU_TYPE_IREGION21 = 21;
    sbit  NVIC_MPU_TYPE_IREGION21_bit at NVIC_MPU_TYPE.B21;
    const register unsigned short int NVIC_MPU_TYPE_IREGION22 = 22;
    sbit  NVIC_MPU_TYPE_IREGION22_bit at NVIC_MPU_TYPE.B22;
    const register unsigned short int NVIC_MPU_TYPE_IREGION23 = 23;
    sbit  NVIC_MPU_TYPE_IREGION23_bit at NVIC_MPU_TYPE.B23;

sfr far unsigned long   volatile NVIC_MPU_CTRL        absolute 0xE000ED94;
    const register unsigned short int NVIC_MPU_CTRL_ENABLE = 0;
    sbit  NVIC_MPU_CTRL_ENABLE_bit at NVIC_MPU_CTRL.B0;
    const register unsigned short int NVIC_MPU_CTRL_HFNMIENA = 1;
    sbit  NVIC_MPU_CTRL_HFNMIENA_bit at NVIC_MPU_CTRL.B1;
    const register unsigned short int NVIC_MPU_CTRL_PRIVDEFEN = 2;
    sbit  NVIC_MPU_CTRL_PRIVDEFEN_bit at NVIC_MPU_CTRL.B2;

sfr far unsigned long   volatile NVIC_MPU_NUMBER      absolute 0xE000ED98;
    const register unsigned short int NVIC_MPU_NUMBER0 = 0;
    sbit  NVIC_MPU_NUMBER0_bit at NVIC_MPU_NUMBER.B0;
    const register unsigned short int NVIC_MPU_NUMBER1 = 1;
    sbit  NVIC_MPU_NUMBER1_bit at NVIC_MPU_NUMBER.B1;
    const register unsigned short int NVIC_MPU_NUMBER2 = 2;
    sbit  NVIC_MPU_NUMBER2_bit at NVIC_MPU_NUMBER.B2;

sfr far unsigned long   volatile NVIC_MPU_BASE        absolute 0xE000ED9C;
    const register unsigned short int NVIC_MPU_BASE_REGION0 = 0;
    sbit  NVIC_MPU_BASE_REGION0_bit at NVIC_MPU_BASE.B0;
    const register unsigned short int NVIC_MPU_BASE_REGION1 = 1;
    sbit  NVIC_MPU_BASE_REGION1_bit at NVIC_MPU_BASE.B1;
    const register unsigned short int NVIC_MPU_BASE_REGION2 = 2;
    sbit  NVIC_MPU_BASE_REGION2_bit at NVIC_MPU_BASE.B2;
    const register unsigned short int NVIC_MPU_BASE_VALID = 4;
    sbit  NVIC_MPU_BASE_VALID_bit at NVIC_MPU_BASE.B4;
    const register unsigned short int NVIC_MPU_BASE_ADDR5 = 5;
    sbit  NVIC_MPU_BASE_ADDR5_bit at NVIC_MPU_BASE.B5;
    const register unsigned short int NVIC_MPU_BASE_ADDR6 = 6;
    sbit  NVIC_MPU_BASE_ADDR6_bit at NVIC_MPU_BASE.B6;
    const register unsigned short int NVIC_MPU_BASE_ADDR7 = 7;
    sbit  NVIC_MPU_BASE_ADDR7_bit at NVIC_MPU_BASE.B7;
    const register unsigned short int NVIC_MPU_BASE_ADDR8 = 8;
    sbit  NVIC_MPU_BASE_ADDR8_bit at NVIC_MPU_BASE.B8;
    const register unsigned short int NVIC_MPU_BASE_ADDR9 = 9;
    sbit  NVIC_MPU_BASE_ADDR9_bit at NVIC_MPU_BASE.B9;
    const register unsigned short int NVIC_MPU_BASE_ADDR10 = 10;
    sbit  NVIC_MPU_BASE_ADDR10_bit at NVIC_MPU_BASE.B10;
    const register unsigned short int NVIC_MPU_BASE_ADDR11 = 11;
    sbit  NVIC_MPU_BASE_ADDR11_bit at NVIC_MPU_BASE.B11;
    const register unsigned short int NVIC_MPU_BASE_ADDR12 = 12;
    sbit  NVIC_MPU_BASE_ADDR12_bit at NVIC_MPU_BASE.B12;
    const register unsigned short int NVIC_MPU_BASE_ADDR13 = 13;
    sbit  NVIC_MPU_BASE_ADDR13_bit at NVIC_MPU_BASE.B13;
    const register unsigned short int NVIC_MPU_BASE_ADDR14 = 14;
    sbit  NVIC_MPU_BASE_ADDR14_bit at NVIC_MPU_BASE.B14;
    const register unsigned short int NVIC_MPU_BASE_ADDR15 = 15;
    sbit  NVIC_MPU_BASE_ADDR15_bit at NVIC_MPU_BASE.B15;
    const register unsigned short int NVIC_MPU_BASE_ADDR16 = 16;
    sbit  NVIC_MPU_BASE_ADDR16_bit at NVIC_MPU_BASE.B16;
    const register unsigned short int NVIC_MPU_BASE_ADDR17 = 17;
    sbit  NVIC_MPU_BASE_ADDR17_bit at NVIC_MPU_BASE.B17;
    const register unsigned short int NVIC_MPU_BASE_ADDR18 = 18;
    sbit  NVIC_MPU_BASE_ADDR18_bit at NVIC_MPU_BASE.B18;
    const register unsigned short int NVIC_MPU_BASE_ADDR19 = 19;
    sbit  NVIC_MPU_BASE_ADDR19_bit at NVIC_MPU_BASE.B19;
    const register unsigned short int NVIC_MPU_BASE_ADDR20 = 20;
    sbit  NVIC_MPU_BASE_ADDR20_bit at NVIC_MPU_BASE.B20;
    const register unsigned short int NVIC_MPU_BASE_ADDR21 = 21;
    sbit  NVIC_MPU_BASE_ADDR21_bit at NVIC_MPU_BASE.B21;
    const register unsigned short int NVIC_MPU_BASE_ADDR22 = 22;
    sbit  NVIC_MPU_BASE_ADDR22_bit at NVIC_MPU_BASE.B22;
    const register unsigned short int NVIC_MPU_BASE_ADDR23 = 23;
    sbit  NVIC_MPU_BASE_ADDR23_bit at NVIC_MPU_BASE.B23;
    const register unsigned short int NVIC_MPU_BASE_ADDR24 = 24;
    sbit  NVIC_MPU_BASE_ADDR24_bit at NVIC_MPU_BASE.B24;
    const register unsigned short int NVIC_MPU_BASE_ADDR25 = 25;
    sbit  NVIC_MPU_BASE_ADDR25_bit at NVIC_MPU_BASE.B25;
    const register unsigned short int NVIC_MPU_BASE_ADDR26 = 26;
    sbit  NVIC_MPU_BASE_ADDR26_bit at NVIC_MPU_BASE.B26;
    const register unsigned short int NVIC_MPU_BASE_ADDR27 = 27;
    sbit  NVIC_MPU_BASE_ADDR27_bit at NVIC_MPU_BASE.B27;
    const register unsigned short int NVIC_MPU_BASE_ADDR28 = 28;
    sbit  NVIC_MPU_BASE_ADDR28_bit at NVIC_MPU_BASE.B28;
    const register unsigned short int NVIC_MPU_BASE_ADDR29 = 29;
    sbit  NVIC_MPU_BASE_ADDR29_bit at NVIC_MPU_BASE.B29;
    const register unsigned short int NVIC_MPU_BASE_ADDR30 = 30;
    sbit  NVIC_MPU_BASE_ADDR30_bit at NVIC_MPU_BASE.B30;
    const register unsigned short int NVIC_MPU_BASE_ADDR31 = 31;
    sbit  NVIC_MPU_BASE_ADDR31_bit at NVIC_MPU_BASE.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR        absolute 0xE000EDA0;
    const register unsigned short int NVIC_MPU_ATTR_ENABLE = 0;
    sbit  NVIC_MPU_ATTR_ENABLE_bit at NVIC_MPU_ATTR.B0;
    const register unsigned short int NVIC_MPU_ATTR_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR_SIZE1_bit at NVIC_MPU_ATTR.B1;
    const register unsigned short int NVIC_MPU_ATTR_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR_SIZE2_bit at NVIC_MPU_ATTR.B2;
    const register unsigned short int NVIC_MPU_ATTR_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR_SIZE3_bit at NVIC_MPU_ATTR.B3;
    const register unsigned short int NVIC_MPU_ATTR_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR_SIZE4_bit at NVIC_MPU_ATTR.B4;
    const register unsigned short int NVIC_MPU_ATTR_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR_SIZE5_bit at NVIC_MPU_ATTR.B5;
    const register unsigned short int NVIC_MPU_ATTR_SRD8 = 8;
    sbit  NVIC_MPU_ATTR_SRD8_bit at NVIC_MPU_ATTR.B8;
    const register unsigned short int NVIC_MPU_ATTR_SRD9 = 9;
    sbit  NVIC_MPU_ATTR_SRD9_bit at NVIC_MPU_ATTR.B9;
    const register unsigned short int NVIC_MPU_ATTR_SRD10 = 10;
    sbit  NVIC_MPU_ATTR_SRD10_bit at NVIC_MPU_ATTR.B10;
    const register unsigned short int NVIC_MPU_ATTR_SRD11 = 11;
    sbit  NVIC_MPU_ATTR_SRD11_bit at NVIC_MPU_ATTR.B11;
    const register unsigned short int NVIC_MPU_ATTR_SRD12 = 12;
    sbit  NVIC_MPU_ATTR_SRD12_bit at NVIC_MPU_ATTR.B12;
    const register unsigned short int NVIC_MPU_ATTR_SRD13 = 13;
    sbit  NVIC_MPU_ATTR_SRD13_bit at NVIC_MPU_ATTR.B13;
    const register unsigned short int NVIC_MPU_ATTR_SRD14 = 14;
    sbit  NVIC_MPU_ATTR_SRD14_bit at NVIC_MPU_ATTR.B14;
    const register unsigned short int NVIC_MPU_ATTR_SRD15 = 15;
    sbit  NVIC_MPU_ATTR_SRD15_bit at NVIC_MPU_ATTR.B15;
    const register unsigned short int NVIC_MPU_ATTR_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR_BUFFRABLE_bit at NVIC_MPU_ATTR.B16;
    const register unsigned short int NVIC_MPU_ATTR_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR_CACHEABLE_bit at NVIC_MPU_ATTR.B17;
    const register unsigned short int NVIC_MPU_ATTR_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR_SHAREABLE_bit at NVIC_MPU_ATTR.B18;
    const register unsigned short int NVIC_MPU_ATTR_TEX19 = 19;
    sbit  NVIC_MPU_ATTR_TEX19_bit at NVIC_MPU_ATTR.B19;
    const register unsigned short int NVIC_MPU_ATTR_TEX20 = 20;
    sbit  NVIC_MPU_ATTR_TEX20_bit at NVIC_MPU_ATTR.B20;
    const register unsigned short int NVIC_MPU_ATTR_TEX21 = 21;
    sbit  NVIC_MPU_ATTR_TEX21_bit at NVIC_MPU_ATTR.B21;
    const register unsigned short int NVIC_MPU_ATTR_AP24 = 24;
    sbit  NVIC_MPU_ATTR_AP24_bit at NVIC_MPU_ATTR.B24;
    const register unsigned short int NVIC_MPU_ATTR_AP25 = 25;
    sbit  NVIC_MPU_ATTR_AP25_bit at NVIC_MPU_ATTR.B25;
    const register unsigned short int NVIC_MPU_ATTR_AP26 = 26;
    sbit  NVIC_MPU_ATTR_AP26_bit at NVIC_MPU_ATTR.B26;
    const register unsigned short int NVIC_MPU_ATTR_XN = 28;
    sbit  NVIC_MPU_ATTR_XN_bit at NVIC_MPU_ATTR.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE1       absolute 0xE000EDA4;
    const register unsigned short int NVIC_MPU_BASE1_REGION0 = 0;
    sbit  NVIC_MPU_BASE1_REGION0_bit at NVIC_MPU_BASE1.B0;
    const register unsigned short int NVIC_MPU_BASE1_REGION1 = 1;
    sbit  NVIC_MPU_BASE1_REGION1_bit at NVIC_MPU_BASE1.B1;
    const register unsigned short int NVIC_MPU_BASE1_REGION2 = 2;
    sbit  NVIC_MPU_BASE1_REGION2_bit at NVIC_MPU_BASE1.B2;
    const register unsigned short int NVIC_MPU_BASE1_VALID = 4;
    sbit  NVIC_MPU_BASE1_VALID_bit at NVIC_MPU_BASE1.B4;
    const register unsigned short int NVIC_MPU_BASE1_ADDR5 = 5;
    sbit  NVIC_MPU_BASE1_ADDR5_bit at NVIC_MPU_BASE1.B5;
    const register unsigned short int NVIC_MPU_BASE1_ADDR6 = 6;
    sbit  NVIC_MPU_BASE1_ADDR6_bit at NVIC_MPU_BASE1.B6;
    const register unsigned short int NVIC_MPU_BASE1_ADDR7 = 7;
    sbit  NVIC_MPU_BASE1_ADDR7_bit at NVIC_MPU_BASE1.B7;
    const register unsigned short int NVIC_MPU_BASE1_ADDR8 = 8;
    sbit  NVIC_MPU_BASE1_ADDR8_bit at NVIC_MPU_BASE1.B8;
    const register unsigned short int NVIC_MPU_BASE1_ADDR9 = 9;
    sbit  NVIC_MPU_BASE1_ADDR9_bit at NVIC_MPU_BASE1.B9;
    const register unsigned short int NVIC_MPU_BASE1_ADDR10 = 10;
    sbit  NVIC_MPU_BASE1_ADDR10_bit at NVIC_MPU_BASE1.B10;
    const register unsigned short int NVIC_MPU_BASE1_ADDR11 = 11;
    sbit  NVIC_MPU_BASE1_ADDR11_bit at NVIC_MPU_BASE1.B11;
    const register unsigned short int NVIC_MPU_BASE1_ADDR12 = 12;
    sbit  NVIC_MPU_BASE1_ADDR12_bit at NVIC_MPU_BASE1.B12;
    const register unsigned short int NVIC_MPU_BASE1_ADDR13 = 13;
    sbit  NVIC_MPU_BASE1_ADDR13_bit at NVIC_MPU_BASE1.B13;
    const register unsigned short int NVIC_MPU_BASE1_ADDR14 = 14;
    sbit  NVIC_MPU_BASE1_ADDR14_bit at NVIC_MPU_BASE1.B14;
    const register unsigned short int NVIC_MPU_BASE1_ADDR15 = 15;
    sbit  NVIC_MPU_BASE1_ADDR15_bit at NVIC_MPU_BASE1.B15;
    const register unsigned short int NVIC_MPU_BASE1_ADDR16 = 16;
    sbit  NVIC_MPU_BASE1_ADDR16_bit at NVIC_MPU_BASE1.B16;
    const register unsigned short int NVIC_MPU_BASE1_ADDR17 = 17;
    sbit  NVIC_MPU_BASE1_ADDR17_bit at NVIC_MPU_BASE1.B17;
    const register unsigned short int NVIC_MPU_BASE1_ADDR18 = 18;
    sbit  NVIC_MPU_BASE1_ADDR18_bit at NVIC_MPU_BASE1.B18;
    const register unsigned short int NVIC_MPU_BASE1_ADDR19 = 19;
    sbit  NVIC_MPU_BASE1_ADDR19_bit at NVIC_MPU_BASE1.B19;
    const register unsigned short int NVIC_MPU_BASE1_ADDR20 = 20;
    sbit  NVIC_MPU_BASE1_ADDR20_bit at NVIC_MPU_BASE1.B20;
    const register unsigned short int NVIC_MPU_BASE1_ADDR21 = 21;
    sbit  NVIC_MPU_BASE1_ADDR21_bit at NVIC_MPU_BASE1.B21;
    const register unsigned short int NVIC_MPU_BASE1_ADDR22 = 22;
    sbit  NVIC_MPU_BASE1_ADDR22_bit at NVIC_MPU_BASE1.B22;
    const register unsigned short int NVIC_MPU_BASE1_ADDR23 = 23;
    sbit  NVIC_MPU_BASE1_ADDR23_bit at NVIC_MPU_BASE1.B23;
    const register unsigned short int NVIC_MPU_BASE1_ADDR24 = 24;
    sbit  NVIC_MPU_BASE1_ADDR24_bit at NVIC_MPU_BASE1.B24;
    const register unsigned short int NVIC_MPU_BASE1_ADDR25 = 25;
    sbit  NVIC_MPU_BASE1_ADDR25_bit at NVIC_MPU_BASE1.B25;
    const register unsigned short int NVIC_MPU_BASE1_ADDR26 = 26;
    sbit  NVIC_MPU_BASE1_ADDR26_bit at NVIC_MPU_BASE1.B26;
    const register unsigned short int NVIC_MPU_BASE1_ADDR27 = 27;
    sbit  NVIC_MPU_BASE1_ADDR27_bit at NVIC_MPU_BASE1.B27;
    const register unsigned short int NVIC_MPU_BASE1_ADDR28 = 28;
    sbit  NVIC_MPU_BASE1_ADDR28_bit at NVIC_MPU_BASE1.B28;
    const register unsigned short int NVIC_MPU_BASE1_ADDR29 = 29;
    sbit  NVIC_MPU_BASE1_ADDR29_bit at NVIC_MPU_BASE1.B29;
    const register unsigned short int NVIC_MPU_BASE1_ADDR30 = 30;
    sbit  NVIC_MPU_BASE1_ADDR30_bit at NVIC_MPU_BASE1.B30;
    const register unsigned short int NVIC_MPU_BASE1_ADDR31 = 31;
    sbit  NVIC_MPU_BASE1_ADDR31_bit at NVIC_MPU_BASE1.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR1       absolute 0xE000EDA8;
    const register unsigned short int NVIC_MPU_ATTR1_ENABLE = 0;
    sbit  NVIC_MPU_ATTR1_ENABLE_bit at NVIC_MPU_ATTR1.B0;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR1_SIZE1_bit at NVIC_MPU_ATTR1.B1;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR1_SIZE2_bit at NVIC_MPU_ATTR1.B2;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR1_SIZE3_bit at NVIC_MPU_ATTR1.B3;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR1_SIZE4_bit at NVIC_MPU_ATTR1.B4;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR1_SIZE5_bit at NVIC_MPU_ATTR1.B5;
    const register unsigned short int NVIC_MPU_ATTR1_SRD8 = 8;
    sbit  NVIC_MPU_ATTR1_SRD8_bit at NVIC_MPU_ATTR1.B8;
    const register unsigned short int NVIC_MPU_ATTR1_SRD9 = 9;
    sbit  NVIC_MPU_ATTR1_SRD9_bit at NVIC_MPU_ATTR1.B9;
    const register unsigned short int NVIC_MPU_ATTR1_SRD10 = 10;
    sbit  NVIC_MPU_ATTR1_SRD10_bit at NVIC_MPU_ATTR1.B10;
    const register unsigned short int NVIC_MPU_ATTR1_SRD11 = 11;
    sbit  NVIC_MPU_ATTR1_SRD11_bit at NVIC_MPU_ATTR1.B11;
    const register unsigned short int NVIC_MPU_ATTR1_SRD12 = 12;
    sbit  NVIC_MPU_ATTR1_SRD12_bit at NVIC_MPU_ATTR1.B12;
    const register unsigned short int NVIC_MPU_ATTR1_SRD13 = 13;
    sbit  NVIC_MPU_ATTR1_SRD13_bit at NVIC_MPU_ATTR1.B13;
    const register unsigned short int NVIC_MPU_ATTR1_SRD14 = 14;
    sbit  NVIC_MPU_ATTR1_SRD14_bit at NVIC_MPU_ATTR1.B14;
    const register unsigned short int NVIC_MPU_ATTR1_SRD15 = 15;
    sbit  NVIC_MPU_ATTR1_SRD15_bit at NVIC_MPU_ATTR1.B15;
    const register unsigned short int NVIC_MPU_ATTR1_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR1_BUFFRABLE_bit at NVIC_MPU_ATTR1.B16;
    const register unsigned short int NVIC_MPU_ATTR1_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR1_CACHEABLE_bit at NVIC_MPU_ATTR1.B17;
    const register unsigned short int NVIC_MPU_ATTR1_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR1_SHAREABLE_bit at NVIC_MPU_ATTR1.B18;
    const register unsigned short int NVIC_MPU_ATTR1_TEX19 = 19;
    sbit  NVIC_MPU_ATTR1_TEX19_bit at NVIC_MPU_ATTR1.B19;
    const register unsigned short int NVIC_MPU_ATTR1_TEX20 = 20;
    sbit  NVIC_MPU_ATTR1_TEX20_bit at NVIC_MPU_ATTR1.B20;
    const register unsigned short int NVIC_MPU_ATTR1_TEX21 = 21;
    sbit  NVIC_MPU_ATTR1_TEX21_bit at NVIC_MPU_ATTR1.B21;
    const register unsigned short int NVIC_MPU_ATTR1_AP24 = 24;
    sbit  NVIC_MPU_ATTR1_AP24_bit at NVIC_MPU_ATTR1.B24;
    const register unsigned short int NVIC_MPU_ATTR1_AP25 = 25;
    sbit  NVIC_MPU_ATTR1_AP25_bit at NVIC_MPU_ATTR1.B25;
    const register unsigned short int NVIC_MPU_ATTR1_AP26 = 26;
    sbit  NVIC_MPU_ATTR1_AP26_bit at NVIC_MPU_ATTR1.B26;
    const register unsigned short int NVIC_MPU_ATTR1_XN = 28;
    sbit  NVIC_MPU_ATTR1_XN_bit at NVIC_MPU_ATTR1.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE2       absolute 0xE000EDAC;
    const register unsigned short int NVIC_MPU_BASE2_REGION0 = 0;
    sbit  NVIC_MPU_BASE2_REGION0_bit at NVIC_MPU_BASE2.B0;
    const register unsigned short int NVIC_MPU_BASE2_REGION1 = 1;
    sbit  NVIC_MPU_BASE2_REGION1_bit at NVIC_MPU_BASE2.B1;
    const register unsigned short int NVIC_MPU_BASE2_REGION2 = 2;
    sbit  NVIC_MPU_BASE2_REGION2_bit at NVIC_MPU_BASE2.B2;
    const register unsigned short int NVIC_MPU_BASE2_VALID = 4;
    sbit  NVIC_MPU_BASE2_VALID_bit at NVIC_MPU_BASE2.B4;
    const register unsigned short int NVIC_MPU_BASE2_ADDR5 = 5;
    sbit  NVIC_MPU_BASE2_ADDR5_bit at NVIC_MPU_BASE2.B5;
    const register unsigned short int NVIC_MPU_BASE2_ADDR6 = 6;
    sbit  NVIC_MPU_BASE2_ADDR6_bit at NVIC_MPU_BASE2.B6;
    const register unsigned short int NVIC_MPU_BASE2_ADDR7 = 7;
    sbit  NVIC_MPU_BASE2_ADDR7_bit at NVIC_MPU_BASE2.B7;
    const register unsigned short int NVIC_MPU_BASE2_ADDR8 = 8;
    sbit  NVIC_MPU_BASE2_ADDR8_bit at NVIC_MPU_BASE2.B8;
    const register unsigned short int NVIC_MPU_BASE2_ADDR9 = 9;
    sbit  NVIC_MPU_BASE2_ADDR9_bit at NVIC_MPU_BASE2.B9;
    const register unsigned short int NVIC_MPU_BASE2_ADDR10 = 10;
    sbit  NVIC_MPU_BASE2_ADDR10_bit at NVIC_MPU_BASE2.B10;
    const register unsigned short int NVIC_MPU_BASE2_ADDR11 = 11;
    sbit  NVIC_MPU_BASE2_ADDR11_bit at NVIC_MPU_BASE2.B11;
    const register unsigned short int NVIC_MPU_BASE2_ADDR12 = 12;
    sbit  NVIC_MPU_BASE2_ADDR12_bit at NVIC_MPU_BASE2.B12;
    const register unsigned short int NVIC_MPU_BASE2_ADDR13 = 13;
    sbit  NVIC_MPU_BASE2_ADDR13_bit at NVIC_MPU_BASE2.B13;
    const register unsigned short int NVIC_MPU_BASE2_ADDR14 = 14;
    sbit  NVIC_MPU_BASE2_ADDR14_bit at NVIC_MPU_BASE2.B14;
    const register unsigned short int NVIC_MPU_BASE2_ADDR15 = 15;
    sbit  NVIC_MPU_BASE2_ADDR15_bit at NVIC_MPU_BASE2.B15;
    const register unsigned short int NVIC_MPU_BASE2_ADDR16 = 16;
    sbit  NVIC_MPU_BASE2_ADDR16_bit at NVIC_MPU_BASE2.B16;
    const register unsigned short int NVIC_MPU_BASE2_ADDR17 = 17;
    sbit  NVIC_MPU_BASE2_ADDR17_bit at NVIC_MPU_BASE2.B17;
    const register unsigned short int NVIC_MPU_BASE2_ADDR18 = 18;
    sbit  NVIC_MPU_BASE2_ADDR18_bit at NVIC_MPU_BASE2.B18;
    const register unsigned short int NVIC_MPU_BASE2_ADDR19 = 19;
    sbit  NVIC_MPU_BASE2_ADDR19_bit at NVIC_MPU_BASE2.B19;
    const register unsigned short int NVIC_MPU_BASE2_ADDR20 = 20;
    sbit  NVIC_MPU_BASE2_ADDR20_bit at NVIC_MPU_BASE2.B20;
    const register unsigned short int NVIC_MPU_BASE2_ADDR21 = 21;
    sbit  NVIC_MPU_BASE2_ADDR21_bit at NVIC_MPU_BASE2.B21;
    const register unsigned short int NVIC_MPU_BASE2_ADDR22 = 22;
    sbit  NVIC_MPU_BASE2_ADDR22_bit at NVIC_MPU_BASE2.B22;
    const register unsigned short int NVIC_MPU_BASE2_ADDR23 = 23;
    sbit  NVIC_MPU_BASE2_ADDR23_bit at NVIC_MPU_BASE2.B23;
    const register unsigned short int NVIC_MPU_BASE2_ADDR24 = 24;
    sbit  NVIC_MPU_BASE2_ADDR24_bit at NVIC_MPU_BASE2.B24;
    const register unsigned short int NVIC_MPU_BASE2_ADDR25 = 25;
    sbit  NVIC_MPU_BASE2_ADDR25_bit at NVIC_MPU_BASE2.B25;
    const register unsigned short int NVIC_MPU_BASE2_ADDR26 = 26;
    sbit  NVIC_MPU_BASE2_ADDR26_bit at NVIC_MPU_BASE2.B26;
    const register unsigned short int NVIC_MPU_BASE2_ADDR27 = 27;
    sbit  NVIC_MPU_BASE2_ADDR27_bit at NVIC_MPU_BASE2.B27;
    const register unsigned short int NVIC_MPU_BASE2_ADDR28 = 28;
    sbit  NVIC_MPU_BASE2_ADDR28_bit at NVIC_MPU_BASE2.B28;
    const register unsigned short int NVIC_MPU_BASE2_ADDR29 = 29;
    sbit  NVIC_MPU_BASE2_ADDR29_bit at NVIC_MPU_BASE2.B29;
    const register unsigned short int NVIC_MPU_BASE2_ADDR30 = 30;
    sbit  NVIC_MPU_BASE2_ADDR30_bit at NVIC_MPU_BASE2.B30;
    const register unsigned short int NVIC_MPU_BASE2_ADDR31 = 31;
    sbit  NVIC_MPU_BASE2_ADDR31_bit at NVIC_MPU_BASE2.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR2       absolute 0xE000EDB0;
    const register unsigned short int NVIC_MPU_ATTR2_ENABLE = 0;
    sbit  NVIC_MPU_ATTR2_ENABLE_bit at NVIC_MPU_ATTR2.B0;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR2_SIZE1_bit at NVIC_MPU_ATTR2.B1;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR2_SIZE2_bit at NVIC_MPU_ATTR2.B2;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR2_SIZE3_bit at NVIC_MPU_ATTR2.B3;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR2_SIZE4_bit at NVIC_MPU_ATTR2.B4;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR2_SIZE5_bit at NVIC_MPU_ATTR2.B5;
    const register unsigned short int NVIC_MPU_ATTR2_SRD8 = 8;
    sbit  NVIC_MPU_ATTR2_SRD8_bit at NVIC_MPU_ATTR2.B8;
    const register unsigned short int NVIC_MPU_ATTR2_SRD9 = 9;
    sbit  NVIC_MPU_ATTR2_SRD9_bit at NVIC_MPU_ATTR2.B9;
    const register unsigned short int NVIC_MPU_ATTR2_SRD10 = 10;
    sbit  NVIC_MPU_ATTR2_SRD10_bit at NVIC_MPU_ATTR2.B10;
    const register unsigned short int NVIC_MPU_ATTR2_SRD11 = 11;
    sbit  NVIC_MPU_ATTR2_SRD11_bit at NVIC_MPU_ATTR2.B11;
    const register unsigned short int NVIC_MPU_ATTR2_SRD12 = 12;
    sbit  NVIC_MPU_ATTR2_SRD12_bit at NVIC_MPU_ATTR2.B12;
    const register unsigned short int NVIC_MPU_ATTR2_SRD13 = 13;
    sbit  NVIC_MPU_ATTR2_SRD13_bit at NVIC_MPU_ATTR2.B13;
    const register unsigned short int NVIC_MPU_ATTR2_SRD14 = 14;
    sbit  NVIC_MPU_ATTR2_SRD14_bit at NVIC_MPU_ATTR2.B14;
    const register unsigned short int NVIC_MPU_ATTR2_SRD15 = 15;
    sbit  NVIC_MPU_ATTR2_SRD15_bit at NVIC_MPU_ATTR2.B15;
    const register unsigned short int NVIC_MPU_ATTR2_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR2_BUFFRABLE_bit at NVIC_MPU_ATTR2.B16;
    const register unsigned short int NVIC_MPU_ATTR2_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR2_CACHEABLE_bit at NVIC_MPU_ATTR2.B17;
    const register unsigned short int NVIC_MPU_ATTR2_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR2_SHAREABLE_bit at NVIC_MPU_ATTR2.B18;
    const register unsigned short int NVIC_MPU_ATTR2_TEX19 = 19;
    sbit  NVIC_MPU_ATTR2_TEX19_bit at NVIC_MPU_ATTR2.B19;
    const register unsigned short int NVIC_MPU_ATTR2_TEX20 = 20;
    sbit  NVIC_MPU_ATTR2_TEX20_bit at NVIC_MPU_ATTR2.B20;
    const register unsigned short int NVIC_MPU_ATTR2_TEX21 = 21;
    sbit  NVIC_MPU_ATTR2_TEX21_bit at NVIC_MPU_ATTR2.B21;
    const register unsigned short int NVIC_MPU_ATTR2_AP24 = 24;
    sbit  NVIC_MPU_ATTR2_AP24_bit at NVIC_MPU_ATTR2.B24;
    const register unsigned short int NVIC_MPU_ATTR2_AP25 = 25;
    sbit  NVIC_MPU_ATTR2_AP25_bit at NVIC_MPU_ATTR2.B25;
    const register unsigned short int NVIC_MPU_ATTR2_AP26 = 26;
    sbit  NVIC_MPU_ATTR2_AP26_bit at NVIC_MPU_ATTR2.B26;
    const register unsigned short int NVIC_MPU_ATTR2_XN = 28;
    sbit  NVIC_MPU_ATTR2_XN_bit at NVIC_MPU_ATTR2.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE3       absolute 0xE000EDB4;
    const register unsigned short int NVIC_MPU_BASE3_REGION0 = 0;
    sbit  NVIC_MPU_BASE3_REGION0_bit at NVIC_MPU_BASE3.B0;
    const register unsigned short int NVIC_MPU_BASE3_REGION1 = 1;
    sbit  NVIC_MPU_BASE3_REGION1_bit at NVIC_MPU_BASE3.B1;
    const register unsigned short int NVIC_MPU_BASE3_REGION2 = 2;
    sbit  NVIC_MPU_BASE3_REGION2_bit at NVIC_MPU_BASE3.B2;
    const register unsigned short int NVIC_MPU_BASE3_VALID = 4;
    sbit  NVIC_MPU_BASE3_VALID_bit at NVIC_MPU_BASE3.B4;
    const register unsigned short int NVIC_MPU_BASE3_ADDR5 = 5;
    sbit  NVIC_MPU_BASE3_ADDR5_bit at NVIC_MPU_BASE3.B5;
    const register unsigned short int NVIC_MPU_BASE3_ADDR6 = 6;
    sbit  NVIC_MPU_BASE3_ADDR6_bit at NVIC_MPU_BASE3.B6;
    const register unsigned short int NVIC_MPU_BASE3_ADDR7 = 7;
    sbit  NVIC_MPU_BASE3_ADDR7_bit at NVIC_MPU_BASE3.B7;
    const register unsigned short int NVIC_MPU_BASE3_ADDR8 = 8;
    sbit  NVIC_MPU_BASE3_ADDR8_bit at NVIC_MPU_BASE3.B8;
    const register unsigned short int NVIC_MPU_BASE3_ADDR9 = 9;
    sbit  NVIC_MPU_BASE3_ADDR9_bit at NVIC_MPU_BASE3.B9;
    const register unsigned short int NVIC_MPU_BASE3_ADDR10 = 10;
    sbit  NVIC_MPU_BASE3_ADDR10_bit at NVIC_MPU_BASE3.B10;
    const register unsigned short int NVIC_MPU_BASE3_ADDR11 = 11;
    sbit  NVIC_MPU_BASE3_ADDR11_bit at NVIC_MPU_BASE3.B11;
    const register unsigned short int NVIC_MPU_BASE3_ADDR12 = 12;
    sbit  NVIC_MPU_BASE3_ADDR12_bit at NVIC_MPU_BASE3.B12;
    const register unsigned short int NVIC_MPU_BASE3_ADDR13 = 13;
    sbit  NVIC_MPU_BASE3_ADDR13_bit at NVIC_MPU_BASE3.B13;
    const register unsigned short int NVIC_MPU_BASE3_ADDR14 = 14;
    sbit  NVIC_MPU_BASE3_ADDR14_bit at NVIC_MPU_BASE3.B14;
    const register unsigned short int NVIC_MPU_BASE3_ADDR15 = 15;
    sbit  NVIC_MPU_BASE3_ADDR15_bit at NVIC_MPU_BASE3.B15;
    const register unsigned short int NVIC_MPU_BASE3_ADDR16 = 16;
    sbit  NVIC_MPU_BASE3_ADDR16_bit at NVIC_MPU_BASE3.B16;
    const register unsigned short int NVIC_MPU_BASE3_ADDR17 = 17;
    sbit  NVIC_MPU_BASE3_ADDR17_bit at NVIC_MPU_BASE3.B17;
    const register unsigned short int NVIC_MPU_BASE3_ADDR18 = 18;
    sbit  NVIC_MPU_BASE3_ADDR18_bit at NVIC_MPU_BASE3.B18;
    const register unsigned short int NVIC_MPU_BASE3_ADDR19 = 19;
    sbit  NVIC_MPU_BASE3_ADDR19_bit at NVIC_MPU_BASE3.B19;
    const register unsigned short int NVIC_MPU_BASE3_ADDR20 = 20;
    sbit  NVIC_MPU_BASE3_ADDR20_bit at NVIC_MPU_BASE3.B20;
    const register unsigned short int NVIC_MPU_BASE3_ADDR21 = 21;
    sbit  NVIC_MPU_BASE3_ADDR21_bit at NVIC_MPU_BASE3.B21;
    const register unsigned short int NVIC_MPU_BASE3_ADDR22 = 22;
    sbit  NVIC_MPU_BASE3_ADDR22_bit at NVIC_MPU_BASE3.B22;
    const register unsigned short int NVIC_MPU_BASE3_ADDR23 = 23;
    sbit  NVIC_MPU_BASE3_ADDR23_bit at NVIC_MPU_BASE3.B23;
    const register unsigned short int NVIC_MPU_BASE3_ADDR24 = 24;
    sbit  NVIC_MPU_BASE3_ADDR24_bit at NVIC_MPU_BASE3.B24;
    const register unsigned short int NVIC_MPU_BASE3_ADDR25 = 25;
    sbit  NVIC_MPU_BASE3_ADDR25_bit at NVIC_MPU_BASE3.B25;
    const register unsigned short int NVIC_MPU_BASE3_ADDR26 = 26;
    sbit  NVIC_MPU_BASE3_ADDR26_bit at NVIC_MPU_BASE3.B26;
    const register unsigned short int NVIC_MPU_BASE3_ADDR27 = 27;
    sbit  NVIC_MPU_BASE3_ADDR27_bit at NVIC_MPU_BASE3.B27;
    const register unsigned short int NVIC_MPU_BASE3_ADDR28 = 28;
    sbit  NVIC_MPU_BASE3_ADDR28_bit at NVIC_MPU_BASE3.B28;
    const register unsigned short int NVIC_MPU_BASE3_ADDR29 = 29;
    sbit  NVIC_MPU_BASE3_ADDR29_bit at NVIC_MPU_BASE3.B29;
    const register unsigned short int NVIC_MPU_BASE3_ADDR30 = 30;
    sbit  NVIC_MPU_BASE3_ADDR30_bit at NVIC_MPU_BASE3.B30;
    const register unsigned short int NVIC_MPU_BASE3_ADDR31 = 31;
    sbit  NVIC_MPU_BASE3_ADDR31_bit at NVIC_MPU_BASE3.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR3       absolute 0xE000EDB8;
    const register unsigned short int NVIC_MPU_ATTR3_ENABLE = 0;
    sbit  NVIC_MPU_ATTR3_ENABLE_bit at NVIC_MPU_ATTR3.B0;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR3_SIZE1_bit at NVIC_MPU_ATTR3.B1;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR3_SIZE2_bit at NVIC_MPU_ATTR3.B2;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR3_SIZE3_bit at NVIC_MPU_ATTR3.B3;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR3_SIZE4_bit at NVIC_MPU_ATTR3.B4;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR3_SIZE5_bit at NVIC_MPU_ATTR3.B5;
    const register unsigned short int NVIC_MPU_ATTR3_SRD8 = 8;
    sbit  NVIC_MPU_ATTR3_SRD8_bit at NVIC_MPU_ATTR3.B8;
    const register unsigned short int NVIC_MPU_ATTR3_SRD9 = 9;
    sbit  NVIC_MPU_ATTR3_SRD9_bit at NVIC_MPU_ATTR3.B9;
    const register unsigned short int NVIC_MPU_ATTR3_SRD10 = 10;
    sbit  NVIC_MPU_ATTR3_SRD10_bit at NVIC_MPU_ATTR3.B10;
    const register unsigned short int NVIC_MPU_ATTR3_SRD11 = 11;
    sbit  NVIC_MPU_ATTR3_SRD11_bit at NVIC_MPU_ATTR3.B11;
    const register unsigned short int NVIC_MPU_ATTR3_SRD12 = 12;
    sbit  NVIC_MPU_ATTR3_SRD12_bit at NVIC_MPU_ATTR3.B12;
    const register unsigned short int NVIC_MPU_ATTR3_SRD13 = 13;
    sbit  NVIC_MPU_ATTR3_SRD13_bit at NVIC_MPU_ATTR3.B13;
    const register unsigned short int NVIC_MPU_ATTR3_SRD14 = 14;
    sbit  NVIC_MPU_ATTR3_SRD14_bit at NVIC_MPU_ATTR3.B14;
    const register unsigned short int NVIC_MPU_ATTR3_SRD15 = 15;
    sbit  NVIC_MPU_ATTR3_SRD15_bit at NVIC_MPU_ATTR3.B15;
    const register unsigned short int NVIC_MPU_ATTR3_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR3_BUFFRABLE_bit at NVIC_MPU_ATTR3.B16;
    const register unsigned short int NVIC_MPU_ATTR3_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR3_CACHEABLE_bit at NVIC_MPU_ATTR3.B17;
    const register unsigned short int NVIC_MPU_ATTR3_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR3_SHAREABLE_bit at NVIC_MPU_ATTR3.B18;
    const register unsigned short int NVIC_MPU_ATTR3_TEX19 = 19;
    sbit  NVIC_MPU_ATTR3_TEX19_bit at NVIC_MPU_ATTR3.B19;
    const register unsigned short int NVIC_MPU_ATTR3_TEX20 = 20;
    sbit  NVIC_MPU_ATTR3_TEX20_bit at NVIC_MPU_ATTR3.B20;
    const register unsigned short int NVIC_MPU_ATTR3_TEX21 = 21;
    sbit  NVIC_MPU_ATTR3_TEX21_bit at NVIC_MPU_ATTR3.B21;
    const register unsigned short int NVIC_MPU_ATTR3_AP24 = 24;
    sbit  NVIC_MPU_ATTR3_AP24_bit at NVIC_MPU_ATTR3.B24;
    const register unsigned short int NVIC_MPU_ATTR3_AP25 = 25;
    sbit  NVIC_MPU_ATTR3_AP25_bit at NVIC_MPU_ATTR3.B25;
    const register unsigned short int NVIC_MPU_ATTR3_AP26 = 26;
    sbit  NVIC_MPU_ATTR3_AP26_bit at NVIC_MPU_ATTR3.B26;
    const register unsigned short int NVIC_MPU_ATTR3_XN = 28;
    sbit  NVIC_MPU_ATTR3_XN_bit at NVIC_MPU_ATTR3.B28;

sfr far unsigned long   volatile NVIC_DBG_CTRL        absolute 0xE000EDF0;
    const register unsigned short int NVIC_DBG_CTRL_C_DEBUGEN = 0;
    sbit  NVIC_DBG_CTRL_C_DEBUGEN_bit at NVIC_DBG_CTRL.B0;
    const register unsigned short int NVIC_DBG_CTRL_C_HALT = 1;
    sbit  NVIC_DBG_CTRL_C_HALT_bit at NVIC_DBG_CTRL.B1;
    const register unsigned short int NVIC_DBG_CTRL_C_STEP = 2;
    sbit  NVIC_DBG_CTRL_C_STEP_bit at NVIC_DBG_CTRL.B2;
    const register unsigned short int NVIC_DBG_CTRL_C_MASKINT = 3;
    sbit  NVIC_DBG_CTRL_C_MASKINT_bit at NVIC_DBG_CTRL.B3;
    const register unsigned short int NVIC_DBG_CTRL_C_SNAPSTALL = 5;
    sbit  NVIC_DBG_CTRL_C_SNAPSTALL_bit at NVIC_DBG_CTRL.B5;
    const register unsigned short int NVIC_DBG_CTRL_S_REGRDY = 16;
    sbit  NVIC_DBG_CTRL_S_REGRDY_bit at NVIC_DBG_CTRL.B16;
    const register unsigned short int NVIC_DBG_CTRL_S_HALT = 17;
    sbit  NVIC_DBG_CTRL_S_HALT_bit at NVIC_DBG_CTRL.B17;
    const register unsigned short int NVIC_DBG_CTRL_S_SLEEP = 18;
    sbit  NVIC_DBG_CTRL_S_SLEEP_bit at NVIC_DBG_CTRL.B18;
    const register unsigned short int NVIC_DBG_CTRL_S_LOCKUP = 19;
    sbit  NVIC_DBG_CTRL_S_LOCKUP_bit at NVIC_DBG_CTRL.B19;
    const register unsigned short int NVIC_DBG_CTRL_S_RETIRE_ST = 24;
    sbit  NVIC_DBG_CTRL_S_RETIRE_ST_bit at NVIC_DBG_CTRL.B24;
    const register unsigned short int NVIC_DBG_CTRL_S_RESET_ST = 25;
    sbit  NVIC_DBG_CTRL_S_RESET_ST_bit at NVIC_DBG_CTRL.B25;

sfr far unsigned long   volatile NVIC_DBG_XFER        absolute 0xE000EDF4;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL0 = 0;
    sbit  NVIC_DBG_XFER_REG_SEL0_bit at NVIC_DBG_XFER.B0;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL1 = 1;
    sbit  NVIC_DBG_XFER_REG_SEL1_bit at NVIC_DBG_XFER.B1;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL2 = 2;
    sbit  NVIC_DBG_XFER_REG_SEL2_bit at NVIC_DBG_XFER.B2;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL3 = 3;
    sbit  NVIC_DBG_XFER_REG_SEL3_bit at NVIC_DBG_XFER.B3;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL4 = 4;
    sbit  NVIC_DBG_XFER_REG_SEL4_bit at NVIC_DBG_XFER.B4;
    const register unsigned short int NVIC_DBG_XFER_REG_WNR = 16;
    sbit  NVIC_DBG_XFER_REG_WNR_bit at NVIC_DBG_XFER.B16;

sfr far unsigned long   volatile NVIC_DBG_DATA        absolute 0xE000EDF8;
    const register unsigned short int NVIC_DBG_DATA0 = 0;
    sbit  NVIC_DBG_DATA0_bit at NVIC_DBG_DATA.B0;
    const register unsigned short int NVIC_DBG_DATA1 = 1;
    sbit  NVIC_DBG_DATA1_bit at NVIC_DBG_DATA.B1;
    const register unsigned short int NVIC_DBG_DATA2 = 2;
    sbit  NVIC_DBG_DATA2_bit at NVIC_DBG_DATA.B2;
    const register unsigned short int NVIC_DBG_DATA3 = 3;
    sbit  NVIC_DBG_DATA3_bit at NVIC_DBG_DATA.B3;
    const register unsigned short int NVIC_DBG_DATA4 = 4;
    sbit  NVIC_DBG_DATA4_bit at NVIC_DBG_DATA.B4;
    const register unsigned short int NVIC_DBG_DATA5 = 5;
    sbit  NVIC_DBG_DATA5_bit at NVIC_DBG_DATA.B5;
    const register unsigned short int NVIC_DBG_DATA6 = 6;
    sbit  NVIC_DBG_DATA6_bit at NVIC_DBG_DATA.B6;
    const register unsigned short int NVIC_DBG_DATA7 = 7;
    sbit  NVIC_DBG_DATA7_bit at NVIC_DBG_DATA.B7;
    const register unsigned short int NVIC_DBG_DATA8 = 8;
    sbit  NVIC_DBG_DATA8_bit at NVIC_DBG_DATA.B8;
    const register unsigned short int NVIC_DBG_DATA9 = 9;
    sbit  NVIC_DBG_DATA9_bit at NVIC_DBG_DATA.B9;
    const register unsigned short int NVIC_DBG_DATA10 = 10;
    sbit  NVIC_DBG_DATA10_bit at NVIC_DBG_DATA.B10;
    const register unsigned short int NVIC_DBG_DATA11 = 11;
    sbit  NVIC_DBG_DATA11_bit at NVIC_DBG_DATA.B11;
    const register unsigned short int NVIC_DBG_DATA12 = 12;
    sbit  NVIC_DBG_DATA12_bit at NVIC_DBG_DATA.B12;
    const register unsigned short int NVIC_DBG_DATA13 = 13;
    sbit  NVIC_DBG_DATA13_bit at NVIC_DBG_DATA.B13;
    const register unsigned short int NVIC_DBG_DATA14 = 14;
    sbit  NVIC_DBG_DATA14_bit at NVIC_DBG_DATA.B14;
    const register unsigned short int NVIC_DBG_DATA15 = 15;
    sbit  NVIC_DBG_DATA15_bit at NVIC_DBG_DATA.B15;
    const register unsigned short int NVIC_DBG_DATA16 = 16;
    sbit  NVIC_DBG_DATA16_bit at NVIC_DBG_DATA.B16;
    const register unsigned short int NVIC_DBG_DATA17 = 17;
    sbit  NVIC_DBG_DATA17_bit at NVIC_DBG_DATA.B17;
    const register unsigned short int NVIC_DBG_DATA18 = 18;
    sbit  NVIC_DBG_DATA18_bit at NVIC_DBG_DATA.B18;
    const register unsigned short int NVIC_DBG_DATA19 = 19;
    sbit  NVIC_DBG_DATA19_bit at NVIC_DBG_DATA.B19;
    const register unsigned short int NVIC_DBG_DATA20 = 20;
    sbit  NVIC_DBG_DATA20_bit at NVIC_DBG_DATA.B20;
    const register unsigned short int NVIC_DBG_DATA21 = 21;
    sbit  NVIC_DBG_DATA21_bit at NVIC_DBG_DATA.B21;
    const register unsigned short int NVIC_DBG_DATA22 = 22;
    sbit  NVIC_DBG_DATA22_bit at NVIC_DBG_DATA.B22;
    const register unsigned short int NVIC_DBG_DATA23 = 23;
    sbit  NVIC_DBG_DATA23_bit at NVIC_DBG_DATA.B23;
    const register unsigned short int NVIC_DBG_DATA24 = 24;
    sbit  NVIC_DBG_DATA24_bit at NVIC_DBG_DATA.B24;
    const register unsigned short int NVIC_DBG_DATA25 = 25;
    sbit  NVIC_DBG_DATA25_bit at NVIC_DBG_DATA.B25;
    const register unsigned short int NVIC_DBG_DATA26 = 26;
    sbit  NVIC_DBG_DATA26_bit at NVIC_DBG_DATA.B26;
    const register unsigned short int NVIC_DBG_DATA27 = 27;
    sbit  NVIC_DBG_DATA27_bit at NVIC_DBG_DATA.B27;
    const register unsigned short int NVIC_DBG_DATA28 = 28;
    sbit  NVIC_DBG_DATA28_bit at NVIC_DBG_DATA.B28;
    const register unsigned short int NVIC_DBG_DATA29 = 29;
    sbit  NVIC_DBG_DATA29_bit at NVIC_DBG_DATA.B29;
    const register unsigned short int NVIC_DBG_DATA30 = 30;
    sbit  NVIC_DBG_DATA30_bit at NVIC_DBG_DATA.B30;
    const register unsigned short int NVIC_DBG_DATA31 = 31;
    sbit  NVIC_DBG_DATA31_bit at NVIC_DBG_DATA.B31;

sfr far unsigned long   volatile NVIC_DBG_INT         absolute 0xE000EDFC;
    const register unsigned short int NVIC_DBG_INT_RSTVCATCH = 0;
    sbit  NVIC_DBG_INT_RSTVCATCH_bit at NVIC_DBG_INT.B0;
    const register unsigned short int NVIC_DBG_INT_RSTPENDING = 1;
    sbit  NVIC_DBG_INT_RSTPENDING_bit at NVIC_DBG_INT.B1;
    const register unsigned short int NVIC_DBG_INT_RSTPENDCLR = 2;
    sbit  NVIC_DBG_INT_RSTPENDCLR_bit at NVIC_DBG_INT.B2;
    const register unsigned short int NVIC_DBG_INT_RESET = 3;
    sbit  NVIC_DBG_INT_RESET_bit at NVIC_DBG_INT.B3;
    const register unsigned short int NVIC_DBG_INT_MMERR = 4;
    sbit  NVIC_DBG_INT_MMERR_bit at NVIC_DBG_INT.B4;
    const register unsigned short int NVIC_DBG_INT_NOCPERR = 5;
    sbit  NVIC_DBG_INT_NOCPERR_bit at NVIC_DBG_INT.B5;
    const register unsigned short int NVIC_DBG_INT_CHKERR = 6;
    sbit  NVIC_DBG_INT_CHKERR_bit at NVIC_DBG_INT.B6;
    const register unsigned short int NVIC_DBG_INT_STATERR = 7;
    sbit  NVIC_DBG_INT_STATERR_bit at NVIC_DBG_INT.B7;
    const register unsigned short int NVIC_DBG_INT_BUSERR = 8;
    sbit  NVIC_DBG_INT_BUSERR_bit at NVIC_DBG_INT.B8;
    const register unsigned short int NVIC_DBG_INT_INTERR = 9;
    sbit  NVIC_DBG_INT_INTERR_bit at NVIC_DBG_INT.B9;
    const register unsigned short int NVIC_DBG_INT_HARDERR = 10;
    sbit  NVIC_DBG_INT_HARDERR_bit at NVIC_DBG_INT.B10;

sfr far unsigned long   volatile NVIC_SW_TRIG         absolute 0xE000EF00;
    const register unsigned short int NVIC_SW_TRIG_INTID0 = 0;
    sbit  NVIC_SW_TRIG_INTID0_bit at NVIC_SW_TRIG.B0;
    const register unsigned short int NVIC_SW_TRIG_INTID1 = 1;
    sbit  NVIC_SW_TRIG_INTID1_bit at NVIC_SW_TRIG.B1;
    const register unsigned short int NVIC_SW_TRIG_INTID2 = 2;
    sbit  NVIC_SW_TRIG_INTID2_bit at NVIC_SW_TRIG.B2;
    const register unsigned short int NVIC_SW_TRIG_INTID3 = 3;
    sbit  NVIC_SW_TRIG_INTID3_bit at NVIC_SW_TRIG.B3;
    const register unsigned short int NVIC_SW_TRIG_INTID4 = 4;
    sbit  NVIC_SW_TRIG_INTID4_bit at NVIC_SW_TRIG.B4;
    const register unsigned short int NVIC_SW_TRIG_INTID5 = 5;
    sbit  NVIC_SW_TRIG_INTID5_bit at NVIC_SW_TRIG.B5;
    const register unsigned short int NVIC_SW_TRIG_INTID6 = 6;
    sbit  NVIC_SW_TRIG_INTID6_bit at NVIC_SW_TRIG.B6;
    const register unsigned short int NVIC_SW_TRIG_INTID7 = 7;
    sbit  NVIC_SW_TRIG_INTID7_bit at NVIC_SW_TRIG.B7;

sfr far unsigned long   volatile NVIC_FPCC            absolute 0xE000EF34;
    const register unsigned short int NVIC_FPCC_LSPACT = 0;
    sbit  NVIC_FPCC_LSPACT_bit at NVIC_FPCC.B0;
    const register unsigned short int NVIC_FPCC_USER = 1;
    sbit  NVIC_FPCC_USER_bit at NVIC_FPCC.B1;
    const register unsigned short int NVIC_FPCC_THREAD = 3;
    sbit  NVIC_FPCC_THREAD_bit at NVIC_FPCC.B3;
    const register unsigned short int NVIC_FPCC_HFRDY = 4;
    sbit  NVIC_FPCC_HFRDY_bit at NVIC_FPCC.B4;
    const register unsigned short int NVIC_FPCC_MMRDY = 5;
    sbit  NVIC_FPCC_MMRDY_bit at NVIC_FPCC.B5;
    const register unsigned short int NVIC_FPCC_BFRDY = 6;
    sbit  NVIC_FPCC_BFRDY_bit at NVIC_FPCC.B6;
    const register unsigned short int NVIC_FPCC_MONRDY = 8;
    sbit  NVIC_FPCC_MONRDY_bit at NVIC_FPCC.B8;
    const register unsigned short int NVIC_FPCC_LSPEN = 30;
    sbit  NVIC_FPCC_LSPEN_bit at NVIC_FPCC.B30;
    const register unsigned short int NVIC_FPCC_ASPEN = 31;
    sbit  NVIC_FPCC_ASPEN_bit at NVIC_FPCC.B31;

sfr far unsigned long   volatile NVIC_FPCA            absolute 0xE000EF38;
    const register unsigned short int NVIC_FPCA_ADDRESS3 = 3;
    sbit  NVIC_FPCA_ADDRESS3_bit at NVIC_FPCA.B3;
    const register unsigned short int NVIC_FPCA_ADDRESS4 = 4;
    sbit  NVIC_FPCA_ADDRESS4_bit at NVIC_FPCA.B4;
    const register unsigned short int NVIC_FPCA_ADDRESS5 = 5;
    sbit  NVIC_FPCA_ADDRESS5_bit at NVIC_FPCA.B5;
    const register unsigned short int NVIC_FPCA_ADDRESS6 = 6;
    sbit  NVIC_FPCA_ADDRESS6_bit at NVIC_FPCA.B6;
    const register unsigned short int NVIC_FPCA_ADDRESS7 = 7;
    sbit  NVIC_FPCA_ADDRESS7_bit at NVIC_FPCA.B7;
    const register unsigned short int NVIC_FPCA_ADDRESS8 = 8;
    sbit  NVIC_FPCA_ADDRESS8_bit at NVIC_FPCA.B8;
    const register unsigned short int NVIC_FPCA_ADDRESS9 = 9;
    sbit  NVIC_FPCA_ADDRESS9_bit at NVIC_FPCA.B9;
    const register unsigned short int NVIC_FPCA_ADDRESS10 = 10;
    sbit  NVIC_FPCA_ADDRESS10_bit at NVIC_FPCA.B10;
    const register unsigned short int NVIC_FPCA_ADDRESS11 = 11;
    sbit  NVIC_FPCA_ADDRESS11_bit at NVIC_FPCA.B11;
    const register unsigned short int NVIC_FPCA_ADDRESS12 = 12;
    sbit  NVIC_FPCA_ADDRESS12_bit at NVIC_FPCA.B12;
    const register unsigned short int NVIC_FPCA_ADDRESS13 = 13;
    sbit  NVIC_FPCA_ADDRESS13_bit at NVIC_FPCA.B13;
    const register unsigned short int NVIC_FPCA_ADDRESS14 = 14;
    sbit  NVIC_FPCA_ADDRESS14_bit at NVIC_FPCA.B14;
    const register unsigned short int NVIC_FPCA_ADDRESS15 = 15;
    sbit  NVIC_FPCA_ADDRESS15_bit at NVIC_FPCA.B15;
    const register unsigned short int NVIC_FPCA_ADDRESS16 = 16;
    sbit  NVIC_FPCA_ADDRESS16_bit at NVIC_FPCA.B16;
    const register unsigned short int NVIC_FPCA_ADDRESS17 = 17;
    sbit  NVIC_FPCA_ADDRESS17_bit at NVIC_FPCA.B17;
    const register unsigned short int NVIC_FPCA_ADDRESS18 = 18;
    sbit  NVIC_FPCA_ADDRESS18_bit at NVIC_FPCA.B18;
    const register unsigned short int NVIC_FPCA_ADDRESS19 = 19;
    sbit  NVIC_FPCA_ADDRESS19_bit at NVIC_FPCA.B19;
    const register unsigned short int NVIC_FPCA_ADDRESS20 = 20;
    sbit  NVIC_FPCA_ADDRESS20_bit at NVIC_FPCA.B20;
    const register unsigned short int NVIC_FPCA_ADDRESS21 = 21;
    sbit  NVIC_FPCA_ADDRESS21_bit at NVIC_FPCA.B21;
    const register unsigned short int NVIC_FPCA_ADDRESS22 = 22;
    sbit  NVIC_FPCA_ADDRESS22_bit at NVIC_FPCA.B22;
    const register unsigned short int NVIC_FPCA_ADDRESS23 = 23;
    sbit  NVIC_FPCA_ADDRESS23_bit at NVIC_FPCA.B23;
    const register unsigned short int NVIC_FPCA_ADDRESS24 = 24;
    sbit  NVIC_FPCA_ADDRESS24_bit at NVIC_FPCA.B24;
    const register unsigned short int NVIC_FPCA_ADDRESS25 = 25;
    sbit  NVIC_FPCA_ADDRESS25_bit at NVIC_FPCA.B25;
    const register unsigned short int NVIC_FPCA_ADDRESS26 = 26;
    sbit  NVIC_FPCA_ADDRESS26_bit at NVIC_FPCA.B26;
    const register unsigned short int NVIC_FPCA_ADDRESS27 = 27;
    sbit  NVIC_FPCA_ADDRESS27_bit at NVIC_FPCA.B27;
    const register unsigned short int NVIC_FPCA_ADDRESS28 = 28;
    sbit  NVIC_FPCA_ADDRESS28_bit at NVIC_FPCA.B28;
    const register unsigned short int NVIC_FPCA_ADDRESS29 = 29;
    sbit  NVIC_FPCA_ADDRESS29_bit at NVIC_FPCA.B29;
    const register unsigned short int NVIC_FPCA_ADDRESS30 = 30;
    sbit  NVIC_FPCA_ADDRESS30_bit at NVIC_FPCA.B30;
    const register unsigned short int NVIC_FPCA_ADDRESS31 = 31;
    sbit  NVIC_FPCA_ADDRESS31_bit at NVIC_FPCA.B31;

sfr far unsigned long   volatile NVIC_FPDSC           absolute 0xE000EF3C;
    const register unsigned short int NVIC_FPDSC_RMODE22 = 22;
    sbit  NVIC_FPDSC_RMODE22_bit at NVIC_FPDSC.B22;
    const register unsigned short int NVIC_FPDSC_RMODE23 = 23;
    sbit  NVIC_FPDSC_RMODE23_bit at NVIC_FPDSC.B23;
    const register unsigned short int NVIC_FPDSC_FZ = 24;
    sbit  NVIC_FPDSC_FZ_bit at NVIC_FPDSC.B24;
    const register unsigned short int NVIC_FPDSC_DN = 25;
    sbit  NVIC_FPDSC_DN_bit at NVIC_FPDSC.B25;
    const register unsigned short int NVIC_FPDSC_AHP = 26;
    sbit  NVIC_FPDSC_AHP_bit at NVIC_FPDSC.B26;


 typedef struct tagWATCHDOG0_LOADBITS {
  union {
    struct {
      unsigned WDT_LOAD : 32;
    };
  };
} typeWATCHDOG0_LOADBITS;
sfr volatile typeWATCHDOG0_LOADBITS WATCHDOG0_LOADbits absolute 0x40000000;

 typedef struct tagWATCHDOG0_VALUEBITS {
  union {
    struct {
      unsigned WDT_VALUE : 32;
    };
  };
} typeWATCHDOG0_VALUEBITS;
sfr volatile typeWATCHDOG0_VALUEBITS WATCHDOG0_VALUEbits absolute 0x40000004;

 typedef struct tagWATCHDOG0_CTLBITS {
  union {
    struct {
      unsigned WDT_CTL_INTEN : 1;
      unsigned WDT_CTL_RESEN : 1;
      unsigned WDT_CTL_INTTYPE : 1;
      unsigned : 28;
      unsigned WDT_CTL_WRC : 1;
    };
  };
} typeWATCHDOG0_CTLBITS;
sfr volatile typeWATCHDOG0_CTLBITS WATCHDOG0_CTLbits absolute 0x40000008;

 typedef struct tagWATCHDOG0_ICRBITS {
  union {
    struct {
      unsigned WDT_ICR : 32;
    };
  };
} typeWATCHDOG0_ICRBITS;
sfr volatile typeWATCHDOG0_ICRBITS WATCHDOG0_ICRbits absolute 0x4000000C;

 typedef struct tagWATCHDOG0_RISBITS {
  union {
    struct {
      unsigned WDT_RIS_WDTRIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG0_RISBITS;
sfr volatile typeWATCHDOG0_RISBITS WATCHDOG0_RISbits absolute 0x40000010;

 typedef struct tagWATCHDOG0_MISBITS {
  union {
    struct {
      unsigned WDT_MIS_WDTMIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG0_MISBITS;
sfr volatile typeWATCHDOG0_MISBITS WATCHDOG0_MISbits absolute 0x40000014;

 typedef struct tagWATCHDOG0_TESTBITS {
  union {
    struct {
      unsigned : 8;
      unsigned WDT_TEST_STALL : 1;
      unsigned : 23;
    };
  };
} typeWATCHDOG0_TESTBITS;
sfr volatile typeWATCHDOG0_TESTBITS WATCHDOG0_TESTbits absolute 0x40000418;

 typedef struct tagWATCHDOG0_LOCKBITS {
  union {
    struct {
      unsigned WDT_LOCK : 32;
    };
  };
} typeWATCHDOG0_LOCKBITS;
sfr volatile typeWATCHDOG0_LOCKBITS WATCHDOG0_LOCKbits absolute 0x40000C00;

 typedef struct tagWATCHDOG1_LOADBITS {
  union {
    struct {
      unsigned WDT_LOAD : 32;
    };
  };
} typeWATCHDOG1_LOADBITS;
sfr volatile typeWATCHDOG1_LOADBITS WATCHDOG1_LOADbits absolute 0x40001000;

 typedef struct tagWATCHDOG1_VALUEBITS {
  union {
    struct {
      unsigned WDT_VALUE : 32;
    };
  };
} typeWATCHDOG1_VALUEBITS;
sfr volatile typeWATCHDOG1_VALUEBITS WATCHDOG1_VALUEbits absolute 0x40001004;

 typedef struct tagWATCHDOG1_CTLBITS {
  union {
    struct {
      unsigned WDT_CTL_INTEN : 1;
      unsigned WDT_CTL_RESEN : 1;
      unsigned WDT_CTL_INTTYPE : 1;
      unsigned : 28;
      unsigned WDT_CTL_WRC : 1;
    };
  };
} typeWATCHDOG1_CTLBITS;
sfr volatile typeWATCHDOG1_CTLBITS WATCHDOG1_CTLbits absolute 0x40001008;

 typedef struct tagWATCHDOG1_ICRBITS {
  union {
    struct {
      unsigned WDT_ICR : 32;
    };
  };
} typeWATCHDOG1_ICRBITS;
sfr volatile typeWATCHDOG1_ICRBITS WATCHDOG1_ICRbits absolute 0x4000100C;

 typedef struct tagWATCHDOG1_RISBITS {
  union {
    struct {
      unsigned WDT_RIS_WDTRIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG1_RISBITS;
sfr volatile typeWATCHDOG1_RISBITS WATCHDOG1_RISbits absolute 0x40001010;

 typedef struct tagWATCHDOG1_MISBITS {
  union {
    struct {
      unsigned WDT_MIS_WDTMIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG1_MISBITS;
sfr volatile typeWATCHDOG1_MISBITS WATCHDOG1_MISbits absolute 0x40001014;

 typedef struct tagWATCHDOG1_TESTBITS {
  union {
    struct {
      unsigned : 8;
      unsigned WDT_TEST_STALL : 1;
      unsigned : 23;
    };
  };
} typeWATCHDOG1_TESTBITS;
sfr volatile typeWATCHDOG1_TESTBITS WATCHDOG1_TESTbits absolute 0x40001418;

 typedef struct tagWATCHDOG1_LOCKBITS {
  union {
    struct {
      unsigned WDT_LOCK : 32;
    };
  };
} typeWATCHDOG1_LOCKBITS;
sfr volatile typeWATCHDOG1_LOCKBITS WATCHDOG1_LOCKbits absolute 0x40001C00;

 typedef struct tagSSI0_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI0_CR0BITS;
sfr volatile typeSSI0_CR0BITS SSI0_CR0bits absolute 0x40008000;

 typedef struct tagSSI0_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned : 1;
      unsigned SSI_CR1_MODE : 2;
      unsigned SSI_CR1_DIR : 1;
      unsigned SSI_CR1_HSCLKEN : 1;
      unsigned SSI_CR1_FSSHLDFRM : 1;
      unsigned SSI_CR1_EOM : 1;
      unsigned : 20;
    };
  };
} typeSSI0_CR1BITS;
sfr volatile typeSSI0_CR1BITS SSI0_CR1bits absolute 0x40008004;

 typedef struct tagSSI0_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI0_DRBITS;
sfr volatile typeSSI0_DRBITS SSI0_DRbits absolute 0x40008008;

 typedef struct tagSSI0_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI0_SRBITS;
sfr volatile typeSSI0_SRBITS SSI0_SRbits absolute 0x4000800C;

 typedef struct tagSSI0_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI0_CPSRBITS;
sfr volatile typeSSI0_CPSRBITS SSI0_CPSRbits absolute 0x40008010;

 typedef struct tagSSI0_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned SSI_IM_DMARXIM : 1;
      unsigned SSI_IM_DMATXIM : 1;
      unsigned SSI_IM_EOTIM : 1;
      unsigned : 25;
    };
  };
} typeSSI0_IMBITS;
sfr volatile typeSSI0_IMBITS SSI0_IMbits absolute 0x40008014;

 typedef struct tagSSI0_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned SSI_RIS_DMARXRIS : 1;
      unsigned SSI_RIS_DMATXRIS : 1;
      unsigned SSI_RIS_EOTRIS : 1;
      unsigned : 25;
    };
  };
} typeSSI0_RISBITS;
sfr volatile typeSSI0_RISBITS SSI0_RISbits absolute 0x40008018;

 typedef struct tagSSI0_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned SSI_MIS_DMARXMIS : 1;
      unsigned SSI_MIS_DMATXMIS : 1;
      unsigned SSI_MIS_EOTMIS : 1;
      unsigned : 25;
    };
  };
} typeSSI0_MISBITS;
sfr volatile typeSSI0_MISBITS SSI0_MISbits absolute 0x4000801C;

 typedef struct tagSSI0_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 2;
      unsigned SSI_ICR_DMARXIC : 1;
      unsigned SSI_ICR_DMATXIC : 1;
      unsigned SSI_ICR_EOTIC : 1;
      unsigned : 25;
    };
  };
} typeSSI0_ICRBITS;
sfr volatile typeSSI0_ICRBITS SSI0_ICRbits absolute 0x40008020;

 typedef struct tagSSI0_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI0_DMACTLBITS;
sfr volatile typeSSI0_DMACTLBITS SSI0_DMACTLbits absolute 0x40008024;

 typedef struct tagSSI0_PPBITS {
  union {
    struct {
      unsigned SSI_PP_HSCLK : 1;
      unsigned SSI_PP_MODE : 2;
      unsigned SSI_PP_FSSHLDFRM : 1;
      unsigned : 28;
    };
  };
} typeSSI0_PPBITS;
sfr volatile typeSSI0_PPBITS SSI0_PPbits absolute 0x40008FC0;

 typedef struct tagSSI0_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI0_CCBITS;
sfr volatile typeSSI0_CCBITS SSI0_CCbits absolute 0x40008FC8;

 typedef struct tagSSI1_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI1_CR0BITS;
sfr volatile typeSSI1_CR0BITS SSI1_CR0bits absolute 0x40009000;

 typedef struct tagSSI1_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned : 1;
      unsigned SSI_CR1_MODE : 2;
      unsigned SSI_CR1_DIR : 1;
      unsigned SSI_CR1_HSCLKEN : 1;
      unsigned SSI_CR1_FSSHLDFRM : 1;
      unsigned SSI_CR1_EOM : 1;
      unsigned : 20;
    };
  };
} typeSSI1_CR1BITS;
sfr volatile typeSSI1_CR1BITS SSI1_CR1bits absolute 0x40009004;

 typedef struct tagSSI1_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI1_DRBITS;
sfr volatile typeSSI1_DRBITS SSI1_DRbits absolute 0x40009008;

 typedef struct tagSSI1_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI1_SRBITS;
sfr volatile typeSSI1_SRBITS SSI1_SRbits absolute 0x4000900C;

 typedef struct tagSSI1_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI1_CPSRBITS;
sfr volatile typeSSI1_CPSRBITS SSI1_CPSRbits absolute 0x40009010;

 typedef struct tagSSI1_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned SSI_IM_DMARXIM : 1;
      unsigned SSI_IM_DMATXIM : 1;
      unsigned SSI_IM_EOTIM : 1;
      unsigned : 25;
    };
  };
} typeSSI1_IMBITS;
sfr volatile typeSSI1_IMBITS SSI1_IMbits absolute 0x40009014;

 typedef struct tagSSI1_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned SSI_RIS_DMARXRIS : 1;
      unsigned SSI_RIS_DMATXRIS : 1;
      unsigned SSI_RIS_EOTRIS : 1;
      unsigned : 25;
    };
  };
} typeSSI1_RISBITS;
sfr volatile typeSSI1_RISBITS SSI1_RISbits absolute 0x40009018;

 typedef struct tagSSI1_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned SSI_MIS_DMARXMIS : 1;
      unsigned SSI_MIS_DMATXMIS : 1;
      unsigned SSI_MIS_EOTMIS : 1;
      unsigned : 25;
    };
  };
} typeSSI1_MISBITS;
sfr volatile typeSSI1_MISBITS SSI1_MISbits absolute 0x4000901C;

 typedef struct tagSSI1_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 2;
      unsigned SSI_ICR_DMARXIC : 1;
      unsigned SSI_ICR_DMATXIC : 1;
      unsigned SSI_ICR_EOTIC : 1;
      unsigned : 25;
    };
  };
} typeSSI1_ICRBITS;
sfr volatile typeSSI1_ICRBITS SSI1_ICRbits absolute 0x40009020;

 typedef struct tagSSI1_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI1_DMACTLBITS;
sfr volatile typeSSI1_DMACTLBITS SSI1_DMACTLbits absolute 0x40009024;

 typedef struct tagSSI1_PPBITS {
  union {
    struct {
      unsigned SSI_PP_HSCLK : 1;
      unsigned SSI_PP_MODE : 2;
      unsigned SSI_PP_FSSHLDFRM : 1;
      unsigned : 28;
    };
  };
} typeSSI1_PPBITS;
sfr volatile typeSSI1_PPBITS SSI1_PPbits absolute 0x40009FC0;

 typedef struct tagSSI1_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI1_CCBITS;
sfr volatile typeSSI1_CCBITS SSI1_CCbits absolute 0x40009FC8;

 typedef struct tagSSI2_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI2_CR0BITS;
sfr volatile typeSSI2_CR0BITS SSI2_CR0bits absolute 0x4000A000;

 typedef struct tagSSI2_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned : 1;
      unsigned SSI_CR1_MODE : 2;
      unsigned SSI_CR1_DIR : 1;
      unsigned SSI_CR1_HSCLKEN : 1;
      unsigned SSI_CR1_FSSHLDFRM : 1;
      unsigned SSI_CR1_EOM : 1;
      unsigned : 20;
    };
  };
} typeSSI2_CR1BITS;
sfr volatile typeSSI2_CR1BITS SSI2_CR1bits absolute 0x4000A004;

 typedef struct tagSSI2_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI2_DRBITS;
sfr volatile typeSSI2_DRBITS SSI2_DRbits absolute 0x4000A008;

 typedef struct tagSSI2_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI2_SRBITS;
sfr volatile typeSSI2_SRBITS SSI2_SRbits absolute 0x4000A00C;

 typedef struct tagSSI2_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI2_CPSRBITS;
sfr volatile typeSSI2_CPSRBITS SSI2_CPSRbits absolute 0x4000A010;

 typedef struct tagSSI2_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned SSI_IM_DMARXIM : 1;
      unsigned SSI_IM_DMATXIM : 1;
      unsigned SSI_IM_EOTIM : 1;
      unsigned : 25;
    };
  };
} typeSSI2_IMBITS;
sfr volatile typeSSI2_IMBITS SSI2_IMbits absolute 0x4000A014;

 typedef struct tagSSI2_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned SSI_RIS_DMARXRIS : 1;
      unsigned SSI_RIS_DMATXRIS : 1;
      unsigned SSI_RIS_EOTRIS : 1;
      unsigned : 25;
    };
  };
} typeSSI2_RISBITS;
sfr volatile typeSSI2_RISBITS SSI2_RISbits absolute 0x4000A018;

 typedef struct tagSSI2_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned SSI_MIS_DMARXMIS : 1;
      unsigned SSI_MIS_DMATXMIS : 1;
      unsigned SSI_MIS_EOTMIS : 1;
      unsigned : 25;
    };
  };
} typeSSI2_MISBITS;
sfr volatile typeSSI2_MISBITS SSI2_MISbits absolute 0x4000A01C;

 typedef struct tagSSI2_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 2;
      unsigned SSI_ICR_DMARXIC : 1;
      unsigned SSI_ICR_DMATXIC : 1;
      unsigned SSI_ICR_EOTIC : 1;
      unsigned : 25;
    };
  };
} typeSSI2_ICRBITS;
sfr volatile typeSSI2_ICRBITS SSI2_ICRbits absolute 0x4000A020;

 typedef struct tagSSI2_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI2_DMACTLBITS;
sfr volatile typeSSI2_DMACTLBITS SSI2_DMACTLbits absolute 0x4000A024;

 typedef struct tagSSI2_PPBITS {
  union {
    struct {
      unsigned SSI_PP_HSCLK : 1;
      unsigned SSI_PP_MODE : 2;
      unsigned SSI_PP_FSSHLDFRM : 1;
      unsigned : 28;
    };
  };
} typeSSI2_PPBITS;
sfr volatile typeSSI2_PPBITS SSI2_PPbits absolute 0x4000AFC0;

 typedef struct tagSSI2_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI2_CCBITS;
sfr volatile typeSSI2_CCBITS SSI2_CCbits absolute 0x4000AFC8;

 typedef struct tagSSI3_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI3_CR0BITS;
sfr volatile typeSSI3_CR0BITS SSI3_CR0bits absolute 0x4000B000;

 typedef struct tagSSI3_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned : 1;
      unsigned SSI_CR1_MODE : 2;
      unsigned SSI_CR1_DIR : 1;
      unsigned SSI_CR1_HSCLKEN : 1;
      unsigned SSI_CR1_FSSHLDFRM : 1;
      unsigned SSI_CR1_EOM : 1;
      unsigned : 20;
    };
  };
} typeSSI3_CR1BITS;
sfr volatile typeSSI3_CR1BITS SSI3_CR1bits absolute 0x4000B004;

 typedef struct tagSSI3_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI3_DRBITS;
sfr volatile typeSSI3_DRBITS SSI3_DRbits absolute 0x4000B008;

 typedef struct tagSSI3_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI3_SRBITS;
sfr volatile typeSSI3_SRBITS SSI3_SRbits absolute 0x4000B00C;

 typedef struct tagSSI3_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI3_CPSRBITS;
sfr volatile typeSSI3_CPSRBITS SSI3_CPSRbits absolute 0x4000B010;

 typedef struct tagSSI3_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned SSI_IM_DMARXIM : 1;
      unsigned SSI_IM_DMATXIM : 1;
      unsigned SSI_IM_EOTIM : 1;
      unsigned : 25;
    };
  };
} typeSSI3_IMBITS;
sfr volatile typeSSI3_IMBITS SSI3_IMbits absolute 0x4000B014;

 typedef struct tagSSI3_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned SSI_RIS_DMARXRIS : 1;
      unsigned SSI_RIS_DMATXRIS : 1;
      unsigned SSI_RIS_EOTRIS : 1;
      unsigned : 25;
    };
  };
} typeSSI3_RISBITS;
sfr volatile typeSSI3_RISBITS SSI3_RISbits absolute 0x4000B018;

 typedef struct tagSSI3_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned SSI_MIS_DMARXMIS : 1;
      unsigned SSI_MIS_DMATXMIS : 1;
      unsigned SSI_MIS_EOTMIS : 1;
      unsigned : 25;
    };
  };
} typeSSI3_MISBITS;
sfr volatile typeSSI3_MISBITS SSI3_MISbits absolute 0x4000B01C;

 typedef struct tagSSI3_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 2;
      unsigned SSI_ICR_DMARXIC : 1;
      unsigned SSI_ICR_DMATXIC : 1;
      unsigned SSI_ICR_EOTIC : 1;
      unsigned : 25;
    };
  };
} typeSSI3_ICRBITS;
sfr volatile typeSSI3_ICRBITS SSI3_ICRbits absolute 0x4000B020;

 typedef struct tagSSI3_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI3_DMACTLBITS;
sfr volatile typeSSI3_DMACTLBITS SSI3_DMACTLbits absolute 0x4000B024;

 typedef struct tagSSI3_PPBITS {
  union {
    struct {
      unsigned SSI_PP_HSCLK : 1;
      unsigned SSI_PP_MODE : 2;
      unsigned SSI_PP_FSSHLDFRM : 1;
      unsigned : 28;
    };
  };
} typeSSI3_PPBITS;
sfr volatile typeSSI3_PPBITS SSI3_PPbits absolute 0x4000BFC0;

 typedef struct tagSSI3_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI3_CCBITS;
sfr volatile typeSSI3_CCBITS SSI3_CCbits absolute 0x4000BFC8;

 typedef struct tagUART0_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART0_DRBITS;
sfr volatile typeUART0_DRBITS UART0_DRbits absolute 0x4000C000;

 typedef struct tagUART0_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART0_RSRBITS;
sfr volatile typeUART0_RSRBITS UART0_RSRbits absolute 0x4000C004;

 typedef struct tagUART0_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART0_ECRBITS;
sfr volatile typeUART0_ECRBITS UART0_ECRbits absolute 0x4000C004;

 typedef struct tagUART0_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART0_FRBITS;
sfr volatile typeUART0_FRBITS UART0_FRbits absolute 0x4000C018;

 typedef struct tagUART0_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART0_ILPRBITS;
sfr volatile typeUART0_ILPRBITS UART0_ILPRbits absolute 0x4000C020;

 typedef struct tagUART0_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART0_IBRDBITS;
sfr volatile typeUART0_IBRDBITS UART0_IBRDbits absolute 0x4000C024;

 typedef struct tagUART0_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART0_FBRDBITS;
sfr volatile typeUART0_FBRDBITS UART0_FBRDbits absolute 0x4000C028;

 typedef struct tagUART0_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART0_LCRHBITS;
sfr volatile typeUART0_LCRHBITS UART0_LCRHbits absolute 0x4000C02C;

 typedef struct tagUART0_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART0_CTLBITS;
sfr volatile typeUART0_CTLBITS UART0_CTLbits absolute 0x4000C030;

 typedef struct tagUART0_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART0_IFLSBITS;
sfr volatile typeUART0_IFLSBITS UART0_IFLSbits absolute 0x4000C034;

 typedef struct tagUART0_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART0_IMBITS;
sfr volatile typeUART0_IMBITS UART0_IMbits absolute 0x4000C038;

 typedef struct tagUART0_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART0_RISBITS;
sfr volatile typeUART0_RISBITS UART0_RISbits absolute 0x4000C03C;

 typedef struct tagUART0_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART0_MISBITS;
sfr volatile typeUART0_MISBITS UART0_MISbits absolute 0x4000C040;

 typedef struct tagUART0_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART0_ICRBITS;
sfr volatile typeUART0_ICRBITS UART0_ICRbits absolute 0x4000C044;

 typedef struct tagUART0_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART0_DMACTLBITS;
sfr volatile typeUART0_DMACTLBITS UART0_DMACTLbits absolute 0x4000C048;

 typedef struct tagUART0__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART0__9BITADDRBITS;
sfr volatile typeUART0__9BITADDRBITS UART0__9BITADDRbits absolute 0x4000C0A4;

 typedef struct tagUART0__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART0__9BITAMASKBITS;
sfr volatile typeUART0__9BITAMASKBITS UART0__9BITAMASKbits absolute 0x4000C0A8;

 typedef struct tagUART0_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART0_PPBITS;
sfr volatile typeUART0_PPBITS UART0_PPbits absolute 0x4000CFC0;

 typedef struct tagUART0_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART0_CCBITS;
sfr volatile typeUART0_CCBITS UART0_CCbits absolute 0x4000CFC8;

 typedef struct tagUART1_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART1_DRBITS;
sfr volatile typeUART1_DRBITS UART1_DRbits absolute 0x4000D000;

 typedef struct tagUART1_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART1_RSRBITS;
sfr volatile typeUART1_RSRBITS UART1_RSRbits absolute 0x4000D004;

 typedef struct tagUART1_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART1_ECRBITS;
sfr volatile typeUART1_ECRBITS UART1_ECRbits absolute 0x4000D004;

 typedef struct tagUART1_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART1_FRBITS;
sfr volatile typeUART1_FRBITS UART1_FRbits absolute 0x4000D018;

 typedef struct tagUART1_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART1_ILPRBITS;
sfr volatile typeUART1_ILPRBITS UART1_ILPRbits absolute 0x4000D020;

 typedef struct tagUART1_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART1_IBRDBITS;
sfr volatile typeUART1_IBRDBITS UART1_IBRDbits absolute 0x4000D024;

 typedef struct tagUART1_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART1_FBRDBITS;
sfr volatile typeUART1_FBRDBITS UART1_FBRDbits absolute 0x4000D028;

 typedef struct tagUART1_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART1_LCRHBITS;
sfr volatile typeUART1_LCRHBITS UART1_LCRHbits absolute 0x4000D02C;

 typedef struct tagUART1_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART1_CTLBITS;
sfr volatile typeUART1_CTLBITS UART1_CTLbits absolute 0x4000D030;

 typedef struct tagUART1_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART1_IFLSBITS;
sfr volatile typeUART1_IFLSBITS UART1_IFLSbits absolute 0x4000D034;

 typedef struct tagUART1_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART1_IMBITS;
sfr volatile typeUART1_IMBITS UART1_IMbits absolute 0x4000D038;

 typedef struct tagUART1_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART1_RISBITS;
sfr volatile typeUART1_RISBITS UART1_RISbits absolute 0x4000D03C;

 typedef struct tagUART1_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART1_MISBITS;
sfr volatile typeUART1_MISBITS UART1_MISbits absolute 0x4000D040;

 typedef struct tagUART1_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART1_ICRBITS;
sfr volatile typeUART1_ICRBITS UART1_ICRbits absolute 0x4000D044;

 typedef struct tagUART1_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART1_DMACTLBITS;
sfr volatile typeUART1_DMACTLBITS UART1_DMACTLbits absolute 0x4000D048;

 typedef struct tagUART1__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART1__9BITADDRBITS;
sfr volatile typeUART1__9BITADDRBITS UART1__9BITADDRbits absolute 0x4000D0A4;

 typedef struct tagUART1__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART1__9BITAMASKBITS;
sfr volatile typeUART1__9BITAMASKBITS UART1__9BITAMASKbits absolute 0x4000D0A8;

 typedef struct tagUART1_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART1_PPBITS;
sfr volatile typeUART1_PPBITS UART1_PPbits absolute 0x4000DFC0;

 typedef struct tagUART1_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART1_CCBITS;
sfr volatile typeUART1_CCBITS UART1_CCbits absolute 0x4000DFC8;

 typedef struct tagUART2_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART2_DRBITS;
sfr volatile typeUART2_DRBITS UART2_DRbits absolute 0x4000E000;

 typedef struct tagUART2_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART2_RSRBITS;
sfr volatile typeUART2_RSRBITS UART2_RSRbits absolute 0x4000E004;

 typedef struct tagUART2_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART2_ECRBITS;
sfr volatile typeUART2_ECRBITS UART2_ECRbits absolute 0x4000E004;

 typedef struct tagUART2_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART2_FRBITS;
sfr volatile typeUART2_FRBITS UART2_FRbits absolute 0x4000E018;

 typedef struct tagUART2_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART2_ILPRBITS;
sfr volatile typeUART2_ILPRBITS UART2_ILPRbits absolute 0x4000E020;

 typedef struct tagUART2_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART2_IBRDBITS;
sfr volatile typeUART2_IBRDBITS UART2_IBRDbits absolute 0x4000E024;

 typedef struct tagUART2_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART2_FBRDBITS;
sfr volatile typeUART2_FBRDBITS UART2_FBRDbits absolute 0x4000E028;

 typedef struct tagUART2_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART2_LCRHBITS;
sfr volatile typeUART2_LCRHBITS UART2_LCRHbits absolute 0x4000E02C;

 typedef struct tagUART2_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART2_CTLBITS;
sfr volatile typeUART2_CTLBITS UART2_CTLbits absolute 0x4000E030;

 typedef struct tagUART2_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART2_IFLSBITS;
sfr volatile typeUART2_IFLSBITS UART2_IFLSbits absolute 0x4000E034;

 typedef struct tagUART2_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART2_IMBITS;
sfr volatile typeUART2_IMBITS UART2_IMbits absolute 0x4000E038;

 typedef struct tagUART2_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART2_RISBITS;
sfr volatile typeUART2_RISBITS UART2_RISbits absolute 0x4000E03C;

 typedef struct tagUART2_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART2_MISBITS;
sfr volatile typeUART2_MISBITS UART2_MISbits absolute 0x4000E040;

 typedef struct tagUART2_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART2_ICRBITS;
sfr volatile typeUART2_ICRBITS UART2_ICRbits absolute 0x4000E044;

 typedef struct tagUART2_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART2_DMACTLBITS;
sfr volatile typeUART2_DMACTLBITS UART2_DMACTLbits absolute 0x4000E048;

 typedef struct tagUART2__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART2__9BITADDRBITS;
sfr volatile typeUART2__9BITADDRBITS UART2__9BITADDRbits absolute 0x4000E0A4;

 typedef struct tagUART2__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART2__9BITAMASKBITS;
sfr volatile typeUART2__9BITAMASKBITS UART2__9BITAMASKbits absolute 0x4000E0A8;

 typedef struct tagUART2_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART2_PPBITS;
sfr volatile typeUART2_PPBITS UART2_PPbits absolute 0x4000EFC0;

 typedef struct tagUART2_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART2_CCBITS;
sfr volatile typeUART2_CCBITS UART2_CCbits absolute 0x4000EFC8;

 typedef struct tagUART3_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART3_DRBITS;
sfr volatile typeUART3_DRBITS UART3_DRbits absolute 0x4000F000;

 typedef struct tagUART3_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART3_RSRBITS;
sfr volatile typeUART3_RSRBITS UART3_RSRbits absolute 0x4000F004;

 typedef struct tagUART3_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART3_ECRBITS;
sfr volatile typeUART3_ECRBITS UART3_ECRbits absolute 0x4000F004;

 typedef struct tagUART3_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART3_FRBITS;
sfr volatile typeUART3_FRBITS UART3_FRbits absolute 0x4000F018;

 typedef struct tagUART3_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART3_ILPRBITS;
sfr volatile typeUART3_ILPRBITS UART3_ILPRbits absolute 0x4000F020;

 typedef struct tagUART3_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART3_IBRDBITS;
sfr volatile typeUART3_IBRDBITS UART3_IBRDbits absolute 0x4000F024;

 typedef struct tagUART3_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART3_FBRDBITS;
sfr volatile typeUART3_FBRDBITS UART3_FBRDbits absolute 0x4000F028;

 typedef struct tagUART3_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART3_LCRHBITS;
sfr volatile typeUART3_LCRHBITS UART3_LCRHbits absolute 0x4000F02C;

 typedef struct tagUART3_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART3_CTLBITS;
sfr volatile typeUART3_CTLBITS UART3_CTLbits absolute 0x4000F030;

 typedef struct tagUART3_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART3_IFLSBITS;
sfr volatile typeUART3_IFLSBITS UART3_IFLSbits absolute 0x4000F034;

 typedef struct tagUART3_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART3_IMBITS;
sfr volatile typeUART3_IMBITS UART3_IMbits absolute 0x4000F038;

 typedef struct tagUART3_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART3_RISBITS;
sfr volatile typeUART3_RISBITS UART3_RISbits absolute 0x4000F03C;

 typedef struct tagUART3_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART3_MISBITS;
sfr volatile typeUART3_MISBITS UART3_MISbits absolute 0x4000F040;

 typedef struct tagUART3_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART3_ICRBITS;
sfr volatile typeUART3_ICRBITS UART3_ICRbits absolute 0x4000F044;

 typedef struct tagUART3_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART3_DMACTLBITS;
sfr volatile typeUART3_DMACTLBITS UART3_DMACTLbits absolute 0x4000F048;

 typedef struct tagUART3__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART3__9BITADDRBITS;
sfr volatile typeUART3__9BITADDRBITS UART3__9BITADDRbits absolute 0x4000F0A4;

 typedef struct tagUART3__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART3__9BITAMASKBITS;
sfr volatile typeUART3__9BITAMASKBITS UART3__9BITAMASKbits absolute 0x4000F0A8;

 typedef struct tagUART3_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART3_PPBITS;
sfr volatile typeUART3_PPBITS UART3_PPbits absolute 0x4000FFC0;

 typedef struct tagUART3_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART3_CCBITS;
sfr volatile typeUART3_CCBITS UART3_CCbits absolute 0x4000FFC8;

 typedef struct tagUART4_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART4_DRBITS;
sfr volatile typeUART4_DRBITS UART4_DRbits absolute 0x40010000;

 typedef struct tagUART4_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART4_RSRBITS;
sfr volatile typeUART4_RSRBITS UART4_RSRbits absolute 0x40010004;

 typedef struct tagUART4_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART4_ECRBITS;
sfr volatile typeUART4_ECRBITS UART4_ECRbits absolute 0x40010004;

 typedef struct tagUART4_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART4_FRBITS;
sfr volatile typeUART4_FRBITS UART4_FRbits absolute 0x40010018;

 typedef struct tagUART4_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART4_ILPRBITS;
sfr volatile typeUART4_ILPRBITS UART4_ILPRbits absolute 0x40010020;

 typedef struct tagUART4_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART4_IBRDBITS;
sfr volatile typeUART4_IBRDBITS UART4_IBRDbits absolute 0x40010024;

 typedef struct tagUART4_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART4_FBRDBITS;
sfr volatile typeUART4_FBRDBITS UART4_FBRDbits absolute 0x40010028;

 typedef struct tagUART4_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART4_LCRHBITS;
sfr volatile typeUART4_LCRHBITS UART4_LCRHbits absolute 0x4001002C;

 typedef struct tagUART4_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART4_CTLBITS;
sfr volatile typeUART4_CTLBITS UART4_CTLbits absolute 0x40010030;

 typedef struct tagUART4_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART4_IFLSBITS;
sfr volatile typeUART4_IFLSBITS UART4_IFLSbits absolute 0x40010034;

 typedef struct tagUART4_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART4_IMBITS;
sfr volatile typeUART4_IMBITS UART4_IMbits absolute 0x40010038;

 typedef struct tagUART4_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART4_RISBITS;
sfr volatile typeUART4_RISBITS UART4_RISbits absolute 0x4001003C;

 typedef struct tagUART4_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART4_MISBITS;
sfr volatile typeUART4_MISBITS UART4_MISbits absolute 0x40010040;

 typedef struct tagUART4_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART4_ICRBITS;
sfr volatile typeUART4_ICRBITS UART4_ICRbits absolute 0x40010044;

 typedef struct tagUART4_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART4_DMACTLBITS;
sfr volatile typeUART4_DMACTLBITS UART4_DMACTLbits absolute 0x40010048;

 typedef struct tagUART4__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART4__9BITADDRBITS;
sfr volatile typeUART4__9BITADDRBITS UART4__9BITADDRbits absolute 0x400100A4;

 typedef struct tagUART4__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART4__9BITAMASKBITS;
sfr volatile typeUART4__9BITAMASKBITS UART4__9BITAMASKbits absolute 0x400100A8;

 typedef struct tagUART4_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART4_PPBITS;
sfr volatile typeUART4_PPBITS UART4_PPbits absolute 0x40010FC0;

 typedef struct tagUART4_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART4_CCBITS;
sfr volatile typeUART4_CCBITS UART4_CCbits absolute 0x40010FC8;

 typedef struct tagUART5_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART5_DRBITS;
sfr volatile typeUART5_DRBITS UART5_DRbits absolute 0x40011000;

 typedef struct tagUART5_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART5_RSRBITS;
sfr volatile typeUART5_RSRBITS UART5_RSRbits absolute 0x40011004;

 typedef struct tagUART5_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART5_ECRBITS;
sfr volatile typeUART5_ECRBITS UART5_ECRbits absolute 0x40011004;

 typedef struct tagUART5_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART5_FRBITS;
sfr volatile typeUART5_FRBITS UART5_FRbits absolute 0x40011018;

 typedef struct tagUART5_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART5_ILPRBITS;
sfr volatile typeUART5_ILPRBITS UART5_ILPRbits absolute 0x40011020;

 typedef struct tagUART5_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART5_IBRDBITS;
sfr volatile typeUART5_IBRDBITS UART5_IBRDbits absolute 0x40011024;

 typedef struct tagUART5_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART5_FBRDBITS;
sfr volatile typeUART5_FBRDBITS UART5_FBRDbits absolute 0x40011028;

 typedef struct tagUART5_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART5_LCRHBITS;
sfr volatile typeUART5_LCRHBITS UART5_LCRHbits absolute 0x4001102C;

 typedef struct tagUART5_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART5_CTLBITS;
sfr volatile typeUART5_CTLBITS UART5_CTLbits absolute 0x40011030;

 typedef struct tagUART5_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART5_IFLSBITS;
sfr volatile typeUART5_IFLSBITS UART5_IFLSbits absolute 0x40011034;

 typedef struct tagUART5_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART5_IMBITS;
sfr volatile typeUART5_IMBITS UART5_IMbits absolute 0x40011038;

 typedef struct tagUART5_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART5_RISBITS;
sfr volatile typeUART5_RISBITS UART5_RISbits absolute 0x4001103C;

 typedef struct tagUART5_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART5_MISBITS;
sfr volatile typeUART5_MISBITS UART5_MISbits absolute 0x40011040;

 typedef struct tagUART5_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART5_ICRBITS;
sfr volatile typeUART5_ICRBITS UART5_ICRbits absolute 0x40011044;

 typedef struct tagUART5_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART5_DMACTLBITS;
sfr volatile typeUART5_DMACTLBITS UART5_DMACTLbits absolute 0x40011048;

 typedef struct tagUART5__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART5__9BITADDRBITS;
sfr volatile typeUART5__9BITADDRBITS UART5__9BITADDRbits absolute 0x400110A4;

 typedef struct tagUART5__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART5__9BITAMASKBITS;
sfr volatile typeUART5__9BITAMASKBITS UART5__9BITAMASKbits absolute 0x400110A8;

 typedef struct tagUART5_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART5_PPBITS;
sfr volatile typeUART5_PPBITS UART5_PPbits absolute 0x40011FC0;

 typedef struct tagUART5_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART5_CCBITS;
sfr volatile typeUART5_CCBITS UART5_CCbits absolute 0x40011FC8;

 typedef struct tagUART6_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART6_DRBITS;
sfr volatile typeUART6_DRBITS UART6_DRbits absolute 0x40012000;

 typedef struct tagUART6_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART6_RSRBITS;
sfr volatile typeUART6_RSRBITS UART6_RSRbits absolute 0x40012004;

 typedef struct tagUART6_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART6_ECRBITS;
sfr volatile typeUART6_ECRBITS UART6_ECRbits absolute 0x40012004;

 typedef struct tagUART6_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART6_FRBITS;
sfr volatile typeUART6_FRBITS UART6_FRbits absolute 0x40012018;

 typedef struct tagUART6_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART6_ILPRBITS;
sfr volatile typeUART6_ILPRBITS UART6_ILPRbits absolute 0x40012020;

 typedef struct tagUART6_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART6_IBRDBITS;
sfr volatile typeUART6_IBRDBITS UART6_IBRDbits absolute 0x40012024;

 typedef struct tagUART6_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART6_FBRDBITS;
sfr volatile typeUART6_FBRDBITS UART6_FBRDbits absolute 0x40012028;

 typedef struct tagUART6_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART6_LCRHBITS;
sfr volatile typeUART6_LCRHBITS UART6_LCRHbits absolute 0x4001202C;

 typedef struct tagUART6_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART6_CTLBITS;
sfr volatile typeUART6_CTLBITS UART6_CTLbits absolute 0x40012030;

 typedef struct tagUART6_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART6_IFLSBITS;
sfr volatile typeUART6_IFLSBITS UART6_IFLSbits absolute 0x40012034;

 typedef struct tagUART6_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART6_IMBITS;
sfr volatile typeUART6_IMBITS UART6_IMbits absolute 0x40012038;

 typedef struct tagUART6_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART6_RISBITS;
sfr volatile typeUART6_RISBITS UART6_RISbits absolute 0x4001203C;

 typedef struct tagUART6_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART6_MISBITS;
sfr volatile typeUART6_MISBITS UART6_MISbits absolute 0x40012040;

 typedef struct tagUART6_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART6_ICRBITS;
sfr volatile typeUART6_ICRBITS UART6_ICRbits absolute 0x40012044;

 typedef struct tagUART6_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART6_DMACTLBITS;
sfr volatile typeUART6_DMACTLBITS UART6_DMACTLbits absolute 0x40012048;

 typedef struct tagUART6__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART6__9BITADDRBITS;
sfr volatile typeUART6__9BITADDRBITS UART6__9BITADDRbits absolute 0x400120A4;

 typedef struct tagUART6__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART6__9BITAMASKBITS;
sfr volatile typeUART6__9BITAMASKBITS UART6__9BITAMASKbits absolute 0x400120A8;

 typedef struct tagUART6_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART6_PPBITS;
sfr volatile typeUART6_PPBITS UART6_PPbits absolute 0x40012FC0;

 typedef struct tagUART6_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART6_CCBITS;
sfr volatile typeUART6_CCBITS UART6_CCbits absolute 0x40012FC8;

 typedef struct tagUART7_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART7_DRBITS;
sfr volatile typeUART7_DRBITS UART7_DRbits absolute 0x40013000;

 typedef struct tagUART7_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART7_RSRBITS;
sfr volatile typeUART7_RSRBITS UART7_RSRbits absolute 0x40013004;

 typedef struct tagUART7_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART7_ECRBITS;
sfr volatile typeUART7_ECRBITS UART7_ECRbits absolute 0x40013004;

 typedef struct tagUART7_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART7_FRBITS;
sfr volatile typeUART7_FRBITS UART7_FRbits absolute 0x40013018;

 typedef struct tagUART7_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART7_ILPRBITS;
sfr volatile typeUART7_ILPRBITS UART7_ILPRbits absolute 0x40013020;

 typedef struct tagUART7_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART7_IBRDBITS;
sfr volatile typeUART7_IBRDBITS UART7_IBRDbits absolute 0x40013024;

 typedef struct tagUART7_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART7_FBRDBITS;
sfr volatile typeUART7_FBRDBITS UART7_FBRDbits absolute 0x40013028;

 typedef struct tagUART7_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART7_LCRHBITS;
sfr volatile typeUART7_LCRHBITS UART7_LCRHbits absolute 0x4001302C;

 typedef struct tagUART7_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART7_CTLBITS;
sfr volatile typeUART7_CTLBITS UART7_CTLbits absolute 0x40013030;

 typedef struct tagUART7_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART7_IFLSBITS;
sfr volatile typeUART7_IFLSBITS UART7_IFLSbits absolute 0x40013034;

 typedef struct tagUART7_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned UART_IM_EOTIM : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned : 3;
      unsigned UART_IM_DMARXIM : 1;
      unsigned UART_IM_DMATXIM : 1;
      unsigned : 14;
    };
  };
} typeUART7_IMBITS;
sfr volatile typeUART7_IMBITS UART7_IMbits absolute 0x40013038;

 typedef struct tagUART7_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned UART_RIS_EOTRIS : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned : 3;
      unsigned UART_RIS_DMARXRIS : 1;
      unsigned UART_RIS_DMATXRIS : 1;
      unsigned : 14;
    };
  };
} typeUART7_RISBITS;
sfr volatile typeUART7_RISBITS UART7_RISbits absolute 0x4001303C;

 typedef struct tagUART7_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned UART_MIS_EOTMIS : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned : 3;
      unsigned UART_MIS_DMARXMIS : 1;
      unsigned UART_MIS_DMATXMIS : 1;
      unsigned : 14;
    };
  };
} typeUART7_MISBITS;
sfr volatile typeUART7_MISBITS UART7_MISbits absolute 0x40013040;

 typedef struct tagUART7_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned UART_ICR_EOTIC : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned : 3;
      unsigned UART_ICR_DMARXIC : 1;
      unsigned UART_ICR_DMATXIC : 1;
      unsigned : 14;
    };
  };
} typeUART7_ICRBITS;
sfr volatile typeUART7_ICRBITS UART7_ICRbits absolute 0x40013044;

 typedef struct tagUART7_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART7_DMACTLBITS;
sfr volatile typeUART7_DMACTLBITS UART7_DMACTLbits absolute 0x40013048;

 typedef struct tagUART7__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART7__9BITADDRBITS;
sfr volatile typeUART7__9BITADDRBITS UART7__9BITADDRbits absolute 0x400130A4;

 typedef struct tagUART7__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART7__9BITAMASKBITS;
sfr volatile typeUART7__9BITAMASKBITS UART7__9BITAMASKbits absolute 0x400130A8;

 typedef struct tagUART7_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned UART_PP_MS : 1;
      unsigned UART_PP_MSE : 1;
      unsigned : 28;
    };
  };
} typeUART7_PPBITS;
sfr volatile typeUART7_PPBITS UART7_PPbits absolute 0x40013FC0;

 typedef struct tagUART7_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART7_CCBITS;
sfr volatile typeUART7_CCBITS UART7_CCbits absolute 0x40013FC8;

 typedef struct tagI2C0_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C0_MSABITS;
sfr volatile typeI2C0_MSABITS I2C0_MSAbits absolute 0x40020000;

 typedef struct tagI2C0_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C0_MCSBITS;
sfr volatile typeI2C0_MCSBITS I2C0_MCSbits absolute 0x40020004;

 typedef struct tagI2C0_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MDRBITS;
sfr volatile typeI2C0_MDRBITS I2C0_MDRbits absolute 0x40020008;

 typedef struct tagI2C0_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C0_MTPRBITS;
sfr volatile typeI2C0_MTPRBITS I2C0_MTPRbits absolute 0x4002000C;

 typedef struct tagI2C0_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C0_MIMRBITS;
sfr volatile typeI2C0_MIMRBITS I2C0_MIMRbits absolute 0x40020010;

 typedef struct tagI2C0_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C0_MRISBITS;
sfr volatile typeI2C0_MRISBITS I2C0_MRISbits absolute 0x40020014;

 typedef struct tagI2C0_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C0_MMISBITS;
sfr volatile typeI2C0_MMISBITS I2C0_MMISbits absolute 0x40020018;

 typedef struct tagI2C0_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C0_MICRBITS;
sfr volatile typeI2C0_MICRBITS I2C0_MICRbits absolute 0x4002001C;

 typedef struct tagI2C0_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C0_MCRBITS;
sfr volatile typeI2C0_MCRBITS I2C0_MCRbits absolute 0x40020020;

 typedef struct tagI2C0_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MCLKOCNTBITS;
sfr volatile typeI2C0_MCLKOCNTBITS I2C0_MCLKOCNTbits absolute 0x40020024;

 typedef struct tagI2C0_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MBMONBITS;
sfr volatile typeI2C0_MBMONBITS I2C0_MBMONbits absolute 0x4002002C;

 typedef struct tagI2C0_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MBLENBITS;
sfr volatile typeI2C0_MBLENBITS I2C0_MBLENbits absolute 0x40020030;

 typedef struct tagI2C0_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MBCNTBITS;
sfr volatile typeI2C0_MBCNTBITS I2C0_MBCNTbits absolute 0x40020034;

 typedef struct tagI2C0_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C0_SOARBITS;
sfr volatile typeI2C0_SOARBITS I2C0_SOARbits absolute 0x40020800;

 typedef struct tagI2C0_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C0_SCSRBITS;
sfr volatile typeI2C0_SCSRBITS I2C0_SCSRbits absolute 0x40020804;

 typedef struct tagI2C0_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C0_SDRBITS;
sfr volatile typeI2C0_SDRBITS I2C0_SDRbits absolute 0x40020808;

 typedef struct tagI2C0_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C0_SIMRBITS;
sfr volatile typeI2C0_SIMRBITS I2C0_SIMRbits absolute 0x4002080C;

 typedef struct tagI2C0_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C0_SRISBITS;
sfr volatile typeI2C0_SRISBITS I2C0_SRISbits absolute 0x40020810;

 typedef struct tagI2C0_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C0_SMISBITS;
sfr volatile typeI2C0_SMISBITS I2C0_SMISbits absolute 0x40020814;

 typedef struct tagI2C0_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C0_SICRBITS;
sfr volatile typeI2C0_SICRBITS I2C0_SICRbits absolute 0x40020818;

 typedef struct tagI2C0_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C0_SOAR2BITS;
sfr volatile typeI2C0_SOAR2BITS I2C0_SOAR2bits absolute 0x4002081C;

 typedef struct tagI2C0_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C0_SACKCTLBITS;
sfr volatile typeI2C0_SACKCTLBITS I2C0_SACKCTLbits absolute 0x40020820;

 typedef struct tagI2C0_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C0_FIFODATABITS;
sfr volatile typeI2C0_FIFODATABITS I2C0_FIFODATAbits absolute 0x40020F00;

 typedef struct tagI2C0_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C0_FIFOCTLBITS;
sfr volatile typeI2C0_FIFOCTLBITS I2C0_FIFOCTLbits absolute 0x40020F04;

 typedef struct tagI2C0_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C0_FIFOSTATUSBITS;
sfr volatile typeI2C0_FIFOSTATUSBITS I2C0_FIFOSTATUSbits absolute 0x40020F08;

 typedef struct tagI2C0_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C0_PPBITS;
sfr volatile typeI2C0_PPBITS I2C0_PPbits absolute 0x40020FC0;

 typedef struct tagI2C0_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C0_PCBITS;
sfr volatile typeI2C0_PCBITS I2C0_PCbits absolute 0x40020FC4;

 typedef struct tagI2C1_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C1_MSABITS;
sfr volatile typeI2C1_MSABITS I2C1_MSAbits absolute 0x40021000;

 typedef struct tagI2C1_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C1_MCSBITS;
sfr volatile typeI2C1_MCSBITS I2C1_MCSbits absolute 0x40021004;

 typedef struct tagI2C1_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MDRBITS;
sfr volatile typeI2C1_MDRBITS I2C1_MDRbits absolute 0x40021008;

 typedef struct tagI2C1_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C1_MTPRBITS;
sfr volatile typeI2C1_MTPRBITS I2C1_MTPRbits absolute 0x4002100C;

 typedef struct tagI2C1_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C1_MIMRBITS;
sfr volatile typeI2C1_MIMRBITS I2C1_MIMRbits absolute 0x40021010;

 typedef struct tagI2C1_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C1_MRISBITS;
sfr volatile typeI2C1_MRISBITS I2C1_MRISbits absolute 0x40021014;

 typedef struct tagI2C1_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C1_MMISBITS;
sfr volatile typeI2C1_MMISBITS I2C1_MMISbits absolute 0x40021018;

 typedef struct tagI2C1_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C1_MICRBITS;
sfr volatile typeI2C1_MICRBITS I2C1_MICRbits absolute 0x4002101C;

 typedef struct tagI2C1_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C1_MCRBITS;
sfr volatile typeI2C1_MCRBITS I2C1_MCRbits absolute 0x40021020;

 typedef struct tagI2C1_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MCLKOCNTBITS;
sfr volatile typeI2C1_MCLKOCNTBITS I2C1_MCLKOCNTbits absolute 0x40021024;

 typedef struct tagI2C1_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MBMONBITS;
sfr volatile typeI2C1_MBMONBITS I2C1_MBMONbits absolute 0x4002102C;

 typedef struct tagI2C1_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MBLENBITS;
sfr volatile typeI2C1_MBLENBITS I2C1_MBLENbits absolute 0x40021030;

 typedef struct tagI2C1_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MBCNTBITS;
sfr volatile typeI2C1_MBCNTBITS I2C1_MBCNTbits absolute 0x40021034;

 typedef struct tagI2C1_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C1_SOARBITS;
sfr volatile typeI2C1_SOARBITS I2C1_SOARbits absolute 0x40021800;

 typedef struct tagI2C1_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C1_SCSRBITS;
sfr volatile typeI2C1_SCSRBITS I2C1_SCSRbits absolute 0x40021804;

 typedef struct tagI2C1_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_SDRBITS;
sfr volatile typeI2C1_SDRBITS I2C1_SDRbits absolute 0x40021808;

 typedef struct tagI2C1_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C1_SIMRBITS;
sfr volatile typeI2C1_SIMRBITS I2C1_SIMRbits absolute 0x4002180C;

 typedef struct tagI2C1_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C1_SRISBITS;
sfr volatile typeI2C1_SRISBITS I2C1_SRISbits absolute 0x40021810;

 typedef struct tagI2C1_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C1_SMISBITS;
sfr volatile typeI2C1_SMISBITS I2C1_SMISbits absolute 0x40021814;

 typedef struct tagI2C1_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C1_SICRBITS;
sfr volatile typeI2C1_SICRBITS I2C1_SICRbits absolute 0x40021818;

 typedef struct tagI2C1_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C1_SOAR2BITS;
sfr volatile typeI2C1_SOAR2BITS I2C1_SOAR2bits absolute 0x4002181C;

 typedef struct tagI2C1_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C1_SACKCTLBITS;
sfr volatile typeI2C1_SACKCTLBITS I2C1_SACKCTLbits absolute 0x40021820;

 typedef struct tagI2C1_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_FIFODATABITS;
sfr volatile typeI2C1_FIFODATABITS I2C1_FIFODATAbits absolute 0x40021F00;

 typedef struct tagI2C1_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C1_FIFOCTLBITS;
sfr volatile typeI2C1_FIFOCTLBITS I2C1_FIFOCTLbits absolute 0x40021F04;

 typedef struct tagI2C1_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C1_FIFOSTATUSBITS;
sfr volatile typeI2C1_FIFOSTATUSBITS I2C1_FIFOSTATUSbits absolute 0x40021F08;

 typedef struct tagI2C1_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C1_PPBITS;
sfr volatile typeI2C1_PPBITS I2C1_PPbits absolute 0x40021FC0;

 typedef struct tagI2C1_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C1_PCBITS;
sfr volatile typeI2C1_PCBITS I2C1_PCbits absolute 0x40021FC4;

 typedef struct tagI2C2_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C2_MSABITS;
sfr volatile typeI2C2_MSABITS I2C2_MSAbits absolute 0x40022000;

 typedef struct tagI2C2_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C2_MCSBITS;
sfr volatile typeI2C2_MCSBITS I2C2_MCSbits absolute 0x40022004;

 typedef struct tagI2C2_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MDRBITS;
sfr volatile typeI2C2_MDRBITS I2C2_MDRbits absolute 0x40022008;

 typedef struct tagI2C2_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C2_MTPRBITS;
sfr volatile typeI2C2_MTPRBITS I2C2_MTPRbits absolute 0x4002200C;

 typedef struct tagI2C2_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C2_MIMRBITS;
sfr volatile typeI2C2_MIMRBITS I2C2_MIMRbits absolute 0x40022010;

 typedef struct tagI2C2_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C2_MRISBITS;
sfr volatile typeI2C2_MRISBITS I2C2_MRISbits absolute 0x40022014;

 typedef struct tagI2C2_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C2_MMISBITS;
sfr volatile typeI2C2_MMISBITS I2C2_MMISbits absolute 0x40022018;

 typedef struct tagI2C2_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C2_MICRBITS;
sfr volatile typeI2C2_MICRBITS I2C2_MICRbits absolute 0x4002201C;

 typedef struct tagI2C2_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C2_MCRBITS;
sfr volatile typeI2C2_MCRBITS I2C2_MCRbits absolute 0x40022020;

 typedef struct tagI2C2_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MCLKOCNTBITS;
sfr volatile typeI2C2_MCLKOCNTBITS I2C2_MCLKOCNTbits absolute 0x40022024;

 typedef struct tagI2C2_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MBMONBITS;
sfr volatile typeI2C2_MBMONBITS I2C2_MBMONbits absolute 0x4002202C;

 typedef struct tagI2C2_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MBLENBITS;
sfr volatile typeI2C2_MBLENBITS I2C2_MBLENbits absolute 0x40022030;

 typedef struct tagI2C2_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MBCNTBITS;
sfr volatile typeI2C2_MBCNTBITS I2C2_MBCNTbits absolute 0x40022034;

 typedef struct tagI2C2_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C2_SOARBITS;
sfr volatile typeI2C2_SOARBITS I2C2_SOARbits absolute 0x40022800;

 typedef struct tagI2C2_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C2_SCSRBITS;
sfr volatile typeI2C2_SCSRBITS I2C2_SCSRbits absolute 0x40022804;

 typedef struct tagI2C2_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_SDRBITS;
sfr volatile typeI2C2_SDRBITS I2C2_SDRbits absolute 0x40022808;

 typedef struct tagI2C2_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C2_SIMRBITS;
sfr volatile typeI2C2_SIMRBITS I2C2_SIMRbits absolute 0x4002280C;

 typedef struct tagI2C2_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C2_SRISBITS;
sfr volatile typeI2C2_SRISBITS I2C2_SRISbits absolute 0x40022810;

 typedef struct tagI2C2_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C2_SMISBITS;
sfr volatile typeI2C2_SMISBITS I2C2_SMISbits absolute 0x40022814;

 typedef struct tagI2C2_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C2_SICRBITS;
sfr volatile typeI2C2_SICRBITS I2C2_SICRbits absolute 0x40022818;

 typedef struct tagI2C2_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C2_SOAR2BITS;
sfr volatile typeI2C2_SOAR2BITS I2C2_SOAR2bits absolute 0x4002281C;

 typedef struct tagI2C2_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C2_SACKCTLBITS;
sfr volatile typeI2C2_SACKCTLBITS I2C2_SACKCTLbits absolute 0x40022820;

 typedef struct tagI2C2_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_FIFODATABITS;
sfr volatile typeI2C2_FIFODATABITS I2C2_FIFODATAbits absolute 0x40022F00;

 typedef struct tagI2C2_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C2_FIFOCTLBITS;
sfr volatile typeI2C2_FIFOCTLBITS I2C2_FIFOCTLbits absolute 0x40022F04;

 typedef struct tagI2C2_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C2_FIFOSTATUSBITS;
sfr volatile typeI2C2_FIFOSTATUSBITS I2C2_FIFOSTATUSbits absolute 0x40022F08;

 typedef struct tagI2C2_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C2_PPBITS;
sfr volatile typeI2C2_PPBITS I2C2_PPbits absolute 0x40022FC0;

 typedef struct tagI2C2_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C2_PCBITS;
sfr volatile typeI2C2_PCBITS I2C2_PCbits absolute 0x40022FC4;

 typedef struct tagI2C3_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C3_MSABITS;
sfr volatile typeI2C3_MSABITS I2C3_MSAbits absolute 0x40023000;

 typedef struct tagI2C3_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C3_MCSBITS;
sfr volatile typeI2C3_MCSBITS I2C3_MCSbits absolute 0x40023004;

 typedef struct tagI2C3_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MDRBITS;
sfr volatile typeI2C3_MDRBITS I2C3_MDRbits absolute 0x40023008;

 typedef struct tagI2C3_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C3_MTPRBITS;
sfr volatile typeI2C3_MTPRBITS I2C3_MTPRbits absolute 0x4002300C;

 typedef struct tagI2C3_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C3_MIMRBITS;
sfr volatile typeI2C3_MIMRBITS I2C3_MIMRbits absolute 0x40023010;

 typedef struct tagI2C3_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C3_MRISBITS;
sfr volatile typeI2C3_MRISBITS I2C3_MRISbits absolute 0x40023014;

 typedef struct tagI2C3_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C3_MMISBITS;
sfr volatile typeI2C3_MMISBITS I2C3_MMISbits absolute 0x40023018;

 typedef struct tagI2C3_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C3_MICRBITS;
sfr volatile typeI2C3_MICRBITS I2C3_MICRbits absolute 0x4002301C;

 typedef struct tagI2C3_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C3_MCRBITS;
sfr volatile typeI2C3_MCRBITS I2C3_MCRbits absolute 0x40023020;

 typedef struct tagI2C3_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MCLKOCNTBITS;
sfr volatile typeI2C3_MCLKOCNTBITS I2C3_MCLKOCNTbits absolute 0x40023024;

 typedef struct tagI2C3_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MBMONBITS;
sfr volatile typeI2C3_MBMONBITS I2C3_MBMONbits absolute 0x4002302C;

 typedef struct tagI2C3_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MBLENBITS;
sfr volatile typeI2C3_MBLENBITS I2C3_MBLENbits absolute 0x40023030;

 typedef struct tagI2C3_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MBCNTBITS;
sfr volatile typeI2C3_MBCNTBITS I2C3_MBCNTbits absolute 0x40023034;

 typedef struct tagI2C3_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C3_SOARBITS;
sfr volatile typeI2C3_SOARBITS I2C3_SOARbits absolute 0x40023800;

 typedef struct tagI2C3_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C3_SCSRBITS;
sfr volatile typeI2C3_SCSRBITS I2C3_SCSRbits absolute 0x40023804;

 typedef struct tagI2C3_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C3_SDRBITS;
sfr volatile typeI2C3_SDRBITS I2C3_SDRbits absolute 0x40023808;

 typedef struct tagI2C3_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C3_SIMRBITS;
sfr volatile typeI2C3_SIMRBITS I2C3_SIMRbits absolute 0x4002380C;

 typedef struct tagI2C3_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C3_SRISBITS;
sfr volatile typeI2C3_SRISBITS I2C3_SRISbits absolute 0x40023810;

 typedef struct tagI2C3_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C3_SMISBITS;
sfr volatile typeI2C3_SMISBITS I2C3_SMISbits absolute 0x40023814;

 typedef struct tagI2C3_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C3_SICRBITS;
sfr volatile typeI2C3_SICRBITS I2C3_SICRbits absolute 0x40023818;

 typedef struct tagI2C3_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C3_SOAR2BITS;
sfr volatile typeI2C3_SOAR2BITS I2C3_SOAR2bits absolute 0x4002381C;

 typedef struct tagI2C3_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C3_SACKCTLBITS;
sfr volatile typeI2C3_SACKCTLBITS I2C3_SACKCTLbits absolute 0x40023820;

 typedef struct tagI2C3_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C3_FIFODATABITS;
sfr volatile typeI2C3_FIFODATABITS I2C3_FIFODATAbits absolute 0x40023F00;

 typedef struct tagI2C3_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C3_FIFOCTLBITS;
sfr volatile typeI2C3_FIFOCTLBITS I2C3_FIFOCTLbits absolute 0x40023F04;

 typedef struct tagI2C3_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C3_FIFOSTATUSBITS;
sfr volatile typeI2C3_FIFOSTATUSBITS I2C3_FIFOSTATUSbits absolute 0x40023F08;

 typedef struct tagI2C3_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C3_PPBITS;
sfr volatile typeI2C3_PPBITS I2C3_PPbits absolute 0x40023FC0;

 typedef struct tagI2C3_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C3_PCBITS;
sfr volatile typeI2C3_PCBITS I2C3_PCbits absolute 0x40023FC4;

 typedef struct tagPWM0_CTLBITS {
  union {
    struct {
      unsigned PWM_CTL_GLOBALSYNC0 : 1;
      unsigned PWM_CTL_GLOBALSYNC1 : 1;
      unsigned PWM_CTL_GLOBALSYNC2 : 1;
      unsigned PWM_CTL_GLOBALSYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_CTLBITS;
sfr volatile typePWM0_CTLBITS PWM0_CTLbits absolute 0x40028000;

 typedef struct tagPWM0_SYNCBITS {
  union {
    struct {
      unsigned PWM_SYNC_SYNC0 : 1;
      unsigned PWM_SYNC_SYNC1 : 1;
      unsigned PWM_SYNC_SYNC2 : 1;
      unsigned PWM_SYNC_SYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_SYNCBITS;
sfr volatile typePWM0_SYNCBITS PWM0_SYNCbits absolute 0x40028004;

 typedef struct tagPWM0_ENABLEBITS {
  union {
    struct {
      unsigned PWM_ENABLE_PWM0EN : 1;
      unsigned PWM_ENABLE_PWM1EN : 1;
      unsigned PWM_ENABLE_PWM2EN : 1;
      unsigned PWM_ENABLE_PWM3EN : 1;
      unsigned PWM_ENABLE_PWM4EN : 1;
      unsigned PWM_ENABLE_PWM5EN : 1;
      unsigned PWM_ENABLE_PWM6EN : 1;
      unsigned PWM_ENABLE_PWM7EN : 1;
      unsigned : 24;
    };
  };
} typePWM0_ENABLEBITS;
sfr volatile typePWM0_ENABLEBITS PWM0_ENABLEbits absolute 0x40028008;

 typedef struct tagPWM0_INVERTBITS {
  union {
    struct {
      unsigned PWM_INVERT_PWM0INV : 1;
      unsigned PWM_INVERT_PWM1INV : 1;
      unsigned PWM_INVERT_PWM2INV : 1;
      unsigned PWM_INVERT_PWM3INV : 1;
      unsigned PWM_INVERT_PWM4INV : 1;
      unsigned PWM_INVERT_PWM5INV : 1;
      unsigned PWM_INVERT_PWM6INV : 1;
      unsigned PWM_INVERT_PWM7INV : 1;
      unsigned : 24;
    };
  };
} typePWM0_INVERTBITS;
sfr volatile typePWM0_INVERTBITS PWM0_INVERTbits absolute 0x4002800C;

 typedef struct tagPWM0_FAULTBITS {
  union {
    struct {
      unsigned PWM_FAULT_FAULT0 : 1;
      unsigned PWM_FAULT_FAULT1 : 1;
      unsigned PWM_FAULT_FAULT2 : 1;
      unsigned PWM_FAULT_FAULT3 : 1;
      unsigned PWM_FAULT_FAULT4 : 1;
      unsigned PWM_FAULT_FAULT5 : 1;
      unsigned PWM_FAULT_FAULT6 : 1;
      unsigned PWM_FAULT_FAULT7 : 1;
      unsigned : 24;
    };
  };
} typePWM0_FAULTBITS;
sfr volatile typePWM0_FAULTBITS PWM0_FAULTbits absolute 0x40028010;

 typedef struct tagPWM0_INTENBITS {
  union {
    struct {
      unsigned PWM_INTEN_INTPWM0 : 1;
      unsigned PWM_INTEN_INTPWM1 : 1;
      unsigned PWM_INTEN_INTPWM2 : 1;
      unsigned PWM_INTEN_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_INTEN_INTFAULT0 : 1;
      unsigned PWM_INTEN_INTFAULT1 : 1;
      unsigned PWM_INTEN_INTFAULT2 : 1;
      unsigned PWM_INTEN_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_INTENBITS;
sfr volatile typePWM0_INTENBITS PWM0_INTENbits absolute 0x40028014;

 typedef struct tagPWM0_RISBITS {
  union {
    struct {
      unsigned PWM_RIS_INTPWM0 : 1;
      unsigned PWM_RIS_INTPWM1 : 1;
      unsigned PWM_RIS_INTPWM2 : 1;
      unsigned PWM_RIS_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_RIS_INTFAULT0 : 1;
      unsigned PWM_RIS_INTFAULT1 : 1;
      unsigned PWM_RIS_INTFAULT2 : 1;
      unsigned PWM_RIS_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_RISBITS;
sfr volatile typePWM0_RISBITS PWM0_RISbits absolute 0x40028018;

 typedef struct tagPWM0_ISCBITS {
  union {
    struct {
      unsigned PWM_ISC_INTPWM0 : 1;
      unsigned PWM_ISC_INTPWM1 : 1;
      unsigned PWM_ISC_INTPWM2 : 1;
      unsigned PWM_ISC_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_ISC_INTFAULT0 : 1;
      unsigned PWM_ISC_INTFAULT1 : 1;
      unsigned PWM_ISC_INTFAULT2 : 1;
      unsigned PWM_ISC_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_ISCBITS;
sfr volatile typePWM0_ISCBITS PWM0_ISCbits absolute 0x4002801C;

 typedef struct tagPWM0_STATUSBITS {
  union {
    struct {
      unsigned PWM_STATUS_FAULT0 : 1;
      unsigned PWM_STATUS_FAULT1 : 1;
      unsigned PWM_STATUS_FAULT2 : 1;
      unsigned PWM_STATUS_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_STATUSBITS;
sfr volatile typePWM0_STATUSBITS PWM0_STATUSbits absolute 0x40028020;

 typedef struct tagPWM0_FAULTVALBITS {
  union {
    struct {
      unsigned PWM_FAULTVAL_PWM0 : 1;
      unsigned PWM_FAULTVAL_PWM1 : 1;
      unsigned PWM_FAULTVAL_PWM2 : 1;
      unsigned PWM_FAULTVAL_PWM3 : 1;
      unsigned PWM_FAULTVAL_PWM4 : 1;
      unsigned PWM_FAULTVAL_PWM5 : 1;
      unsigned PWM_FAULTVAL_PWM6 : 1;
      unsigned PWM_FAULTVAL_PWM7 : 1;
      unsigned : 24;
    };
  };
} typePWM0_FAULTVALBITS;
sfr volatile typePWM0_FAULTVALBITS PWM0_FAULTVALbits absolute 0x40028024;

 typedef struct tagPWM0_ENUPDBITS {
  union {
    struct {
      unsigned PWM_ENUPD_ENUPD0 : 2;
      unsigned PWM_ENUPD_ENUPD1 : 2;
      unsigned PWM_ENUPD_ENUPD2 : 2;
      unsigned PWM_ENUPD_ENUPD3 : 2;
      unsigned PWM_ENUPD_ENUPD4 : 2;
      unsigned PWM_ENUPD_ENUPD5 : 2;
      unsigned PWM_ENUPD_ENUPD6 : 2;
      unsigned PWM_ENUPD_ENUPD7 : 2;
      unsigned : 16;
    };
  };
} typePWM0_ENUPDBITS;
sfr volatile typePWM0_ENUPDBITS PWM0_ENUPDbits absolute 0x40028028;

 typedef struct tagPWM0__0_CTLBITS {
  union {
    struct {
      unsigned PWM_0_CTL_ENABLE : 1;
      unsigned PWM_0_CTL_MODE : 1;
      unsigned PWM_0_CTL_DEBUG : 1;
      unsigned PWM_0_CTL_LOADUPD : 1;
      unsigned PWM_0_CTL_CMPAUPD : 1;
      unsigned PWM_0_CTL_CMPBUPD : 1;
      unsigned PWM_0_CTL_GENAUPD : 2;
      unsigned PWM_0_CTL_GENBUPD : 2;
      unsigned PWM_0_CTL_DBCTLUPD : 2;
      unsigned PWM_0_CTL_DBRISEUPD : 2;
      unsigned PWM_0_CTL_DBFALLUPD : 2;
      unsigned PWM_0_CTL_FLTSRC : 1;
      unsigned PWM_0_CTL_MINFLTPER : 1;
      unsigned PWM_0_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__0_CTLBITS;
sfr volatile typePWM0__0_CTLBITS PWM0__0_CTLbits absolute 0x40028040;

 typedef struct tagPWM0__0_INTENBITS {
  union {
    struct {
      unsigned PWM_0_INTEN_INTCNTZERO : 1;
      unsigned PWM_0_INTEN_INTCNTLOAD : 1;
      unsigned PWM_0_INTEN_INTCMPAU : 1;
      unsigned PWM_0_INTEN_INTCMPAD : 1;
      unsigned PWM_0_INTEN_INTCMPBU : 1;
      unsigned PWM_0_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_0_INTEN_TRCNTZERO : 1;
      unsigned PWM_0_INTEN_TRCNTLOAD : 1;
      unsigned PWM_0_INTEN_TRCMPAU : 1;
      unsigned PWM_0_INTEN_TRCMPAD : 1;
      unsigned PWM_0_INTEN_TRCMPBU : 1;
      unsigned PWM_0_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__0_INTENBITS;
sfr volatile typePWM0__0_INTENBITS PWM0__0_INTENbits absolute 0x40028044;

 typedef struct tagPWM0__0_RISBITS {
  union {
    struct {
      unsigned PWM_0_RIS_INTCNTZERO : 1;
      unsigned PWM_0_RIS_INTCNTLOAD : 1;
      unsigned PWM_0_RIS_INTCMPAU : 1;
      unsigned PWM_0_RIS_INTCMPAD : 1;
      unsigned PWM_0_RIS_INTCMPBU : 1;
      unsigned PWM_0_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__0_RISBITS;
sfr volatile typePWM0__0_RISBITS PWM0__0_RISbits absolute 0x40028048;

 typedef struct tagPWM0__0_ISCBITS {
  union {
    struct {
      unsigned PWM_0_ISC_INTCNTZERO : 1;
      unsigned PWM_0_ISC_INTCNTLOAD : 1;
      unsigned PWM_0_ISC_INTCMPAU : 1;
      unsigned PWM_0_ISC_INTCMPAD : 1;
      unsigned PWM_0_ISC_INTCMPBU : 1;
      unsigned PWM_0_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__0_ISCBITS;
sfr volatile typePWM0__0_ISCBITS PWM0__0_ISCbits absolute 0x4002804C;

 typedef struct tagPWM0__0_LOADBITS {
  union {
    struct {
      unsigned PWM_0_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_LOADBITS;
sfr volatile typePWM0__0_LOADBITS PWM0__0_LOADbits absolute 0x40028050;

 typedef struct tagPWM0__0_COUNTBITS {
  union {
    struct {
      unsigned PWM_0_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_COUNTBITS;
sfr volatile typePWM0__0_COUNTBITS PWM0__0_COUNTbits absolute 0x40028054;

 typedef struct tagPWM0__0_CMPABITS {
  union {
    struct {
      unsigned PWM_0_CMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_CMPABITS;
sfr volatile typePWM0__0_CMPABITS PWM0__0_CMPAbits absolute 0x40028058;

 typedef struct tagPWM0__0_CMPBBITS {
  union {
    struct {
      unsigned PWM_0_CMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_CMPBBITS;
sfr volatile typePWM0__0_CMPBBITS PWM0__0_CMPBbits absolute 0x4002805C;

 typedef struct tagPWM0__0_GENABITS {
  union {
    struct {
      unsigned PWM_0_GENA_ACTZERO : 2;
      unsigned PWM_0_GENA_ACTLOAD : 2;
      unsigned PWM_0_GENA_ACTCMPAU : 2;
      unsigned PWM_0_GENA_ACTCMPAD : 2;
      unsigned PWM_0_GENA_ACTCMPBU : 2;
      unsigned PWM_0_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__0_GENABITS;
sfr volatile typePWM0__0_GENABITS PWM0__0_GENAbits absolute 0x40028060;

 typedef struct tagPWM0__0_GENBBITS {
  union {
    struct {
      unsigned PWM_0_GENB_ACTZERO : 2;
      unsigned PWM_0_GENB_ACTLOAD : 2;
      unsigned PWM_0_GENB_ACTCMPAU : 2;
      unsigned PWM_0_GENB_ACTCMPAD : 2;
      unsigned PWM_0_GENB_ACTCMPBU : 2;
      unsigned PWM_0_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__0_GENBBITS;
sfr volatile typePWM0__0_GENBBITS PWM0__0_GENBbits absolute 0x40028064;

 typedef struct tagPWM0__0_DBCTLBITS {
  union {
    struct {
      unsigned PWM_0_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__0_DBCTLBITS;
sfr volatile typePWM0__0_DBCTLBITS PWM0__0_DBCTLbits absolute 0x40028068;

 typedef struct tagPWM0__0_DBRISEBITS {
  union {
    struct {
      unsigned PWM_0_DBRISE_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__0_DBRISEBITS;
sfr volatile typePWM0__0_DBRISEBITS PWM0__0_DBRISEbits absolute 0x4002806C;

 typedef struct tagPWM0__0_DBFALLBITS {
  union {
    struct {
      unsigned PWM_0_DBFALL_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__0_DBFALLBITS;
sfr volatile typePWM0__0_DBFALLBITS PWM0__0_DBFALLbits absolute 0x40028070;

 typedef struct tagPWM0__0_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC0_FAULT0 : 1;
      unsigned PWM_0_FLTSRC0_FAULT1 : 1;
      unsigned PWM_0_FLTSRC0_FAULT2 : 1;
      unsigned PWM_0_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSRC0BITS;
sfr volatile typePWM0__0_FLTSRC0BITS PWM0__0_FLTSRC0bits absolute 0x40028074;

 typedef struct tagPWM0__0_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC1_DCMP0 : 1;
      unsigned PWM_0_FLTSRC1_DCMP1 : 1;
      unsigned PWM_0_FLTSRC1_DCMP2 : 1;
      unsigned PWM_0_FLTSRC1_DCMP3 : 1;
      unsigned PWM_0_FLTSRC1_DCMP4 : 1;
      unsigned PWM_0_FLTSRC1_DCMP5 : 1;
      unsigned PWM_0_FLTSRC1_DCMP6 : 1;
      unsigned PWM_0_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__0_FLTSRC1BITS;
sfr volatile typePWM0__0_FLTSRC1BITS PWM0__0_FLTSRC1bits absolute 0x40028078;

 typedef struct tagPWM0__0_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_0_MINFLTPER : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_MINFLTPERBITS;
sfr volatile typePWM0__0_MINFLTPERBITS PWM0__0_MINFLTPERbits absolute 0x4002807C;

 typedef struct tagPWM0__1_CTLBITS {
  union {
    struct {
      unsigned PWM_1_CTL_ENABLE : 1;
      unsigned PWM_1_CTL_MODE : 1;
      unsigned PWM_1_CTL_DEBUG : 1;
      unsigned PWM_1_CTL_LOADUPD : 1;
      unsigned PWM_1_CTL_CMPAUPD : 1;
      unsigned PWM_1_CTL_CMPBUPD : 1;
      unsigned PWM_1_CTL_GENAUPD : 2;
      unsigned PWM_1_CTL_GENBUPD : 2;
      unsigned PWM_1_CTL_DBCTLUPD : 2;
      unsigned PWM_1_CTL_DBRISEUPD : 2;
      unsigned PWM_1_CTL_DBFALLUPD : 2;
      unsigned PWM_1_CTL_FLTSRC : 1;
      unsigned PWM_1_CTL_MINFLTPER : 1;
      unsigned PWM_1_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__1_CTLBITS;
sfr volatile typePWM0__1_CTLBITS PWM0__1_CTLbits absolute 0x40028080;

 typedef struct tagPWM0__1_INTENBITS {
  union {
    struct {
      unsigned PWM_1_INTEN_INTCNTZERO : 1;
      unsigned PWM_1_INTEN_INTCNTLOAD : 1;
      unsigned PWM_1_INTEN_INTCMPAU : 1;
      unsigned PWM_1_INTEN_INTCMPAD : 1;
      unsigned PWM_1_INTEN_INTCMPBU : 1;
      unsigned PWM_1_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_1_INTEN_TRCNTZERO : 1;
      unsigned PWM_1_INTEN_TRCNTLOAD : 1;
      unsigned PWM_1_INTEN_TRCMPAU : 1;
      unsigned PWM_1_INTEN_TRCMPAD : 1;
      unsigned PWM_1_INTEN_TRCMPBU : 1;
      unsigned PWM_1_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__1_INTENBITS;
sfr volatile typePWM0__1_INTENBITS PWM0__1_INTENbits absolute 0x40028084;

 typedef struct tagPWM0__1_RISBITS {
  union {
    struct {
      unsigned PWM_1_RIS_INTCNTZERO : 1;
      unsigned PWM_1_RIS_INTCNTLOAD : 1;
      unsigned PWM_1_RIS_INTCMPAU : 1;
      unsigned PWM_1_RIS_INTCMPAD : 1;
      unsigned PWM_1_RIS_INTCMPBU : 1;
      unsigned PWM_1_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__1_RISBITS;
sfr volatile typePWM0__1_RISBITS PWM0__1_RISbits absolute 0x40028088;

 typedef struct tagPWM0__1_ISCBITS {
  union {
    struct {
      unsigned PWM_1_ISC_INTCNTZERO : 1;
      unsigned PWM_1_ISC_INTCNTLOAD : 1;
      unsigned PWM_1_ISC_INTCMPAU : 1;
      unsigned PWM_1_ISC_INTCMPAD : 1;
      unsigned PWM_1_ISC_INTCMPBU : 1;
      unsigned PWM_1_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__1_ISCBITS;
sfr volatile typePWM0__1_ISCBITS PWM0__1_ISCbits absolute 0x4002808C;

 typedef struct tagPWM0__1_LOADBITS {
  union {
    struct {
      unsigned PWM_1_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_LOADBITS;
sfr volatile typePWM0__1_LOADBITS PWM0__1_LOADbits absolute 0x40028090;

 typedef struct tagPWM0__1_COUNTBITS {
  union {
    struct {
      unsigned PWM_1_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_COUNTBITS;
sfr volatile typePWM0__1_COUNTBITS PWM0__1_COUNTbits absolute 0x40028094;

 typedef struct tagPWM0__1_CMPABITS {
  union {
    struct {
      unsigned PWM_1_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_CMPABITS;
sfr volatile typePWM0__1_CMPABITS PWM0__1_CMPAbits absolute 0x40028098;

 typedef struct tagPWM0__1_CMPBBITS {
  union {
    struct {
      unsigned PWM_1_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_CMPBBITS;
sfr volatile typePWM0__1_CMPBBITS PWM0__1_CMPBbits absolute 0x4002809C;

 typedef struct tagPWM0__1_GENABITS {
  union {
    struct {
      unsigned PWM_1_GENA_ACTZERO : 2;
      unsigned PWM_1_GENA_ACTLOAD : 2;
      unsigned PWM_1_GENA_ACTCMPAU : 2;
      unsigned PWM_1_GENA_ACTCMPAD : 2;
      unsigned PWM_1_GENA_ACTCMPBU : 2;
      unsigned PWM_1_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__1_GENABITS;
sfr volatile typePWM0__1_GENABITS PWM0__1_GENAbits absolute 0x400280A0;

 typedef struct tagPWM0__1_GENBBITS {
  union {
    struct {
      unsigned PWM_1_GENB_ACTZERO : 2;
      unsigned PWM_1_GENB_ACTLOAD : 2;
      unsigned PWM_1_GENB_ACTCMPAU : 2;
      unsigned PWM_1_GENB_ACTCMPAD : 2;
      unsigned PWM_1_GENB_ACTCMPBU : 2;
      unsigned PWM_1_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__1_GENBBITS;
sfr volatile typePWM0__1_GENBBITS PWM0__1_GENBbits absolute 0x400280A4;

 typedef struct tagPWM0__1_DBCTLBITS {
  union {
    struct {
      unsigned PWM_1_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__1_DBCTLBITS;
sfr volatile typePWM0__1_DBCTLBITS PWM0__1_DBCTLbits absolute 0x400280A8;

 typedef struct tagPWM0__1_DBRISEBITS {
  union {
    struct {
      unsigned PWM_1_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__1_DBRISEBITS;
sfr volatile typePWM0__1_DBRISEBITS PWM0__1_DBRISEbits absolute 0x400280AC;

 typedef struct tagPWM0__1_DBFALLBITS {
  union {
    struct {
      unsigned PWM_1_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__1_DBFALLBITS;
sfr volatile typePWM0__1_DBFALLBITS PWM0__1_DBFALLbits absolute 0x400280B0;

 typedef struct tagPWM0__1_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC0_FAULT0 : 1;
      unsigned PWM_1_FLTSRC0_FAULT1 : 1;
      unsigned PWM_1_FLTSRC0_FAULT2 : 1;
      unsigned PWM_1_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSRC0BITS;
sfr volatile typePWM0__1_FLTSRC0BITS PWM0__1_FLTSRC0bits absolute 0x400280B4;

 typedef struct tagPWM0__1_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC1_DCMP0 : 1;
      unsigned PWM_1_FLTSRC1_DCMP1 : 1;
      unsigned PWM_1_FLTSRC1_DCMP2 : 1;
      unsigned PWM_1_FLTSRC1_DCMP3 : 1;
      unsigned PWM_1_FLTSRC1_DCMP4 : 1;
      unsigned PWM_1_FLTSRC1_DCMP5 : 1;
      unsigned PWM_1_FLTSRC1_DCMP6 : 1;
      unsigned PWM_1_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__1_FLTSRC1BITS;
sfr volatile typePWM0__1_FLTSRC1BITS PWM0__1_FLTSRC1bits absolute 0x400280B8;

 typedef struct tagPWM0__1_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_1_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_MINFLTPERBITS;
sfr volatile typePWM0__1_MINFLTPERBITS PWM0__1_MINFLTPERbits absolute 0x400280BC;

 typedef struct tagPWM0__2_CTLBITS {
  union {
    struct {
      unsigned PWM_2_CTL_ENABLE : 1;
      unsigned PWM_2_CTL_MODE : 1;
      unsigned PWM_2_CTL_DEBUG : 1;
      unsigned PWM_2_CTL_LOADUPD : 1;
      unsigned PWM_2_CTL_CMPAUPD : 1;
      unsigned PWM_2_CTL_CMPBUPD : 1;
      unsigned PWM_2_CTL_GENAUPD : 2;
      unsigned PWM_2_CTL_GENBUPD : 2;
      unsigned PWM_2_CTL_DBCTLUPD : 2;
      unsigned PWM_2_CTL_DBRISEUPD : 2;
      unsigned PWM_2_CTL_DBFALLUPD : 2;
      unsigned PWM_2_CTL_FLTSRC : 1;
      unsigned PWM_2_CTL_MINFLTPER : 1;
      unsigned PWM_2_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__2_CTLBITS;
sfr volatile typePWM0__2_CTLBITS PWM0__2_CTLbits absolute 0x400280C0;

 typedef struct tagPWM0__2_INTENBITS {
  union {
    struct {
      unsigned PWM_2_INTEN_INTCNTZERO : 1;
      unsigned PWM_2_INTEN_INTCNTLOAD : 1;
      unsigned PWM_2_INTEN_INTCMPAU : 1;
      unsigned PWM_2_INTEN_INTCMPAD : 1;
      unsigned PWM_2_INTEN_INTCMPBU : 1;
      unsigned PWM_2_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_2_INTEN_TRCNTZERO : 1;
      unsigned PWM_2_INTEN_TRCNTLOAD : 1;
      unsigned PWM_2_INTEN_TRCMPAU : 1;
      unsigned PWM_2_INTEN_TRCMPAD : 1;
      unsigned PWM_2_INTEN_TRCMPBU : 1;
      unsigned PWM_2_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__2_INTENBITS;
sfr volatile typePWM0__2_INTENBITS PWM0__2_INTENbits absolute 0x400280C4;

 typedef struct tagPWM0__2_RISBITS {
  union {
    struct {
      unsigned PWM_2_RIS_INTCNTZERO : 1;
      unsigned PWM_2_RIS_INTCNTLOAD : 1;
      unsigned PWM_2_RIS_INTCMPAU : 1;
      unsigned PWM_2_RIS_INTCMPAD : 1;
      unsigned PWM_2_RIS_INTCMPBU : 1;
      unsigned PWM_2_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__2_RISBITS;
sfr volatile typePWM0__2_RISBITS PWM0__2_RISbits absolute 0x400280C8;

 typedef struct tagPWM0__2_ISCBITS {
  union {
    struct {
      unsigned PWM_2_ISC_INTCNTZERO : 1;
      unsigned PWM_2_ISC_INTCNTLOAD : 1;
      unsigned PWM_2_ISC_INTCMPAU : 1;
      unsigned PWM_2_ISC_INTCMPAD : 1;
      unsigned PWM_2_ISC_INTCMPBU : 1;
      unsigned PWM_2_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__2_ISCBITS;
sfr volatile typePWM0__2_ISCBITS PWM0__2_ISCbits absolute 0x400280CC;

 typedef struct tagPWM0__2_LOADBITS {
  union {
    struct {
      unsigned PWM_2_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_LOADBITS;
sfr volatile typePWM0__2_LOADBITS PWM0__2_LOADbits absolute 0x400280D0;

 typedef struct tagPWM0__2_COUNTBITS {
  union {
    struct {
      unsigned PWM_2_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_COUNTBITS;
sfr volatile typePWM0__2_COUNTBITS PWM0__2_COUNTbits absolute 0x400280D4;

 typedef struct tagPWM0__2_CMPABITS {
  union {
    struct {
      unsigned PWM_2_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_CMPABITS;
sfr volatile typePWM0__2_CMPABITS PWM0__2_CMPAbits absolute 0x400280D8;

 typedef struct tagPWM0__2_CMPBBITS {
  union {
    struct {
      unsigned PWM_2_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_CMPBBITS;
sfr volatile typePWM0__2_CMPBBITS PWM0__2_CMPBbits absolute 0x400280DC;

 typedef struct tagPWM0__2_GENABITS {
  union {
    struct {
      unsigned PWM_2_GENA_ACTZERO : 2;
      unsigned PWM_2_GENA_ACTLOAD : 2;
      unsigned PWM_2_GENA_ACTCMPAU : 2;
      unsigned PWM_2_GENA_ACTCMPAD : 2;
      unsigned PWM_2_GENA_ACTCMPBU : 2;
      unsigned PWM_2_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__2_GENABITS;
sfr volatile typePWM0__2_GENABITS PWM0__2_GENAbits absolute 0x400280E0;

 typedef struct tagPWM0__2_GENBBITS {
  union {
    struct {
      unsigned PWM_2_GENB_ACTZERO : 2;
      unsigned PWM_2_GENB_ACTLOAD : 2;
      unsigned PWM_2_GENB_ACTCMPAU : 2;
      unsigned PWM_2_GENB_ACTCMPAD : 2;
      unsigned PWM_2_GENB_ACTCMPBU : 2;
      unsigned PWM_2_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__2_GENBBITS;
sfr volatile typePWM0__2_GENBBITS PWM0__2_GENBbits absolute 0x400280E4;

 typedef struct tagPWM0__2_DBCTLBITS {
  union {
    struct {
      unsigned PWM_2_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__2_DBCTLBITS;
sfr volatile typePWM0__2_DBCTLBITS PWM0__2_DBCTLbits absolute 0x400280E8;

 typedef struct tagPWM0__2_DBRISEBITS {
  union {
    struct {
      unsigned PWM_2_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__2_DBRISEBITS;
sfr volatile typePWM0__2_DBRISEBITS PWM0__2_DBRISEbits absolute 0x400280EC;

 typedef struct tagPWM0__2_DBFALLBITS {
  union {
    struct {
      unsigned PWM_2_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__2_DBFALLBITS;
sfr volatile typePWM0__2_DBFALLBITS PWM0__2_DBFALLbits absolute 0x400280F0;

 typedef struct tagPWM0__2_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC0_FAULT0 : 1;
      unsigned PWM_2_FLTSRC0_FAULT1 : 1;
      unsigned PWM_2_FLTSRC0_FAULT2 : 1;
      unsigned PWM_2_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSRC0BITS;
sfr volatile typePWM0__2_FLTSRC0BITS PWM0__2_FLTSRC0bits absolute 0x400280F4;

 typedef struct tagPWM0__2_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC1_DCMP0 : 1;
      unsigned PWM_2_FLTSRC1_DCMP1 : 1;
      unsigned PWM_2_FLTSRC1_DCMP2 : 1;
      unsigned PWM_2_FLTSRC1_DCMP3 : 1;
      unsigned PWM_2_FLTSRC1_DCMP4 : 1;
      unsigned PWM_2_FLTSRC1_DCMP5 : 1;
      unsigned PWM_2_FLTSRC1_DCMP6 : 1;
      unsigned PWM_2_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__2_FLTSRC1BITS;
sfr volatile typePWM0__2_FLTSRC1BITS PWM0__2_FLTSRC1bits absolute 0x400280F8;

 typedef struct tagPWM0__2_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_2_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_MINFLTPERBITS;
sfr volatile typePWM0__2_MINFLTPERBITS PWM0__2_MINFLTPERbits absolute 0x400280FC;

 typedef struct tagPWM0__3_CTLBITS {
  union {
    struct {
      unsigned PWM_3_CTL_ENABLE : 1;
      unsigned PWM_3_CTL_MODE : 1;
      unsigned PWM_3_CTL_DEBUG : 1;
      unsigned PWM_3_CTL_LOADUPD : 1;
      unsigned PWM_3_CTL_CMPAUPD : 1;
      unsigned PWM_3_CTL_CMPBUPD : 1;
      unsigned PWM_3_CTL_GENAUPD : 2;
      unsigned PWM_3_CTL_GENBUPD : 2;
      unsigned PWM_3_CTL_DBCTLUPD : 2;
      unsigned PWM_3_CTL_DBRISEUPD : 2;
      unsigned PWM_3_CTL_DBFALLUPD : 2;
      unsigned PWM_3_CTL_FLTSRC : 1;
      unsigned PWM_3_CTL_MINFLTPER : 1;
      unsigned PWM_3_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__3_CTLBITS;
sfr volatile typePWM0__3_CTLBITS PWM0__3_CTLbits absolute 0x40028100;

 typedef struct tagPWM0__3_INTENBITS {
  union {
    struct {
      unsigned PWM_3_INTEN_INTCNTZERO : 1;
      unsigned PWM_3_INTEN_INTCNTLOAD : 1;
      unsigned PWM_3_INTEN_INTCMPAU : 1;
      unsigned PWM_3_INTEN_INTCMPAD : 1;
      unsigned PWM_3_INTEN_INTCMPBU : 1;
      unsigned PWM_3_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_3_INTEN_TRCNTZERO : 1;
      unsigned PWM_3_INTEN_TRCNTLOAD : 1;
      unsigned PWM_3_INTEN_TRCMPAU : 1;
      unsigned PWM_3_INTEN_TRCMPAD : 1;
      unsigned PWM_3_INTEN_TRCMPBU : 1;
      unsigned PWM_3_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__3_INTENBITS;
sfr volatile typePWM0__3_INTENBITS PWM0__3_INTENbits absolute 0x40028104;

 typedef struct tagPWM0__3_RISBITS {
  union {
    struct {
      unsigned PWM_3_RIS_INTCNTZERO : 1;
      unsigned PWM_3_RIS_INTCNTLOAD : 1;
      unsigned PWM_3_RIS_INTCMPAU : 1;
      unsigned PWM_3_RIS_INTCMPAD : 1;
      unsigned PWM_3_RIS_INTCMPBU : 1;
      unsigned PWM_3_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__3_RISBITS;
sfr volatile typePWM0__3_RISBITS PWM0__3_RISbits absolute 0x40028108;

 typedef struct tagPWM0__3_ISCBITS {
  union {
    struct {
      unsigned PWM_3_ISC_INTCNTZERO : 1;
      unsigned PWM_3_ISC_INTCNTLOAD : 1;
      unsigned PWM_3_ISC_INTCMPAU : 1;
      unsigned PWM_3_ISC_INTCMPAD : 1;
      unsigned PWM_3_ISC_INTCMPBU : 1;
      unsigned PWM_3_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__3_ISCBITS;
sfr volatile typePWM0__3_ISCBITS PWM0__3_ISCbits absolute 0x4002810C;

 typedef struct tagPWM0__3_LOADBITS {
  union {
    struct {
      unsigned PWM_3_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_LOADBITS;
sfr volatile typePWM0__3_LOADBITS PWM0__3_LOADbits absolute 0x40028110;

 typedef struct tagPWM0__3_COUNTBITS {
  union {
    struct {
      unsigned PWM_3_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_COUNTBITS;
sfr volatile typePWM0__3_COUNTBITS PWM0__3_COUNTbits absolute 0x40028114;

 typedef struct tagPWM0__3_CMPABITS {
  union {
    struct {
      unsigned PWM_3_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_CMPABITS;
sfr volatile typePWM0__3_CMPABITS PWM0__3_CMPAbits absolute 0x40028118;

 typedef struct tagPWM0__3_CMPBBITS {
  union {
    struct {
      unsigned PWM_3_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_CMPBBITS;
sfr volatile typePWM0__3_CMPBBITS PWM0__3_CMPBbits absolute 0x4002811C;

 typedef struct tagPWM0__3_GENABITS {
  union {
    struct {
      unsigned PWM_3_GENA_ACTZERO : 2;
      unsigned PWM_3_GENA_ACTLOAD : 2;
      unsigned PWM_3_GENA_ACTCMPAU : 2;
      unsigned PWM_3_GENA_ACTCMPAD : 2;
      unsigned PWM_3_GENA_ACTCMPBU : 2;
      unsigned PWM_3_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__3_GENABITS;
sfr volatile typePWM0__3_GENABITS PWM0__3_GENAbits absolute 0x40028120;

 typedef struct tagPWM0__3_GENBBITS {
  union {
    struct {
      unsigned PWM_3_GENB_ACTZERO : 2;
      unsigned PWM_3_GENB_ACTLOAD : 2;
      unsigned PWM_3_GENB_ACTCMPAU : 2;
      unsigned PWM_3_GENB_ACTCMPAD : 2;
      unsigned PWM_3_GENB_ACTCMPBU : 2;
      unsigned PWM_3_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__3_GENBBITS;
sfr volatile typePWM0__3_GENBBITS PWM0__3_GENBbits absolute 0x40028124;

 typedef struct tagPWM0__3_DBCTLBITS {
  union {
    struct {
      unsigned PWM_3_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__3_DBCTLBITS;
sfr volatile typePWM0__3_DBCTLBITS PWM0__3_DBCTLbits absolute 0x40028128;

 typedef struct tagPWM0__3_DBRISEBITS {
  union {
    struct {
      unsigned PWM_3_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__3_DBRISEBITS;
sfr volatile typePWM0__3_DBRISEBITS PWM0__3_DBRISEbits absolute 0x4002812C;

 typedef struct tagPWM0__3_DBFALLBITS {
  union {
    struct {
      unsigned PWM_3_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__3_DBFALLBITS;
sfr volatile typePWM0__3_DBFALLBITS PWM0__3_DBFALLbits absolute 0x40028130;

 typedef struct tagPWM0__3_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC0_FAULT0 : 1;
      unsigned PWM_3_FLTSRC0_FAULT1 : 1;
      unsigned PWM_3_FLTSRC0_FAULT2 : 1;
      unsigned PWM_3_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSRC0BITS;
sfr volatile typePWM0__3_FLTSRC0BITS PWM0__3_FLTSRC0bits absolute 0x40028134;

 typedef struct tagPWM0__3_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC1_DCMP0 : 1;
      unsigned PWM_3_FLTSRC1_DCMP1 : 1;
      unsigned PWM_3_FLTSRC1_DCMP2 : 1;
      unsigned PWM_3_FLTSRC1_DCMP3 : 1;
      unsigned PWM_3_FLTSRC1_DCMP4 : 1;
      unsigned PWM_3_FLTSRC1_DCMP5 : 1;
      unsigned PWM_3_FLTSRC1_DCMP6 : 1;
      unsigned PWM_3_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__3_FLTSRC1BITS;
sfr volatile typePWM0__3_FLTSRC1BITS PWM0__3_FLTSRC1bits absolute 0x40028138;

 typedef struct tagPWM0__3_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_3_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_MINFLTPERBITS;
sfr volatile typePWM0__3_MINFLTPERBITS PWM0__3_MINFLTPERbits absolute 0x4002813C;

 typedef struct tagPWM0__0_FLTSENBITS {
  union {
    struct {
      unsigned PWM_0_FLTSEN_FAULT0 : 1;
      unsigned PWM_0_FLTSEN_FAULT1 : 1;
      unsigned PWM_0_FLTSEN_FAULT2 : 1;
      unsigned PWM_0_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSENBITS;
sfr volatile typePWM0__0_FLTSENBITS PWM0__0_FLTSENbits absolute 0x40028800;

 typedef struct tagPWM0__0_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSTAT0BITS;
sfr volatile typePWM0__0_FLTSTAT0BITS PWM0__0_FLTSTAT0bits absolute 0x40028804;

 typedef struct tagPWM0__0_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__0_FLTSTAT1BITS;
sfr volatile typePWM0__0_FLTSTAT1BITS PWM0__0_FLTSTAT1bits absolute 0x40028808;

 typedef struct tagPWM0__1_FLTSENBITS {
  union {
    struct {
      unsigned PWM_1_FLTSEN_FAULT0 : 1;
      unsigned PWM_1_FLTSEN_FAULT1 : 1;
      unsigned PWM_1_FLTSEN_FAULT2 : 1;
      unsigned PWM_1_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSENBITS;
sfr volatile typePWM0__1_FLTSENBITS PWM0__1_FLTSENbits absolute 0x40028880;

 typedef struct tagPWM0__1_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSTAT0BITS;
sfr volatile typePWM0__1_FLTSTAT0BITS PWM0__1_FLTSTAT0bits absolute 0x40028884;

 typedef struct tagPWM0__1_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__1_FLTSTAT1BITS;
sfr volatile typePWM0__1_FLTSTAT1BITS PWM0__1_FLTSTAT1bits absolute 0x40028888;

 typedef struct tagPWM0__2_FLTSENBITS {
  union {
    struct {
      unsigned PWM_2_FLTSEN_FAULT0 : 1;
      unsigned PWM_2_FLTSEN_FAULT1 : 1;
      unsigned PWM_2_FLTSEN_FAULT2 : 1;
      unsigned PWM_2_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSENBITS;
sfr volatile typePWM0__2_FLTSENBITS PWM0__2_FLTSENbits absolute 0x40028900;

 typedef struct tagPWM0__2_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSTAT0BITS;
sfr volatile typePWM0__2_FLTSTAT0BITS PWM0__2_FLTSTAT0bits absolute 0x40028904;

 typedef struct tagPWM0__2_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__2_FLTSTAT1BITS;
sfr volatile typePWM0__2_FLTSTAT1BITS PWM0__2_FLTSTAT1bits absolute 0x40028908;

 typedef struct tagPWM0__3_FLTSENBITS {
  union {
    struct {
      unsigned PWM_3_FLTSEN_FAULT0 : 1;
      unsigned PWM_3_FLTSEN_FAULT1 : 1;
      unsigned PWM_3_FLTSEN_FAULT2 : 1;
      unsigned PWM_3_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSENBITS;
sfr volatile typePWM0__3_FLTSENBITS PWM0__3_FLTSENbits absolute 0x40028980;

 typedef struct tagPWM0__3_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSTAT0BITS;
sfr volatile typePWM0__3_FLTSTAT0BITS PWM0__3_FLTSTAT0bits absolute 0x40028984;

 typedef struct tagPWM0__3_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__3_FLTSTAT1BITS;
sfr volatile typePWM0__3_FLTSTAT1BITS PWM0__3_FLTSTAT1bits absolute 0x40028988;

 typedef struct tagPWM0_PPBITS {
  union {
    struct {
      unsigned PWM_PP_GCNT : 4;
      unsigned PWM_PP_FCNT : 4;
      unsigned PWM_PP_ESYNC : 1;
      unsigned PWM_PP_EFAULT : 1;
      unsigned PWM_PP_ONE : 1;
      unsigned : 21;
    };
  };
} typePWM0_PPBITS;
sfr volatile typePWM0_PPBITS PWM0_PPbits absolute 0x40028FC0;

 typedef struct tagPWM0_CCBITS {
  union {
    struct {
      unsigned PWM_CC_PWMDIV : 3;
      unsigned : 5;
      unsigned PWM_CC_USEPWM : 1;
      unsigned : 23;
    };
  };
} typePWM0_CCBITS;
sfr volatile typePWM0_CCBITS PWM0_CCbits absolute 0x40028FC8;

 typedef struct tagQEI0_CTLBITS {
  union {
    struct {
      unsigned QEI_CTL_ENABLE : 1;
      unsigned QEI_CTL_SWAP : 1;
      unsigned QEI_CTL_SIGMODE : 1;
      unsigned QEI_CTL_CAPMODE : 1;
      unsigned QEI_CTL_RESMODE : 1;
      unsigned QEI_CTL_VELEN : 1;
      unsigned QEI_CTL_VELDIV : 3;
      unsigned QEI_CTL_INVA : 1;
      unsigned QEI_CTL_INVB : 1;
      unsigned QEI_CTL_INVI : 1;
      unsigned QEI_CTL_STALLEN : 1;
      unsigned QEI_CTL_FILTEN : 1;
      unsigned : 2;
      unsigned QEI_CTL_FILTCNT : 4;
      unsigned : 12;
    };
  };
} typeQEI0_CTLBITS;
sfr volatile typeQEI0_CTLBITS QEI0_CTLbits absolute 0x4002C000;

 typedef struct tagQEI0_STATBITS {
  union {
    struct {
      unsigned QEI_STAT_ERROR : 1;
      unsigned QEI_STAT_DIRECTION : 1;
      unsigned : 30;
    };
  };
} typeQEI0_STATBITS;
sfr volatile typeQEI0_STATBITS QEI0_STATbits absolute 0x4002C004;

 typedef struct tagQEI0_POSBITS {
  union {
    struct {
      unsigned QEI_POS : 32;
    };
  };
} typeQEI0_POSBITS;
sfr volatile typeQEI0_POSBITS QEI0_POSbits absolute 0x4002C008;

 typedef struct tagQEI0_MAXPOSBITS {
  union {
    struct {
      unsigned QEI_MAXPOS : 32;
    };
  };
} typeQEI0_MAXPOSBITS;
sfr volatile typeQEI0_MAXPOSBITS QEI0_MAXPOSbits absolute 0x4002C00C;

 typedef struct tagQEI0_LOADBITS {
  union {
    struct {
      unsigned QEI_LOAD : 32;
    };
  };
} typeQEI0_LOADBITS;
sfr volatile typeQEI0_LOADBITS QEI0_LOADbits absolute 0x4002C010;

 typedef struct tagQEI0_TIMEBITS {
  union {
    struct {
      unsigned QEI_TIME : 32;
    };
  };
} typeQEI0_TIMEBITS;
sfr volatile typeQEI0_TIMEBITS QEI0_TIMEbits absolute 0x4002C014;

 typedef struct tagQEI0_COUNTBITS {
  union {
    struct {
      unsigned QEI_COUNT : 32;
    };
  };
} typeQEI0_COUNTBITS;
sfr volatile typeQEI0_COUNTBITS QEI0_COUNTbits absolute 0x4002C018;

 typedef struct tagQEI0_SPEEDBITS {
  union {
    struct {
      unsigned QEI_SPEED : 32;
    };
  };
} typeQEI0_SPEEDBITS;
sfr volatile typeQEI0_SPEEDBITS QEI0_SPEEDbits absolute 0x4002C01C;

 typedef struct tagQEI0_INTENBITS {
  union {
    struct {
      unsigned QEI_INTEN_INDEX : 1;
      unsigned QEI_INTEN_TIMER : 1;
      unsigned QEI_INTEN_DIR : 1;
      unsigned QEI_INTEN_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_INTENBITS;
sfr volatile typeQEI0_INTENBITS QEI0_INTENbits absolute 0x4002C020;

 typedef struct tagQEI0_RISBITS {
  union {
    struct {
      unsigned QEI_RIS_INDEX : 1;
      unsigned QEI_RIS_TIMER : 1;
      unsigned QEI_RIS_DIR : 1;
      unsigned QEI_RIS_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_RISBITS;
sfr volatile typeQEI0_RISBITS QEI0_RISbits absolute 0x4002C024;

 typedef struct tagQEI0_ISCBITS {
  union {
    struct {
      unsigned QEI_ISC_INDEX : 1;
      unsigned QEI_ISC_TIMER : 1;
      unsigned QEI_ISC_DIR : 1;
      unsigned QEI_ISC_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_ISCBITS;
sfr volatile typeQEI0_ISCBITS QEI0_ISCbits absolute 0x4002C028;

 typedef struct tagTIMER0_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER0_CFGBITS;
sfr volatile typeTIMER0_CFGBITS TIMER0_CFGbits absolute 0x40030000;

 typedef struct tagTIMER0_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER0_TAMRBITS;
sfr volatile typeTIMER0_TAMRBITS TIMER0_TAMRbits absolute 0x40030004;

 typedef struct tagTIMER0_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER0_TBMRBITS;
sfr volatile typeTIMER0_TBMRBITS TIMER0_TBMRbits absolute 0x40030008;

 typedef struct tagTIMER0_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER0_CTLBITS;
sfr volatile typeTIMER0_CTLBITS TIMER0_CTLbits absolute 0x4003000C;

 typedef struct tagTIMER0_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER0_SYNCBITS;
sfr volatile typeTIMER0_SYNCBITS TIMER0_SYNCbits absolute 0x40030010;

 typedef struct tagTIMER0_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER0_IMRBITS;
sfr volatile typeTIMER0_IMRBITS TIMER0_IMRbits absolute 0x40030018;

 typedef struct tagTIMER0_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER0_RISBITS;
sfr volatile typeTIMER0_RISBITS TIMER0_RISbits absolute 0x4003001C;

 typedef struct tagTIMER0_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER0_MISBITS;
sfr volatile typeTIMER0_MISBITS TIMER0_MISbits absolute 0x40030020;

 typedef struct tagTIMER0_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER0_ICRBITS;
sfr volatile typeTIMER0_ICRBITS TIMER0_ICRbits absolute 0x40030024;

 typedef struct tagTIMER0_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER0_TAPRBITS;
sfr volatile typeTIMER0_TAPRBITS TIMER0_TAPRbits absolute 0x40030038;

 typedef struct tagTIMER0_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER0_TBPRBITS;
sfr volatile typeTIMER0_TBPRBITS TIMER0_TBPRbits absolute 0x4003003C;

 typedef struct tagTIMER0_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER0_TAPMRBITS;
sfr volatile typeTIMER0_TAPMRBITS TIMER0_TAPMRbits absolute 0x40030040;

 typedef struct tagTIMER0_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER0_TBPMRBITS;
sfr volatile typeTIMER0_TBPMRBITS TIMER0_TBPMRbits absolute 0x40030044;

 typedef struct tagTIMER0_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_RTCPDBITS;
sfr volatile typeTIMER0_RTCPDBITS TIMER0_RTCPDbits absolute 0x40030058;

 typedef struct tagTIMER0_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TAPSBITS;
sfr volatile typeTIMER0_TAPSBITS TIMER0_TAPSbits absolute 0x4003005C;

 typedef struct tagTIMER0_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TBPSBITS;
sfr volatile typeTIMER0_TBPSBITS TIMER0_TBPSbits absolute 0x40030060;

 typedef struct tagTIMER0_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER0_DMAEVBITS;
sfr volatile typeTIMER0_DMAEVBITS TIMER0_DMAEVbits absolute 0x4003006C;

 typedef struct tagTIMER0_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER0_ADCEVBITS;
sfr volatile typeTIMER0_ADCEVBITS TIMER0_ADCEVbits absolute 0x40030070;

 typedef struct tagTIMER0_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER0_PPBITS;
sfr volatile typeTIMER0_PPBITS TIMER0_PPbits absolute 0x40030FC0;

 typedef struct tagTIMER0_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER0_CCBITS;
sfr volatile typeTIMER0_CCBITS TIMER0_CCbits absolute 0x40030FC8;

 typedef struct tagTIMER1_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER1_CFGBITS;
sfr volatile typeTIMER1_CFGBITS TIMER1_CFGbits absolute 0x40031000;

 typedef struct tagTIMER1_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER1_TAMRBITS;
sfr volatile typeTIMER1_TAMRBITS TIMER1_TAMRbits absolute 0x40031004;

 typedef struct tagTIMER1_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER1_TBMRBITS;
sfr volatile typeTIMER1_TBMRBITS TIMER1_TBMRbits absolute 0x40031008;

 typedef struct tagTIMER1_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER1_CTLBITS;
sfr volatile typeTIMER1_CTLBITS TIMER1_CTLbits absolute 0x4003100C;

 typedef struct tagTIMER1_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER1_SYNCBITS;
sfr volatile typeTIMER1_SYNCBITS TIMER1_SYNCbits absolute 0x40031010;

 typedef struct tagTIMER1_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER1_IMRBITS;
sfr volatile typeTIMER1_IMRBITS TIMER1_IMRbits absolute 0x40031018;

 typedef struct tagTIMER1_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER1_RISBITS;
sfr volatile typeTIMER1_RISBITS TIMER1_RISbits absolute 0x4003101C;

 typedef struct tagTIMER1_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER1_MISBITS;
sfr volatile typeTIMER1_MISBITS TIMER1_MISbits absolute 0x40031020;

 typedef struct tagTIMER1_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER1_ICRBITS;
sfr volatile typeTIMER1_ICRBITS TIMER1_ICRbits absolute 0x40031024;

 typedef struct tagTIMER1_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER1_TAPRBITS;
sfr volatile typeTIMER1_TAPRBITS TIMER1_TAPRbits absolute 0x40031038;

 typedef struct tagTIMER1_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER1_TBPRBITS;
sfr volatile typeTIMER1_TBPRBITS TIMER1_TBPRbits absolute 0x4003103C;

 typedef struct tagTIMER1_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER1_TAPMRBITS;
sfr volatile typeTIMER1_TAPMRBITS TIMER1_TAPMRbits absolute 0x40031040;

 typedef struct tagTIMER1_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER1_TBPMRBITS;
sfr volatile typeTIMER1_TBPMRBITS TIMER1_TBPMRbits absolute 0x40031044;

 typedef struct tagTIMER1_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_RTCPDBITS;
sfr volatile typeTIMER1_RTCPDBITS TIMER1_RTCPDbits absolute 0x40031058;

 typedef struct tagTIMER1_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TAPSBITS;
sfr volatile typeTIMER1_TAPSBITS TIMER1_TAPSbits absolute 0x4003105C;

 typedef struct tagTIMER1_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TBPSBITS;
sfr volatile typeTIMER1_TBPSBITS TIMER1_TBPSbits absolute 0x40031060;

 typedef struct tagTIMER1_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER1_DMAEVBITS;
sfr volatile typeTIMER1_DMAEVBITS TIMER1_DMAEVbits absolute 0x4003106C;

 typedef struct tagTIMER1_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER1_ADCEVBITS;
sfr volatile typeTIMER1_ADCEVBITS TIMER1_ADCEVbits absolute 0x40031070;

 typedef struct tagTIMER1_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER1_PPBITS;
sfr volatile typeTIMER1_PPBITS TIMER1_PPbits absolute 0x40031FC0;

 typedef struct tagTIMER1_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER1_CCBITS;
sfr volatile typeTIMER1_CCBITS TIMER1_CCbits absolute 0x40031FC8;

 typedef struct tagTIMER2_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER2_CFGBITS;
sfr volatile typeTIMER2_CFGBITS TIMER2_CFGbits absolute 0x40032000;

 typedef struct tagTIMER2_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER2_TAMRBITS;
sfr volatile typeTIMER2_TAMRBITS TIMER2_TAMRbits absolute 0x40032004;

 typedef struct tagTIMER2_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER2_TBMRBITS;
sfr volatile typeTIMER2_TBMRBITS TIMER2_TBMRbits absolute 0x40032008;

 typedef struct tagTIMER2_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER2_CTLBITS;
sfr volatile typeTIMER2_CTLBITS TIMER2_CTLbits absolute 0x4003200C;

 typedef struct tagTIMER2_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER2_SYNCBITS;
sfr volatile typeTIMER2_SYNCBITS TIMER2_SYNCbits absolute 0x40032010;

 typedef struct tagTIMER2_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER2_IMRBITS;
sfr volatile typeTIMER2_IMRBITS TIMER2_IMRbits absolute 0x40032018;

 typedef struct tagTIMER2_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER2_RISBITS;
sfr volatile typeTIMER2_RISBITS TIMER2_RISbits absolute 0x4003201C;

 typedef struct tagTIMER2_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER2_MISBITS;
sfr volatile typeTIMER2_MISBITS TIMER2_MISbits absolute 0x40032020;

 typedef struct tagTIMER2_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER2_ICRBITS;
sfr volatile typeTIMER2_ICRBITS TIMER2_ICRbits absolute 0x40032024;

 typedef struct tagTIMER2_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER2_TAPRBITS;
sfr volatile typeTIMER2_TAPRBITS TIMER2_TAPRbits absolute 0x40032038;

 typedef struct tagTIMER2_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER2_TBPRBITS;
sfr volatile typeTIMER2_TBPRBITS TIMER2_TBPRbits absolute 0x4003203C;

 typedef struct tagTIMER2_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER2_TAPMRBITS;
sfr volatile typeTIMER2_TAPMRBITS TIMER2_TAPMRbits absolute 0x40032040;

 typedef struct tagTIMER2_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER2_TBPMRBITS;
sfr volatile typeTIMER2_TBPMRBITS TIMER2_TBPMRbits absolute 0x40032044;

 typedef struct tagTIMER2_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_RTCPDBITS;
sfr volatile typeTIMER2_RTCPDBITS TIMER2_RTCPDbits absolute 0x40032058;

 typedef struct tagTIMER2_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TAPSBITS;
sfr volatile typeTIMER2_TAPSBITS TIMER2_TAPSbits absolute 0x4003205C;

 typedef struct tagTIMER2_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TBPSBITS;
sfr volatile typeTIMER2_TBPSBITS TIMER2_TBPSbits absolute 0x40032060;

 typedef struct tagTIMER2_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER2_DMAEVBITS;
sfr volatile typeTIMER2_DMAEVBITS TIMER2_DMAEVbits absolute 0x4003206C;

 typedef struct tagTIMER2_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER2_ADCEVBITS;
sfr volatile typeTIMER2_ADCEVBITS TIMER2_ADCEVbits absolute 0x40032070;

 typedef struct tagTIMER2_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER2_PPBITS;
sfr volatile typeTIMER2_PPBITS TIMER2_PPbits absolute 0x40032FC0;

 typedef struct tagTIMER2_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER2_CCBITS;
sfr volatile typeTIMER2_CCBITS TIMER2_CCbits absolute 0x40032FC8;

 typedef struct tagTIMER3_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER3_CFGBITS;
sfr volatile typeTIMER3_CFGBITS TIMER3_CFGbits absolute 0x40033000;

 typedef struct tagTIMER3_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER3_TAMRBITS;
sfr volatile typeTIMER3_TAMRBITS TIMER3_TAMRbits absolute 0x40033004;

 typedef struct tagTIMER3_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER3_TBMRBITS;
sfr volatile typeTIMER3_TBMRBITS TIMER3_TBMRbits absolute 0x40033008;

 typedef struct tagTIMER3_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER3_CTLBITS;
sfr volatile typeTIMER3_CTLBITS TIMER3_CTLbits absolute 0x4003300C;

 typedef struct tagTIMER3_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER3_SYNCBITS;
sfr volatile typeTIMER3_SYNCBITS TIMER3_SYNCbits absolute 0x40033010;

 typedef struct tagTIMER3_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER3_IMRBITS;
sfr volatile typeTIMER3_IMRBITS TIMER3_IMRbits absolute 0x40033018;

 typedef struct tagTIMER3_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER3_RISBITS;
sfr volatile typeTIMER3_RISBITS TIMER3_RISbits absolute 0x4003301C;

 typedef struct tagTIMER3_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER3_MISBITS;
sfr volatile typeTIMER3_MISBITS TIMER3_MISbits absolute 0x40033020;

 typedef struct tagTIMER3_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER3_ICRBITS;
sfr volatile typeTIMER3_ICRBITS TIMER3_ICRbits absolute 0x40033024;

 typedef struct tagTIMER3_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER3_TAPRBITS;
sfr volatile typeTIMER3_TAPRBITS TIMER3_TAPRbits absolute 0x40033038;

 typedef struct tagTIMER3_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER3_TBPRBITS;
sfr volatile typeTIMER3_TBPRBITS TIMER3_TBPRbits absolute 0x4003303C;

 typedef struct tagTIMER3_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER3_TAPMRBITS;
sfr volatile typeTIMER3_TAPMRBITS TIMER3_TAPMRbits absolute 0x40033040;

 typedef struct tagTIMER3_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER3_TBPMRBITS;
sfr volatile typeTIMER3_TBPMRBITS TIMER3_TBPMRbits absolute 0x40033044;

 typedef struct tagTIMER3_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_RTCPDBITS;
sfr volatile typeTIMER3_RTCPDBITS TIMER3_RTCPDbits absolute 0x40033058;

 typedef struct tagTIMER3_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TAPSBITS;
sfr volatile typeTIMER3_TAPSBITS TIMER3_TAPSbits absolute 0x4003305C;

 typedef struct tagTIMER3_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TBPSBITS;
sfr volatile typeTIMER3_TBPSBITS TIMER3_TBPSbits absolute 0x40033060;

 typedef struct tagTIMER3_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER3_DMAEVBITS;
sfr volatile typeTIMER3_DMAEVBITS TIMER3_DMAEVbits absolute 0x4003306C;

 typedef struct tagTIMER3_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER3_ADCEVBITS;
sfr volatile typeTIMER3_ADCEVBITS TIMER3_ADCEVbits absolute 0x40033070;

 typedef struct tagTIMER3_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER3_PPBITS;
sfr volatile typeTIMER3_PPBITS TIMER3_PPbits absolute 0x40033FC0;

 typedef struct tagTIMER3_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER3_CCBITS;
sfr volatile typeTIMER3_CCBITS TIMER3_CCbits absolute 0x40033FC8;

 typedef struct tagTIMER4_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER4_CFGBITS;
sfr volatile typeTIMER4_CFGBITS TIMER4_CFGbits absolute 0x40034000;

 typedef struct tagTIMER4_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER4_TAMRBITS;
sfr volatile typeTIMER4_TAMRBITS TIMER4_TAMRbits absolute 0x40034004;

 typedef struct tagTIMER4_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER4_TBMRBITS;
sfr volatile typeTIMER4_TBMRBITS TIMER4_TBMRbits absolute 0x40034008;

 typedef struct tagTIMER4_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER4_CTLBITS;
sfr volatile typeTIMER4_CTLBITS TIMER4_CTLbits absolute 0x4003400C;

 typedef struct tagTIMER4_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER4_SYNCBITS;
sfr volatile typeTIMER4_SYNCBITS TIMER4_SYNCbits absolute 0x40034010;

 typedef struct tagTIMER4_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER4_IMRBITS;
sfr volatile typeTIMER4_IMRBITS TIMER4_IMRbits absolute 0x40034018;

 typedef struct tagTIMER4_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER4_RISBITS;
sfr volatile typeTIMER4_RISBITS TIMER4_RISbits absolute 0x4003401C;

 typedef struct tagTIMER4_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER4_MISBITS;
sfr volatile typeTIMER4_MISBITS TIMER4_MISbits absolute 0x40034020;

 typedef struct tagTIMER4_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER4_ICRBITS;
sfr volatile typeTIMER4_ICRBITS TIMER4_ICRbits absolute 0x40034024;

 typedef struct tagTIMER4_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER4_TAPRBITS;
sfr volatile typeTIMER4_TAPRBITS TIMER4_TAPRbits absolute 0x40034038;

 typedef struct tagTIMER4_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER4_TBPRBITS;
sfr volatile typeTIMER4_TBPRBITS TIMER4_TBPRbits absolute 0x4003403C;

 typedef struct tagTIMER4_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER4_TAPMRBITS;
sfr volatile typeTIMER4_TAPMRBITS TIMER4_TAPMRbits absolute 0x40034040;

 typedef struct tagTIMER4_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER4_TBPMRBITS;
sfr volatile typeTIMER4_TBPMRBITS TIMER4_TBPMRbits absolute 0x40034044;

 typedef struct tagTIMER4_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_RTCPDBITS;
sfr volatile typeTIMER4_RTCPDBITS TIMER4_RTCPDbits absolute 0x40034058;

 typedef struct tagTIMER4_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TAPSBITS;
sfr volatile typeTIMER4_TAPSBITS TIMER4_TAPSbits absolute 0x4003405C;

 typedef struct tagTIMER4_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TBPSBITS;
sfr volatile typeTIMER4_TBPSBITS TIMER4_TBPSbits absolute 0x40034060;

 typedef struct tagTIMER4_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER4_DMAEVBITS;
sfr volatile typeTIMER4_DMAEVBITS TIMER4_DMAEVbits absolute 0x4003406C;

 typedef struct tagTIMER4_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER4_ADCEVBITS;
sfr volatile typeTIMER4_ADCEVBITS TIMER4_ADCEVbits absolute 0x40034070;

 typedef struct tagTIMER4_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER4_PPBITS;
sfr volatile typeTIMER4_PPBITS TIMER4_PPbits absolute 0x40034FC0;

 typedef struct tagTIMER4_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER4_CCBITS;
sfr volatile typeTIMER4_CCBITS TIMER4_CCbits absolute 0x40034FC8;

 typedef struct tagTIMER5_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER5_CFGBITS;
sfr volatile typeTIMER5_CFGBITS TIMER5_CFGbits absolute 0x40035000;

 typedef struct tagTIMER5_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER5_TAMRBITS;
sfr volatile typeTIMER5_TAMRBITS TIMER5_TAMRbits absolute 0x40035004;

 typedef struct tagTIMER5_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER5_TBMRBITS;
sfr volatile typeTIMER5_TBMRBITS TIMER5_TBMRbits absolute 0x40035008;

 typedef struct tagTIMER5_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER5_CTLBITS;
sfr volatile typeTIMER5_CTLBITS TIMER5_CTLbits absolute 0x4003500C;

 typedef struct tagTIMER5_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER5_SYNCBITS;
sfr volatile typeTIMER5_SYNCBITS TIMER5_SYNCbits absolute 0x40035010;

 typedef struct tagTIMER5_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER5_IMRBITS;
sfr volatile typeTIMER5_IMRBITS TIMER5_IMRbits absolute 0x40035018;

 typedef struct tagTIMER5_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER5_RISBITS;
sfr volatile typeTIMER5_RISBITS TIMER5_RISbits absolute 0x4003501C;

 typedef struct tagTIMER5_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER5_MISBITS;
sfr volatile typeTIMER5_MISBITS TIMER5_MISbits absolute 0x40035020;

 typedef struct tagTIMER5_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER5_ICRBITS;
sfr volatile typeTIMER5_ICRBITS TIMER5_ICRbits absolute 0x40035024;

 typedef struct tagTIMER5_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER5_TAPRBITS;
sfr volatile typeTIMER5_TAPRBITS TIMER5_TAPRbits absolute 0x40035038;

 typedef struct tagTIMER5_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER5_TBPRBITS;
sfr volatile typeTIMER5_TBPRBITS TIMER5_TBPRbits absolute 0x4003503C;

 typedef struct tagTIMER5_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER5_TAPMRBITS;
sfr volatile typeTIMER5_TAPMRBITS TIMER5_TAPMRbits absolute 0x40035040;

 typedef struct tagTIMER5_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER5_TBPMRBITS;
sfr volatile typeTIMER5_TBPMRBITS TIMER5_TBPMRbits absolute 0x40035044;

 typedef struct tagTIMER5_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_RTCPDBITS;
sfr volatile typeTIMER5_RTCPDBITS TIMER5_RTCPDbits absolute 0x40035058;

 typedef struct tagTIMER5_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TAPSBITS;
sfr volatile typeTIMER5_TAPSBITS TIMER5_TAPSbits absolute 0x4003505C;

 typedef struct tagTIMER5_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TBPSBITS;
sfr volatile typeTIMER5_TBPSBITS TIMER5_TBPSbits absolute 0x40035060;

 typedef struct tagTIMER5_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER5_DMAEVBITS;
sfr volatile typeTIMER5_DMAEVBITS TIMER5_DMAEVbits absolute 0x4003506C;

 typedef struct tagTIMER5_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER5_ADCEVBITS;
sfr volatile typeTIMER5_ADCEVBITS TIMER5_ADCEVbits absolute 0x40035070;

 typedef struct tagTIMER5_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER5_PPBITS;
sfr volatile typeTIMER5_PPBITS TIMER5_PPbits absolute 0x40035FC0;

 typedef struct tagTIMER5_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER5_CCBITS;
sfr volatile typeTIMER5_CCBITS TIMER5_CCbits absolute 0x40035FC8;

 typedef struct tagADC0_ACTSSBITS {
  union {
    struct {
      unsigned ADC_ACTSS_ASEN0 : 1;
      unsigned ADC_ACTSS_ASEN1 : 1;
      unsigned ADC_ACTSS_ASEN2 : 1;
      unsigned ADC_ACTSS_ASEN3 : 1;
      unsigned : 4;
      unsigned ADC_ACTSS_ADEN0 : 1;
      unsigned ADC_ACTSS_ADEN1 : 1;
      unsigned ADC_ACTSS_ADEN2 : 1;
      unsigned ADC_ACTSS_ADEN3 : 1;
      unsigned : 4;
      unsigned ADC_ACTSS_BUSY : 1;
      unsigned : 15;
    };
  };
} typeADC0_ACTSSBITS;
sfr volatile typeADC0_ACTSSBITS ADC0_ACTSSbits absolute 0x40038000;

 typedef struct tagADC0_RISBITS {
  union {
    struct {
      unsigned ADC_RIS_INR0 : 1;
      unsigned ADC_RIS_INR1 : 1;
      unsigned ADC_RIS_INR2 : 1;
      unsigned ADC_RIS_INR3 : 1;
      unsigned : 4;
      unsigned ADC_RIS_DMAINR0 : 1;
      unsigned ADC_RIS_DMAINR1 : 1;
      unsigned ADC_RIS_DMAINR2 : 1;
      unsigned ADC_RIS_DMAINR3 : 1;
      unsigned : 4;
      unsigned ADC_RIS_INRDC : 1;
      unsigned : 15;
    };
  };
} typeADC0_RISBITS;
sfr volatile typeADC0_RISBITS ADC0_RISbits absolute 0x40038004;

 typedef struct tagADC0_IMBITS {
  union {
    struct {
      unsigned ADC_IM_MASK0 : 1;
      unsigned ADC_IM_MASK1 : 1;
      unsigned ADC_IM_MASK2 : 1;
      unsigned ADC_IM_MASK3 : 1;
      unsigned : 4;
      unsigned ADC_IM_DMAMASK0 : 1;
      unsigned ADC_IM_DMAMASK1 : 1;
      unsigned ADC_IM_DMAMASK2 : 1;
      unsigned ADC_IM_DMAMASK3 : 1;
      unsigned : 4;
      unsigned ADC_IM_DCONSS0 : 1;
      unsigned ADC_IM_DCONSS1 : 1;
      unsigned ADC_IM_DCONSS2 : 1;
      unsigned ADC_IM_DCONSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC0_IMBITS;
sfr volatile typeADC0_IMBITS ADC0_IMbits absolute 0x40038008;

 typedef struct tagADC0_ISCBITS {
  union {
    struct {
      unsigned ADC_ISC_IN0 : 1;
      unsigned ADC_ISC_IN1 : 1;
      unsigned ADC_ISC_IN2 : 1;
      unsigned ADC_ISC_IN3 : 1;
      unsigned : 4;
      unsigned ADC_ISC_DMAIN0 : 1;
      unsigned ADC_ISC_DMAIN1 : 1;
      unsigned ADC_ISC_DMAIN2 : 1;
      unsigned ADC_ISC_DMAIN3 : 1;
      unsigned : 4;
      unsigned ADC_ISC_DCINSS0 : 1;
      unsigned ADC_ISC_DCINSS1 : 1;
      unsigned ADC_ISC_DCINSS2 : 1;
      unsigned ADC_ISC_DCINSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC0_ISCBITS;
sfr volatile typeADC0_ISCBITS ADC0_ISCbits absolute 0x4003800C;

 typedef struct tagADC0_OSTATBITS {
  union {
    struct {
      unsigned ADC_OSTAT_OV0 : 1;
      unsigned ADC_OSTAT_OV1 : 1;
      unsigned ADC_OSTAT_OV2 : 1;
      unsigned ADC_OSTAT_OV3 : 1;
      unsigned : 28;
    };
  };
} typeADC0_OSTATBITS;
sfr volatile typeADC0_OSTATBITS ADC0_OSTATbits absolute 0x40038010;

 typedef struct tagADC0_EMUXBITS {
  union {
    struct {
      unsigned ADC_EMUX_EM0 : 4;
      unsigned ADC_EMUX_EM1 : 4;
      unsigned ADC_EMUX_EM2 : 4;
      unsigned ADC_EMUX_EM3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_EMUXBITS;
sfr volatile typeADC0_EMUXBITS ADC0_EMUXbits absolute 0x40038014;

 typedef struct tagADC0_USTATBITS {
  union {
    struct {
      unsigned ADC_USTAT_UV0 : 1;
      unsigned ADC_USTAT_UV1 : 1;
      unsigned ADC_USTAT_UV2 : 1;
      unsigned ADC_USTAT_UV3 : 1;
      unsigned : 28;
    };
  };
} typeADC0_USTATBITS;
sfr volatile typeADC0_USTATBITS ADC0_USTATbits absolute 0x40038018;

 typedef struct tagADC0_TSSELBITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADC_TSSEL_PS0 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS1 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS2 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS3 : 2;
      unsigned : 2;
    };
  };
} typeADC0_TSSELBITS;
sfr volatile typeADC0_TSSELBITS ADC0_TSSELbits absolute 0x4003801C;

 typedef struct tagADC0_SSPRIBITS {
  union {
    struct {
      unsigned ADC_SSPRI_SS0 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS1 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS2 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS3 : 2;
      unsigned : 18;
    };
  };
} typeADC0_SSPRIBITS;
sfr volatile typeADC0_SSPRIBITS ADC0_SSPRIbits absolute 0x40038020;

 typedef struct tagADC0_SPCBITS {
  union {
    struct {
      unsigned ADC_SPC_PHASE : 4;
      unsigned : 28;
    };
  };
} typeADC0_SPCBITS;
sfr volatile typeADC0_SPCBITS ADC0_SPCbits absolute 0x40038024;

 typedef struct tagADC0_PSSIBITS {
  union {
    struct {
      unsigned ADC_PSSI_SS0 : 1;
      unsigned ADC_PSSI_SS1 : 1;
      unsigned ADC_PSSI_SS2 : 1;
      unsigned ADC_PSSI_SS3 : 1;
      unsigned : 23;
      unsigned ADC_PSSI_SYNCWAIT : 1;
      unsigned : 3;
      unsigned ADC_PSSI_GSYNC : 1;
    };
  };
} typeADC0_PSSIBITS;
sfr volatile typeADC0_PSSIBITS ADC0_PSSIbits absolute 0x40038028;

 typedef struct tagADC0_SACBITS {
  union {
    struct {
      unsigned ADC_SAC_AVG : 3;
      unsigned : 29;
    };
  };
} typeADC0_SACBITS;
sfr volatile typeADC0_SACBITS ADC0_SACbits absolute 0x40038030;

 typedef struct tagADC0_DCISCBITS {
  union {
    struct {
      unsigned ADC_DCISC_DCINT0 : 1;
      unsigned ADC_DCISC_DCINT1 : 1;
      unsigned ADC_DCISC_DCINT2 : 1;
      unsigned ADC_DCISC_DCINT3 : 1;
      unsigned ADC_DCISC_DCINT4 : 1;
      unsigned ADC_DCISC_DCINT5 : 1;
      unsigned ADC_DCISC_DCINT6 : 1;
      unsigned ADC_DCISC_DCINT7 : 1;
      unsigned : 24;
    };
  };
} typeADC0_DCISCBITS;
sfr volatile typeADC0_DCISCBITS ADC0_DCISCbits absolute 0x40038034;

 typedef struct tagADC0_CTLBITS {
  union {
    struct {
      unsigned ADC_CTL_VREF : 2;
      unsigned : 4;
      unsigned ADC_CTL_DITHER : 1;
      unsigned : 25;
    };
  };
} typeADC0_CTLBITS;
sfr volatile typeADC0_CTLBITS ADC0_CTLbits absolute 0x40038038;

 typedef struct tagADC0_SSMUX0BITS {
  union {
    struct {
      unsigned ADC_SSMUX0_MUX0 : 4;
      unsigned ADC_SSMUX0_MUX1 : 4;
      unsigned ADC_SSMUX0_MUX2 : 4;
      unsigned ADC_SSMUX0_MUX3 : 4;
      unsigned ADC_SSMUX0_MUX4 : 4;
      unsigned ADC_SSMUX0_MUX5 : 4;
      unsigned ADC_SSMUX0_MUX6 : 4;
      unsigned ADC_SSMUX0_MUX7 : 4;
    };
  };
} typeADC0_SSMUX0BITS;
sfr volatile typeADC0_SSMUX0BITS ADC0_SSMUX0bits absolute 0x40038040;

 typedef struct tagADC0_SSCTL0BITS {
  union {
    struct {
      unsigned ADC_SSCTL0_D0 : 1;
      unsigned ADC_SSCTL0_END0 : 1;
      unsigned ADC_SSCTL0_IE0 : 1;
      unsigned ADC_SSCTL0_TS0 : 1;
      unsigned ADC_SSCTL0_D1 : 1;
      unsigned ADC_SSCTL0_END1 : 1;
      unsigned ADC_SSCTL0_IE1 : 1;
      unsigned ADC_SSCTL0_TS1 : 1;
      unsigned ADC_SSCTL0_D2 : 1;
      unsigned ADC_SSCTL0_END2 : 1;
      unsigned ADC_SSCTL0_IE2 : 1;
      unsigned ADC_SSCTL0_TS2 : 1;
      unsigned ADC_SSCTL0_D3 : 1;
      unsigned ADC_SSCTL0_END3 : 1;
      unsigned ADC_SSCTL0_IE3 : 1;
      unsigned ADC_SSCTL0_TS3 : 1;
      unsigned ADC_SSCTL0_D4 : 1;
      unsigned ADC_SSCTL0_END4 : 1;
      unsigned ADC_SSCTL0_IE4 : 1;
      unsigned ADC_SSCTL0_TS4 : 1;
      unsigned ADC_SSCTL0_D5 : 1;
      unsigned ADC_SSCTL0_END5 : 1;
      unsigned ADC_SSCTL0_IE5 : 1;
      unsigned ADC_SSCTL0_TS5 : 1;
      unsigned ADC_SSCTL0_D6 : 1;
      unsigned ADC_SSCTL0_END6 : 1;
      unsigned ADC_SSCTL0_IE6 : 1;
      unsigned ADC_SSCTL0_TS6 : 1;
      unsigned ADC_SSCTL0_D7 : 1;
      unsigned ADC_SSCTL0_END7 : 1;
      unsigned ADC_SSCTL0_IE7 : 1;
      unsigned ADC_SSCTL0_TS7 : 1;
    };
  };
} typeADC0_SSCTL0BITS;
sfr volatile typeADC0_SSCTL0BITS ADC0_SSCTL0bits absolute 0x40038044;

 typedef struct tagADC0_SSFIFO0BITS {
  union {
    struct {
      unsigned ADC_SSFIFO0_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO0BITS;
sfr volatile typeADC0_SSFIFO0BITS ADC0_SSFIFO0bits absolute 0x40038048;

 typedef struct tagADC0_SSFSTAT0BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT0_TPTR : 4;
      unsigned ADC_SSFSTAT0_HPTR : 4;
      unsigned ADC_SSFSTAT0_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT0_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT0BITS;
sfr volatile typeADC0_SSFSTAT0BITS ADC0_SSFSTAT0bits absolute 0x4003804C;

 typedef struct tagADC0_SSOP0BITS {
  union {
    struct {
      unsigned ADC_SSOP0_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S3DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S4DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S5DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S6DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S7DCOP : 1;
      unsigned : 3;
    };
  };
} typeADC0_SSOP0BITS;
sfr volatile typeADC0_SSOP0BITS ADC0_SSOP0bits absolute 0x40038050;

 typedef struct tagADC0_SSDC0BITS {
  union {
    struct {
      unsigned ADC_SSDC0_S0DCSEL : 4;
      unsigned ADC_SSDC0_S1DCSEL : 4;
      unsigned ADC_SSDC0_S2DCSEL : 4;
      unsigned ADC_SSDC0_S3DCSEL : 4;
      unsigned ADC_SSDC0_S4DCSEL : 4;
      unsigned ADC_SSDC0_S5DCSEL : 4;
      unsigned ADC_SSDC0_S6DCSEL : 4;
      unsigned ADC_SSDC0_S7DCSEL : 4;
    };
  };
} typeADC0_SSDC0BITS;
sfr volatile typeADC0_SSDC0BITS ADC0_SSDC0bits absolute 0x40038054;

 typedef struct tagADC0_SSEMUX0BITS {
  union {
    struct {
      unsigned ADC_SSEMUX0_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX3 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX4 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX5 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX6 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX7 : 1;
      unsigned : 3;
    };
  };
} typeADC0_SSEMUX0BITS;
sfr volatile typeADC0_SSEMUX0BITS ADC0_SSEMUX0bits absolute 0x40038058;

 typedef struct tagADC0_SSTSH0BITS {
  union {
    struct {
      unsigned ADC_SSTSH0_TSH0 : 4;
      unsigned ADC_SSTSH0_TSH1 : 4;
      unsigned ADC_SSTSH0_TSH2 : 4;
      unsigned ADC_SSTSH0_TSH3 : 4;
      unsigned ADC_SSTSH0_TSH4 : 4;
      unsigned ADC_SSTSH0_TSH5 : 4;
      unsigned ADC_SSTSH0_TSH6 : 4;
      unsigned ADC_SSTSH0_TSH7 : 4;
    };
  };
} typeADC0_SSTSH0BITS;
sfr volatile typeADC0_SSTSH0BITS ADC0_SSTSH0bits absolute 0x4003805C;

 typedef struct tagADC0_SSMUX1BITS {
  union {
    struct {
      unsigned ADC_SSMUX1_MUX0 : 4;
      unsigned ADC_SSMUX1_MUX1 : 4;
      unsigned ADC_SSMUX1_MUX2 : 4;
      unsigned ADC_SSMUX1_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSMUX1BITS;
sfr volatile typeADC0_SSMUX1BITS ADC0_SSMUX1bits absolute 0x40038060;

 typedef struct tagADC0_SSCTL1BITS {
  union {
    struct {
      unsigned ADC_SSCTL1_D0 : 1;
      unsigned ADC_SSCTL1_END0 : 1;
      unsigned ADC_SSCTL1_IE0 : 1;
      unsigned ADC_SSCTL1_TS0 : 1;
      unsigned ADC_SSCTL1_D1 : 1;
      unsigned ADC_SSCTL1_END1 : 1;
      unsigned ADC_SSCTL1_IE1 : 1;
      unsigned ADC_SSCTL1_TS1 : 1;
      unsigned ADC_SSCTL1_D2 : 1;
      unsigned ADC_SSCTL1_END2 : 1;
      unsigned ADC_SSCTL1_IE2 : 1;
      unsigned ADC_SSCTL1_TS2 : 1;
      unsigned ADC_SSCTL1_D3 : 1;
      unsigned ADC_SSCTL1_END3 : 1;
      unsigned ADC_SSCTL1_IE3 : 1;
      unsigned ADC_SSCTL1_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC0_SSCTL1BITS;
sfr volatile typeADC0_SSCTL1BITS ADC0_SSCTL1bits absolute 0x40038064;

 typedef struct tagADC0_SSFIFO1BITS {
  union {
    struct {
      unsigned ADC_SSFIFO1_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO1BITS;
sfr volatile typeADC0_SSFIFO1BITS ADC0_SSFIFO1bits absolute 0x40038068;

 typedef struct tagADC0_SSFSTAT1BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT1_TPTR : 4;
      unsigned ADC_SSFSTAT1_HPTR : 4;
      unsigned ADC_SSFSTAT1_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT1_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT1BITS;
sfr volatile typeADC0_SSFSTAT1BITS ADC0_SSFSTAT1bits absolute 0x4003806C;

 typedef struct tagADC0_SSOP1BITS {
  union {
    struct {
      unsigned ADC_SSOP1_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSOP1BITS;
sfr volatile typeADC0_SSOP1BITS ADC0_SSOP1bits absolute 0x40038070;

 typedef struct tagADC0_SSDC1BITS {
  union {
    struct {
      unsigned ADC_SSDC1_S0DCSEL : 4;
      unsigned ADC_SSDC1_S1DCSEL : 4;
      unsigned ADC_SSDC1_S2DCSEL : 4;
      unsigned ADC_SSDC1_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSDC1BITS;
sfr volatile typeADC0_SSDC1BITS ADC0_SSDC1bits absolute 0x40038074;

 typedef struct tagADC0_SSEMUX1BITS {
  union {
    struct {
      unsigned ADC_SSEMUX1_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSEMUX1BITS;
sfr volatile typeADC0_SSEMUX1BITS ADC0_SSEMUX1bits absolute 0x40038078;

 typedef struct tagADC0_SSTSH1BITS {
  union {
    struct {
      unsigned ADC_SSTSH1_TSH0 : 4;
      unsigned ADC_SSTSH1_TSH1 : 4;
      unsigned ADC_SSTSH1_TSH2 : 4;
      unsigned ADC_SSTSH1_TSH3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSTSH1BITS;
sfr volatile typeADC0_SSTSH1BITS ADC0_SSTSH1bits absolute 0x4003807C;

 typedef struct tagADC0_SSMUX2BITS {
  union {
    struct {
      unsigned ADC_SSMUX2_MUX0 : 4;
      unsigned ADC_SSMUX2_MUX1 : 4;
      unsigned ADC_SSMUX2_MUX2 : 4;
      unsigned ADC_SSMUX2_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSMUX2BITS;
sfr volatile typeADC0_SSMUX2BITS ADC0_SSMUX2bits absolute 0x40038080;

 typedef struct tagADC0_SSCTL2BITS {
  union {
    struct {
      unsigned ADC_SSCTL2_D0 : 1;
      unsigned ADC_SSCTL2_END0 : 1;
      unsigned ADC_SSCTL2_IE0 : 1;
      unsigned ADC_SSCTL2_TS0 : 1;
      unsigned ADC_SSCTL2_D1 : 1;
      unsigned ADC_SSCTL2_END1 : 1;
      unsigned ADC_SSCTL2_IE1 : 1;
      unsigned ADC_SSCTL2_TS1 : 1;
      unsigned ADC_SSCTL2_D2 : 1;
      unsigned ADC_SSCTL2_END2 : 1;
      unsigned ADC_SSCTL2_IE2 : 1;
      unsigned ADC_SSCTL2_TS2 : 1;
      unsigned ADC_SSCTL2_D3 : 1;
      unsigned ADC_SSCTL2_END3 : 1;
      unsigned ADC_SSCTL2_IE3 : 1;
      unsigned ADC_SSCTL2_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC0_SSCTL2BITS;
sfr volatile typeADC0_SSCTL2BITS ADC0_SSCTL2bits absolute 0x40038084;

 typedef struct tagADC0_SSFIFO2BITS {
  union {
    struct {
      unsigned ADC_SSFIFO2_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO2BITS;
sfr volatile typeADC0_SSFIFO2BITS ADC0_SSFIFO2bits absolute 0x40038088;

 typedef struct tagADC0_SSFSTAT2BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT2_TPTR : 4;
      unsigned ADC_SSFSTAT2_HPTR : 4;
      unsigned ADC_SSFSTAT2_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT2_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT2BITS;
sfr volatile typeADC0_SSFSTAT2BITS ADC0_SSFSTAT2bits absolute 0x4003808C;

 typedef struct tagADC0_SSOP2BITS {
  union {
    struct {
      unsigned ADC_SSOP2_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSOP2BITS;
sfr volatile typeADC0_SSOP2BITS ADC0_SSOP2bits absolute 0x40038090;

 typedef struct tagADC0_SSDC2BITS {
  union {
    struct {
      unsigned ADC_SSDC2_S0DCSEL : 4;
      unsigned ADC_SSDC2_S1DCSEL : 4;
      unsigned ADC_SSDC2_S2DCSEL : 4;
      unsigned ADC_SSDC2_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSDC2BITS;
sfr volatile typeADC0_SSDC2BITS ADC0_SSDC2bits absolute 0x40038094;

 typedef struct tagADC0_SSEMUX2BITS {
  union {
    struct {
      unsigned ADC_SSEMUX2_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSEMUX2BITS;
sfr volatile typeADC0_SSEMUX2BITS ADC0_SSEMUX2bits absolute 0x40038098;

 typedef struct tagADC0_SSTSH2BITS {
  union {
    struct {
      unsigned ADC_SSTSH2_TSH0 : 4;
      unsigned ADC_SSTSH2_TSH1 : 4;
      unsigned ADC_SSTSH2_TSH2 : 4;
      unsigned ADC_SSTSH2_TSH3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSTSH2BITS;
sfr volatile typeADC0_SSTSH2BITS ADC0_SSTSH2bits absolute 0x4003809C;

 typedef struct tagADC0_SSMUX3BITS {
  union {
    struct {
      unsigned ADC_SSMUX3_MUX0 : 4;
      unsigned : 28;
    };
  };
} typeADC0_SSMUX3BITS;
sfr volatile typeADC0_SSMUX3BITS ADC0_SSMUX3bits absolute 0x400380A0;

 typedef struct tagADC0_SSCTL3BITS {
  union {
    struct {
      unsigned ADC_SSCTL3_D0 : 1;
      unsigned ADC_SSCTL3_END0 : 1;
      unsigned ADC_SSCTL3_IE0 : 1;
      unsigned ADC_SSCTL3_TS0 : 1;
      unsigned : 28;
    };
  };
} typeADC0_SSCTL3BITS;
sfr volatile typeADC0_SSCTL3BITS ADC0_SSCTL3bits absolute 0x400380A4;

 typedef struct tagADC0_SSFIFO3BITS {
  union {
    struct {
      unsigned ADC_SSFIFO3_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO3BITS;
sfr volatile typeADC0_SSFIFO3BITS ADC0_SSFIFO3bits absolute 0x400380A8;

 typedef struct tagADC0_SSFSTAT3BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT3_TPTR : 4;
      unsigned ADC_SSFSTAT3_HPTR : 4;
      unsigned ADC_SSFSTAT3_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT3_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT3BITS;
sfr volatile typeADC0_SSFSTAT3BITS ADC0_SSFSTAT3bits absolute 0x400380AC;

 typedef struct tagADC0_SSOP3BITS {
  union {
    struct {
      unsigned ADC_SSOP3_S0DCOP : 1;
      unsigned : 31;
    };
  };
} typeADC0_SSOP3BITS;
sfr volatile typeADC0_SSOP3BITS ADC0_SSOP3bits absolute 0x400380B0;

 typedef struct tagADC0_SSDC3BITS {
  union {
    struct {
      unsigned ADC_SSDC3_S0DCSEL : 4;
      unsigned : 28;
    };
  };
} typeADC0_SSDC3BITS;
sfr volatile typeADC0_SSDC3BITS ADC0_SSDC3bits absolute 0x400380B4;

 typedef struct tagADC0_SSEMUX3BITS {
  union {
    struct {
      unsigned ADC_SSEMUX3_EMUX0 : 1;
      unsigned : 31;
    };
  };
} typeADC0_SSEMUX3BITS;
sfr volatile typeADC0_SSEMUX3BITS ADC0_SSEMUX3bits absolute 0x400380B8;

 typedef struct tagADC0_SSTSH3BITS {
  union {
    struct {
      unsigned ADC_SSTSH3_TSH0 : 4;
      unsigned : 28;
    };
  };
} typeADC0_SSTSH3BITS;
sfr volatile typeADC0_SSTSH3BITS ADC0_SSTSH3bits absolute 0x400380BC;

 typedef struct tagADC0_DCRICBITS {
  union {
    struct {
      unsigned ADC_DCRIC_DCINT0 : 1;
      unsigned ADC_DCRIC_DCINT1 : 1;
      unsigned ADC_DCRIC_DCINT2 : 1;
      unsigned ADC_DCRIC_DCINT3 : 1;
      unsigned ADC_DCRIC_DCINT4 : 1;
      unsigned ADC_DCRIC_DCINT5 : 1;
      unsigned ADC_DCRIC_DCINT6 : 1;
      unsigned ADC_DCRIC_DCINT7 : 1;
      unsigned : 8;
      unsigned ADC_DCRIC_DCTRIG0 : 1;
      unsigned ADC_DCRIC_DCTRIG1 : 1;
      unsigned ADC_DCRIC_DCTRIG2 : 1;
      unsigned ADC_DCRIC_DCTRIG3 : 1;
      unsigned ADC_DCRIC_DCTRIG4 : 1;
      unsigned ADC_DCRIC_DCTRIG5 : 1;
      unsigned ADC_DCRIC_DCTRIG6 : 1;
      unsigned ADC_DCRIC_DCTRIG7 : 1;
      unsigned : 8;
    };
  };
} typeADC0_DCRICBITS;
sfr volatile typeADC0_DCRICBITS ADC0_DCRICbits absolute 0x40038D00;

 typedef struct tagADC0_DCCTL0BITS {
  union {
    struct {
      unsigned ADC_DCCTL0_CIM : 2;
      unsigned ADC_DCCTL0_CIC : 2;
      unsigned ADC_DCCTL0_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL0_CTM : 2;
      unsigned ADC_DCCTL0_CTC : 2;
      unsigned ADC_DCCTL0_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL0BITS;
sfr volatile typeADC0_DCCTL0BITS ADC0_DCCTL0bits absolute 0x40038E00;

 typedef struct tagADC0_DCCTL1BITS {
  union {
    struct {
      unsigned ADC_DCCTL1_CIM : 2;
      unsigned ADC_DCCTL1_CIC : 2;
      unsigned ADC_DCCTL1_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL1_CTM : 2;
      unsigned ADC_DCCTL1_CTC : 2;
      unsigned ADC_DCCTL1_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL1BITS;
sfr volatile typeADC0_DCCTL1BITS ADC0_DCCTL1bits absolute 0x40038E04;

 typedef struct tagADC0_DCCTL2BITS {
  union {
    struct {
      unsigned ADC_DCCTL2_CIM : 2;
      unsigned ADC_DCCTL2_CIC : 2;
      unsigned ADC_DCCTL2_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL2_CTM : 2;
      unsigned ADC_DCCTL2_CTC : 2;
      unsigned ADC_DCCTL2_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL2BITS;
sfr volatile typeADC0_DCCTL2BITS ADC0_DCCTL2bits absolute 0x40038E08;

 typedef struct tagADC0_DCCTL3BITS {
  union {
    struct {
      unsigned ADC_DCCTL3_CIM : 2;
      unsigned ADC_DCCTL3_CIC : 2;
      unsigned ADC_DCCTL3_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL3_CTM : 2;
      unsigned ADC_DCCTL3_CTC : 2;
      unsigned ADC_DCCTL3_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL3BITS;
sfr volatile typeADC0_DCCTL3BITS ADC0_DCCTL3bits absolute 0x40038E0C;

 typedef struct tagADC0_DCCTL4BITS {
  union {
    struct {
      unsigned ADC_DCCTL4_CIM : 2;
      unsigned ADC_DCCTL4_CIC : 2;
      unsigned ADC_DCCTL4_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL4_CTM : 2;
      unsigned ADC_DCCTL4_CTC : 2;
      unsigned ADC_DCCTL4_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL4BITS;
sfr volatile typeADC0_DCCTL4BITS ADC0_DCCTL4bits absolute 0x40038E10;

 typedef struct tagADC0_DCCTL5BITS {
  union {
    struct {
      unsigned ADC_DCCTL5_CIM : 2;
      unsigned ADC_DCCTL5_CIC : 2;
      unsigned ADC_DCCTL5_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL5_CTM : 2;
      unsigned ADC_DCCTL5_CTC : 2;
      unsigned ADC_DCCTL5_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL5BITS;
sfr volatile typeADC0_DCCTL5BITS ADC0_DCCTL5bits absolute 0x40038E14;

 typedef struct tagADC0_DCCTL6BITS {
  union {
    struct {
      unsigned ADC_DCCTL6_CIM : 2;
      unsigned ADC_DCCTL6_CIC : 2;
      unsigned ADC_DCCTL6_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL6_CTM : 2;
      unsigned ADC_DCCTL6_CTC : 2;
      unsigned ADC_DCCTL6_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL6BITS;
sfr volatile typeADC0_DCCTL6BITS ADC0_DCCTL6bits absolute 0x40038E18;

 typedef struct tagADC0_DCCTL7BITS {
  union {
    struct {
      unsigned ADC_DCCTL7_CIM : 2;
      unsigned ADC_DCCTL7_CIC : 2;
      unsigned ADC_DCCTL7_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL7_CTM : 2;
      unsigned ADC_DCCTL7_CTC : 2;
      unsigned ADC_DCCTL7_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL7BITS;
sfr volatile typeADC0_DCCTL7BITS ADC0_DCCTL7bits absolute 0x40038E1C;

 typedef struct tagADC0_DCCMP0BITS {
  union {
    struct {
      unsigned ADC_DCCMP0_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP0_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP0BITS;
sfr volatile typeADC0_DCCMP0BITS ADC0_DCCMP0bits absolute 0x40038E40;

 typedef struct tagADC0_DCCMP1BITS {
  union {
    struct {
      unsigned ADC_DCCMP1_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP1_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP1BITS;
sfr volatile typeADC0_DCCMP1BITS ADC0_DCCMP1bits absolute 0x40038E44;

 typedef struct tagADC0_DCCMP2BITS {
  union {
    struct {
      unsigned ADC_DCCMP2_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP2_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP2BITS;
sfr volatile typeADC0_DCCMP2BITS ADC0_DCCMP2bits absolute 0x40038E48;

 typedef struct tagADC0_DCCMP3BITS {
  union {
    struct {
      unsigned ADC_DCCMP3_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP3_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP3BITS;
sfr volatile typeADC0_DCCMP3BITS ADC0_DCCMP3bits absolute 0x40038E4C;

 typedef struct tagADC0_DCCMP4BITS {
  union {
    struct {
      unsigned ADC_DCCMP4_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP4_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP4BITS;
sfr volatile typeADC0_DCCMP4BITS ADC0_DCCMP4bits absolute 0x40038E50;

 typedef struct tagADC0_DCCMP5BITS {
  union {
    struct {
      unsigned ADC_DCCMP5_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP5_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP5BITS;
sfr volatile typeADC0_DCCMP5BITS ADC0_DCCMP5bits absolute 0x40038E54;

 typedef struct tagADC0_DCCMP6BITS {
  union {
    struct {
      unsigned ADC_DCCMP6_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP6_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP6BITS;
sfr volatile typeADC0_DCCMP6BITS ADC0_DCCMP6bits absolute 0x40038E58;

 typedef struct tagADC0_DCCMP7BITS {
  union {
    struct {
      unsigned ADC_DCCMP7_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP7_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP7BITS;
sfr volatile typeADC0_DCCMP7BITS ADC0_DCCMP7bits absolute 0x40038E5C;

 typedef struct tagADC0_PPBITS {
  union {
    struct {
      unsigned ADC_PP_MCR : 4;
      unsigned ADC_PP_CH : 6;
      unsigned ADC_PP_DC : 6;
      unsigned ADC_PP_TYPE : 2;
      unsigned ADC_PP_RSL : 5;
      unsigned ADC_PP_TS : 1;
      unsigned ADC_PP_APSHT : 1;
      unsigned : 7;
    };
  };
} typeADC0_PPBITS;
sfr volatile typeADC0_PPBITS ADC0_PPbits absolute 0x40038FC0;

 typedef struct tagADC0_PCBITS {
  union {
    struct {
      unsigned ADC_PC_MCR : 4;
      unsigned : 28;
    };
  };
} typeADC0_PCBITS;
sfr volatile typeADC0_PCBITS ADC0_PCbits absolute 0x40038FC4;

 typedef struct tagADC0_CCBITS {
  union {
    struct {
      unsigned ADC_CC_CS : 4;
      unsigned ADC_CC_CLKDIV : 6;
      unsigned : 22;
    };
  };
} typeADC0_CCBITS;
sfr volatile typeADC0_CCBITS ADC0_CCbits absolute 0x40038FC8;

 typedef struct tagADC1_ACTSSBITS {
  union {
    struct {
      unsigned ADC_ACTSS_ASEN0 : 1;
      unsigned ADC_ACTSS_ASEN1 : 1;
      unsigned ADC_ACTSS_ASEN2 : 1;
      unsigned ADC_ACTSS_ASEN3 : 1;
      unsigned : 4;
      unsigned ADC_ACTSS_ADEN0 : 1;
      unsigned ADC_ACTSS_ADEN1 : 1;
      unsigned ADC_ACTSS_ADEN2 : 1;
      unsigned ADC_ACTSS_ADEN3 : 1;
      unsigned : 4;
      unsigned ADC_ACTSS_BUSY : 1;
      unsigned : 15;
    };
  };
} typeADC1_ACTSSBITS;
sfr volatile typeADC1_ACTSSBITS ADC1_ACTSSbits absolute 0x40039000;

 typedef struct tagADC1_RISBITS {
  union {
    struct {
      unsigned ADC_RIS_INR0 : 1;
      unsigned ADC_RIS_INR1 : 1;
      unsigned ADC_RIS_INR2 : 1;
      unsigned ADC_RIS_INR3 : 1;
      unsigned : 4;
      unsigned ADC_RIS_DMAINR0 : 1;
      unsigned ADC_RIS_DMAINR1 : 1;
      unsigned ADC_RIS_DMAINR2 : 1;
      unsigned ADC_RIS_DMAINR3 : 1;
      unsigned : 4;
      unsigned ADC_RIS_INRDC : 1;
      unsigned : 15;
    };
  };
} typeADC1_RISBITS;
sfr volatile typeADC1_RISBITS ADC1_RISbits absolute 0x40039004;

 typedef struct tagADC1_IMBITS {
  union {
    struct {
      unsigned ADC_IM_MASK0 : 1;
      unsigned ADC_IM_MASK1 : 1;
      unsigned ADC_IM_MASK2 : 1;
      unsigned ADC_IM_MASK3 : 1;
      unsigned : 4;
      unsigned ADC_IM_DMAMASK0 : 1;
      unsigned ADC_IM_DMAMASK1 : 1;
      unsigned ADC_IM_DMAMASK2 : 1;
      unsigned ADC_IM_DMAMASK3 : 1;
      unsigned : 4;
      unsigned ADC_IM_DCONSS0 : 1;
      unsigned ADC_IM_DCONSS1 : 1;
      unsigned ADC_IM_DCONSS2 : 1;
      unsigned ADC_IM_DCONSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC1_IMBITS;
sfr volatile typeADC1_IMBITS ADC1_IMbits absolute 0x40039008;

 typedef struct tagADC1_ISCBITS {
  union {
    struct {
      unsigned ADC_ISC_IN0 : 1;
      unsigned ADC_ISC_IN1 : 1;
      unsigned ADC_ISC_IN2 : 1;
      unsigned ADC_ISC_IN3 : 1;
      unsigned : 4;
      unsigned ADC_ISC_DMAIN0 : 1;
      unsigned ADC_ISC_DMAIN1 : 1;
      unsigned ADC_ISC_DMAIN2 : 1;
      unsigned ADC_ISC_DMAIN3 : 1;
      unsigned : 4;
      unsigned ADC_ISC_DCINSS0 : 1;
      unsigned ADC_ISC_DCINSS1 : 1;
      unsigned ADC_ISC_DCINSS2 : 1;
      unsigned ADC_ISC_DCINSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC1_ISCBITS;
sfr volatile typeADC1_ISCBITS ADC1_ISCbits absolute 0x4003900C;

 typedef struct tagADC1_OSTATBITS {
  union {
    struct {
      unsigned ADC_OSTAT_OV0 : 1;
      unsigned ADC_OSTAT_OV1 : 1;
      unsigned ADC_OSTAT_OV2 : 1;
      unsigned ADC_OSTAT_OV3 : 1;
      unsigned : 28;
    };
  };
} typeADC1_OSTATBITS;
sfr volatile typeADC1_OSTATBITS ADC1_OSTATbits absolute 0x40039010;

 typedef struct tagADC1_EMUXBITS {
  union {
    struct {
      unsigned ADC_EMUX_EM0 : 4;
      unsigned ADC_EMUX_EM1 : 4;
      unsigned ADC_EMUX_EM2 : 4;
      unsigned ADC_EMUX_EM3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_EMUXBITS;
sfr volatile typeADC1_EMUXBITS ADC1_EMUXbits absolute 0x40039014;

 typedef struct tagADC1_USTATBITS {
  union {
    struct {
      unsigned ADC_USTAT_UV0 : 1;
      unsigned ADC_USTAT_UV1 : 1;
      unsigned ADC_USTAT_UV2 : 1;
      unsigned ADC_USTAT_UV3 : 1;
      unsigned : 28;
    };
  };
} typeADC1_USTATBITS;
sfr volatile typeADC1_USTATBITS ADC1_USTATbits absolute 0x40039018;

 typedef struct tagADC1_TSSELBITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADC_TSSEL_PS0 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS1 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS2 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS3 : 2;
      unsigned : 2;
    };
  };
} typeADC1_TSSELBITS;
sfr volatile typeADC1_TSSELBITS ADC1_TSSELbits absolute 0x4003901C;

 typedef struct tagADC1_SSPRIBITS {
  union {
    struct {
      unsigned ADC_SSPRI_SS0 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS1 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS2 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS3 : 2;
      unsigned : 18;
    };
  };
} typeADC1_SSPRIBITS;
sfr volatile typeADC1_SSPRIBITS ADC1_SSPRIbits absolute 0x40039020;

 typedef struct tagADC1_SPCBITS {
  union {
    struct {
      unsigned ADC_SPC_PHASE : 4;
      unsigned : 28;
    };
  };
} typeADC1_SPCBITS;
sfr volatile typeADC1_SPCBITS ADC1_SPCbits absolute 0x40039024;

 typedef struct tagADC1_PSSIBITS {
  union {
    struct {
      unsigned ADC_PSSI_SS0 : 1;
      unsigned ADC_PSSI_SS1 : 1;
      unsigned ADC_PSSI_SS2 : 1;
      unsigned ADC_PSSI_SS3 : 1;
      unsigned : 23;
      unsigned ADC_PSSI_SYNCWAIT : 1;
      unsigned : 3;
      unsigned ADC_PSSI_GSYNC : 1;
    };
  };
} typeADC1_PSSIBITS;
sfr volatile typeADC1_PSSIBITS ADC1_PSSIbits absolute 0x40039028;

 typedef struct tagADC1_SACBITS {
  union {
    struct {
      unsigned ADC_SAC_AVG : 3;
      unsigned : 29;
    };
  };
} typeADC1_SACBITS;
sfr volatile typeADC1_SACBITS ADC1_SACbits absolute 0x40039030;

 typedef struct tagADC1_DCISCBITS {
  union {
    struct {
      unsigned ADC_DCISC_DCINT0 : 1;
      unsigned ADC_DCISC_DCINT1 : 1;
      unsigned ADC_DCISC_DCINT2 : 1;
      unsigned ADC_DCISC_DCINT3 : 1;
      unsigned ADC_DCISC_DCINT4 : 1;
      unsigned ADC_DCISC_DCINT5 : 1;
      unsigned ADC_DCISC_DCINT6 : 1;
      unsigned ADC_DCISC_DCINT7 : 1;
      unsigned : 24;
    };
  };
} typeADC1_DCISCBITS;
sfr volatile typeADC1_DCISCBITS ADC1_DCISCbits absolute 0x40039034;

 typedef struct tagADC1_CTLBITS {
  union {
    struct {
      unsigned ADC_CTL_VREF : 2;
      unsigned : 4;
      unsigned ADC_CTL_DITHER : 1;
      unsigned : 25;
    };
  };
} typeADC1_CTLBITS;
sfr volatile typeADC1_CTLBITS ADC1_CTLbits absolute 0x40039038;

 typedef struct tagADC1_SSMUX0BITS {
  union {
    struct {
      unsigned ADC_SSMUX0_MUX0 : 4;
      unsigned ADC_SSMUX0_MUX1 : 4;
      unsigned ADC_SSMUX0_MUX2 : 4;
      unsigned ADC_SSMUX0_MUX3 : 4;
      unsigned ADC_SSMUX0_MUX4 : 4;
      unsigned ADC_SSMUX0_MUX5 : 4;
      unsigned ADC_SSMUX0_MUX6 : 4;
      unsigned ADC_SSMUX0_MUX7 : 4;
    };
  };
} typeADC1_SSMUX0BITS;
sfr volatile typeADC1_SSMUX0BITS ADC1_SSMUX0bits absolute 0x40039040;

 typedef struct tagADC1_SSCTL0BITS {
  union {
    struct {
      unsigned ADC_SSCTL0_D0 : 1;
      unsigned ADC_SSCTL0_END0 : 1;
      unsigned ADC_SSCTL0_IE0 : 1;
      unsigned ADC_SSCTL0_TS0 : 1;
      unsigned ADC_SSCTL0_D1 : 1;
      unsigned ADC_SSCTL0_END1 : 1;
      unsigned ADC_SSCTL0_IE1 : 1;
      unsigned ADC_SSCTL0_TS1 : 1;
      unsigned ADC_SSCTL0_D2 : 1;
      unsigned ADC_SSCTL0_END2 : 1;
      unsigned ADC_SSCTL0_IE2 : 1;
      unsigned ADC_SSCTL0_TS2 : 1;
      unsigned ADC_SSCTL0_D3 : 1;
      unsigned ADC_SSCTL0_END3 : 1;
      unsigned ADC_SSCTL0_IE3 : 1;
      unsigned ADC_SSCTL0_TS3 : 1;
      unsigned ADC_SSCTL0_D4 : 1;
      unsigned ADC_SSCTL0_END4 : 1;
      unsigned ADC_SSCTL0_IE4 : 1;
      unsigned ADC_SSCTL0_TS4 : 1;
      unsigned ADC_SSCTL0_D5 : 1;
      unsigned ADC_SSCTL0_END5 : 1;
      unsigned ADC_SSCTL0_IE5 : 1;
      unsigned ADC_SSCTL0_TS5 : 1;
      unsigned ADC_SSCTL0_D6 : 1;
      unsigned ADC_SSCTL0_END6 : 1;
      unsigned ADC_SSCTL0_IE6 : 1;
      unsigned ADC_SSCTL0_TS6 : 1;
      unsigned ADC_SSCTL0_D7 : 1;
      unsigned ADC_SSCTL0_END7 : 1;
      unsigned ADC_SSCTL0_IE7 : 1;
      unsigned ADC_SSCTL0_TS7 : 1;
    };
  };
} typeADC1_SSCTL0BITS;
sfr volatile typeADC1_SSCTL0BITS ADC1_SSCTL0bits absolute 0x40039044;

 typedef struct tagADC1_SSFIFO0BITS {
  union {
    struct {
      unsigned ADC_SSFIFO0_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO0BITS;
sfr volatile typeADC1_SSFIFO0BITS ADC1_SSFIFO0bits absolute 0x40039048;

 typedef struct tagADC1_SSFSTAT0BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT0_TPTR : 4;
      unsigned ADC_SSFSTAT0_HPTR : 4;
      unsigned ADC_SSFSTAT0_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT0_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT0BITS;
sfr volatile typeADC1_SSFSTAT0BITS ADC1_SSFSTAT0bits absolute 0x4003904C;

 typedef struct tagADC1_SSOP0BITS {
  union {
    struct {
      unsigned ADC_SSOP0_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S3DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S4DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S5DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S6DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S7DCOP : 1;
      unsigned : 3;
    };
  };
} typeADC1_SSOP0BITS;
sfr volatile typeADC1_SSOP0BITS ADC1_SSOP0bits absolute 0x40039050;

 typedef struct tagADC1_SSDC0BITS {
  union {
    struct {
      unsigned ADC_SSDC0_S0DCSEL : 4;
      unsigned ADC_SSDC0_S1DCSEL : 4;
      unsigned ADC_SSDC0_S2DCSEL : 4;
      unsigned ADC_SSDC0_S3DCSEL : 4;
      unsigned ADC_SSDC0_S4DCSEL : 4;
      unsigned ADC_SSDC0_S5DCSEL : 4;
      unsigned ADC_SSDC0_S6DCSEL : 4;
      unsigned ADC_SSDC0_S7DCSEL : 4;
    };
  };
} typeADC1_SSDC0BITS;
sfr volatile typeADC1_SSDC0BITS ADC1_SSDC0bits absolute 0x40039054;

 typedef struct tagADC1_SSEMUX0BITS {
  union {
    struct {
      unsigned ADC_SSEMUX0_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX3 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX4 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX5 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX6 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX7 : 1;
      unsigned : 3;
    };
  };
} typeADC1_SSEMUX0BITS;
sfr volatile typeADC1_SSEMUX0BITS ADC1_SSEMUX0bits absolute 0x40039058;

 typedef struct tagADC1_SSTSH0BITS {
  union {
    struct {
      unsigned ADC_SSTSH0_TSH0 : 4;
      unsigned ADC_SSTSH0_TSH1 : 4;
      unsigned ADC_SSTSH0_TSH2 : 4;
      unsigned ADC_SSTSH0_TSH3 : 4;
      unsigned ADC_SSTSH0_TSH4 : 4;
      unsigned ADC_SSTSH0_TSH5 : 4;
      unsigned ADC_SSTSH0_TSH6 : 4;
      unsigned ADC_SSTSH0_TSH7 : 4;
    };
  };
} typeADC1_SSTSH0BITS;
sfr volatile typeADC1_SSTSH0BITS ADC1_SSTSH0bits absolute 0x4003905C;

 typedef struct tagADC1_SSMUX1BITS {
  union {
    struct {
      unsigned ADC_SSMUX1_MUX0 : 4;
      unsigned ADC_SSMUX1_MUX1 : 4;
      unsigned ADC_SSMUX1_MUX2 : 4;
      unsigned ADC_SSMUX1_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSMUX1BITS;
sfr volatile typeADC1_SSMUX1BITS ADC1_SSMUX1bits absolute 0x40039060;

 typedef struct tagADC1_SSCTL1BITS {
  union {
    struct {
      unsigned ADC_SSCTL1_D0 : 1;
      unsigned ADC_SSCTL1_END0 : 1;
      unsigned ADC_SSCTL1_IE0 : 1;
      unsigned ADC_SSCTL1_TS0 : 1;
      unsigned ADC_SSCTL1_D1 : 1;
      unsigned ADC_SSCTL1_END1 : 1;
      unsigned ADC_SSCTL1_IE1 : 1;
      unsigned ADC_SSCTL1_TS1 : 1;
      unsigned ADC_SSCTL1_D2 : 1;
      unsigned ADC_SSCTL1_END2 : 1;
      unsigned ADC_SSCTL1_IE2 : 1;
      unsigned ADC_SSCTL1_TS2 : 1;
      unsigned ADC_SSCTL1_D3 : 1;
      unsigned ADC_SSCTL1_END3 : 1;
      unsigned ADC_SSCTL1_IE3 : 1;
      unsigned ADC_SSCTL1_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC1_SSCTL1BITS;
sfr volatile typeADC1_SSCTL1BITS ADC1_SSCTL1bits absolute 0x40039064;

 typedef struct tagADC1_SSFIFO1BITS {
  union {
    struct {
      unsigned ADC_SSFIFO1_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO1BITS;
sfr volatile typeADC1_SSFIFO1BITS ADC1_SSFIFO1bits absolute 0x40039068;

 typedef struct tagADC1_SSFSTAT1BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT1_TPTR : 4;
      unsigned ADC_SSFSTAT1_HPTR : 4;
      unsigned ADC_SSFSTAT1_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT1_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT1BITS;
sfr volatile typeADC1_SSFSTAT1BITS ADC1_SSFSTAT1bits absolute 0x4003906C;

 typedef struct tagADC1_SSOP1BITS {
  union {
    struct {
      unsigned ADC_SSOP1_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSOP1BITS;
sfr volatile typeADC1_SSOP1BITS ADC1_SSOP1bits absolute 0x40039070;

 typedef struct tagADC1_SSDC1BITS {
  union {
    struct {
      unsigned ADC_SSDC1_S0DCSEL : 4;
      unsigned ADC_SSDC1_S1DCSEL : 4;
      unsigned ADC_SSDC1_S2DCSEL : 4;
      unsigned ADC_SSDC1_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSDC1BITS;
sfr volatile typeADC1_SSDC1BITS ADC1_SSDC1bits absolute 0x40039074;

 typedef struct tagADC1_SSEMUX1BITS {
  union {
    struct {
      unsigned ADC_SSEMUX1_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSEMUX1BITS;
sfr volatile typeADC1_SSEMUX1BITS ADC1_SSEMUX1bits absolute 0x40039078;

 typedef struct tagADC1_SSTSH1BITS {
  union {
    struct {
      unsigned ADC_SSTSH1_TSH0 : 4;
      unsigned ADC_SSTSH1_TSH1 : 4;
      unsigned ADC_SSTSH1_TSH2 : 4;
      unsigned ADC_SSTSH1_TSH3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSTSH1BITS;
sfr volatile typeADC1_SSTSH1BITS ADC1_SSTSH1bits absolute 0x4003907C;

 typedef struct tagADC1_SSMUX2BITS {
  union {
    struct {
      unsigned ADC_SSMUX2_MUX0 : 4;
      unsigned ADC_SSMUX2_MUX1 : 4;
      unsigned ADC_SSMUX2_MUX2 : 4;
      unsigned ADC_SSMUX2_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSMUX2BITS;
sfr volatile typeADC1_SSMUX2BITS ADC1_SSMUX2bits absolute 0x40039080;

 typedef struct tagADC1_SSCTL2BITS {
  union {
    struct {
      unsigned ADC_SSCTL2_D0 : 1;
      unsigned ADC_SSCTL2_END0 : 1;
      unsigned ADC_SSCTL2_IE0 : 1;
      unsigned ADC_SSCTL2_TS0 : 1;
      unsigned ADC_SSCTL2_D1 : 1;
      unsigned ADC_SSCTL2_END1 : 1;
      unsigned ADC_SSCTL2_IE1 : 1;
      unsigned ADC_SSCTL2_TS1 : 1;
      unsigned ADC_SSCTL2_D2 : 1;
      unsigned ADC_SSCTL2_END2 : 1;
      unsigned ADC_SSCTL2_IE2 : 1;
      unsigned ADC_SSCTL2_TS2 : 1;
      unsigned ADC_SSCTL2_D3 : 1;
      unsigned ADC_SSCTL2_END3 : 1;
      unsigned ADC_SSCTL2_IE3 : 1;
      unsigned ADC_SSCTL2_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC1_SSCTL2BITS;
sfr volatile typeADC1_SSCTL2BITS ADC1_SSCTL2bits absolute 0x40039084;

 typedef struct tagADC1_SSFIFO2BITS {
  union {
    struct {
      unsigned ADC_SSFIFO2_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO2BITS;
sfr volatile typeADC1_SSFIFO2BITS ADC1_SSFIFO2bits absolute 0x40039088;

 typedef struct tagADC1_SSFSTAT2BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT2_TPTR : 4;
      unsigned ADC_SSFSTAT2_HPTR : 4;
      unsigned ADC_SSFSTAT2_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT2_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT2BITS;
sfr volatile typeADC1_SSFSTAT2BITS ADC1_SSFSTAT2bits absolute 0x4003908C;

 typedef struct tagADC1_SSOP2BITS {
  union {
    struct {
      unsigned ADC_SSOP2_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSOP2BITS;
sfr volatile typeADC1_SSOP2BITS ADC1_SSOP2bits absolute 0x40039090;

 typedef struct tagADC1_SSDC2BITS {
  union {
    struct {
      unsigned ADC_SSDC2_S0DCSEL : 4;
      unsigned ADC_SSDC2_S1DCSEL : 4;
      unsigned ADC_SSDC2_S2DCSEL : 4;
      unsigned ADC_SSDC2_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSDC2BITS;
sfr volatile typeADC1_SSDC2BITS ADC1_SSDC2bits absolute 0x40039094;

 typedef struct tagADC1_SSEMUX2BITS {
  union {
    struct {
      unsigned ADC_SSEMUX2_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSEMUX2BITS;
sfr volatile typeADC1_SSEMUX2BITS ADC1_SSEMUX2bits absolute 0x40039098;

 typedef struct tagADC1_SSTSH2BITS {
  union {
    struct {
      unsigned ADC_SSTSH2_TSH0 : 4;
      unsigned ADC_SSTSH2_TSH1 : 4;
      unsigned ADC_SSTSH2_TSH2 : 4;
      unsigned ADC_SSTSH2_TSH3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSTSH2BITS;
sfr volatile typeADC1_SSTSH2BITS ADC1_SSTSH2bits absolute 0x4003909C;

 typedef struct tagADC1_SSMUX3BITS {
  union {
    struct {
      unsigned ADC_SSMUX3_MUX0 : 4;
      unsigned : 28;
    };
  };
} typeADC1_SSMUX3BITS;
sfr volatile typeADC1_SSMUX3BITS ADC1_SSMUX3bits absolute 0x400390A0;

 typedef struct tagADC1_SSCTL3BITS {
  union {
    struct {
      unsigned ADC_SSCTL3_D0 : 1;
      unsigned ADC_SSCTL3_END0 : 1;
      unsigned ADC_SSCTL3_IE0 : 1;
      unsigned ADC_SSCTL3_TS0 : 1;
      unsigned : 28;
    };
  };
} typeADC1_SSCTL3BITS;
sfr volatile typeADC1_SSCTL3BITS ADC1_SSCTL3bits absolute 0x400390A4;

 typedef struct tagADC1_SSFIFO3BITS {
  union {
    struct {
      unsigned ADC_SSFIFO3_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO3BITS;
sfr volatile typeADC1_SSFIFO3BITS ADC1_SSFIFO3bits absolute 0x400390A8;

 typedef struct tagADC1_SSFSTAT3BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT3_TPTR : 4;
      unsigned ADC_SSFSTAT3_HPTR : 4;
      unsigned ADC_SSFSTAT3_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT3_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT3BITS;
sfr volatile typeADC1_SSFSTAT3BITS ADC1_SSFSTAT3bits absolute 0x400390AC;

 typedef struct tagADC1_SSOP3BITS {
  union {
    struct {
      unsigned ADC_SSOP3_S0DCOP : 1;
      unsigned : 31;
    };
  };
} typeADC1_SSOP3BITS;
sfr volatile typeADC1_SSOP3BITS ADC1_SSOP3bits absolute 0x400390B0;

 typedef struct tagADC1_SSDC3BITS {
  union {
    struct {
      unsigned ADC_SSDC3_S0DCSEL : 4;
      unsigned : 28;
    };
  };
} typeADC1_SSDC3BITS;
sfr volatile typeADC1_SSDC3BITS ADC1_SSDC3bits absolute 0x400390B4;

 typedef struct tagADC1_SSEMUX3BITS {
  union {
    struct {
      unsigned ADC_SSEMUX3_EMUX0 : 1;
      unsigned : 31;
    };
  };
} typeADC1_SSEMUX3BITS;
sfr volatile typeADC1_SSEMUX3BITS ADC1_SSEMUX3bits absolute 0x400390B8;

 typedef struct tagADC1_SSTSH3BITS {
  union {
    struct {
      unsigned ADC_SSTSH3_TSH0 : 4;
      unsigned : 28;
    };
  };
} typeADC1_SSTSH3BITS;
sfr volatile typeADC1_SSTSH3BITS ADC1_SSTSH3bits absolute 0x400390BC;

 typedef struct tagADC1_DCRICBITS {
  union {
    struct {
      unsigned ADC_DCRIC_DCINT0 : 1;
      unsigned ADC_DCRIC_DCINT1 : 1;
      unsigned ADC_DCRIC_DCINT2 : 1;
      unsigned ADC_DCRIC_DCINT3 : 1;
      unsigned ADC_DCRIC_DCINT4 : 1;
      unsigned ADC_DCRIC_DCINT5 : 1;
      unsigned ADC_DCRIC_DCINT6 : 1;
      unsigned ADC_DCRIC_DCINT7 : 1;
      unsigned : 8;
      unsigned ADC_DCRIC_DCTRIG0 : 1;
      unsigned ADC_DCRIC_DCTRIG1 : 1;
      unsigned ADC_DCRIC_DCTRIG2 : 1;
      unsigned ADC_DCRIC_DCTRIG3 : 1;
      unsigned ADC_DCRIC_DCTRIG4 : 1;
      unsigned ADC_DCRIC_DCTRIG5 : 1;
      unsigned ADC_DCRIC_DCTRIG6 : 1;
      unsigned ADC_DCRIC_DCTRIG7 : 1;
      unsigned : 8;
    };
  };
} typeADC1_DCRICBITS;
sfr volatile typeADC1_DCRICBITS ADC1_DCRICbits absolute 0x40039D00;

 typedef struct tagADC1_DCCTL0BITS {
  union {
    struct {
      unsigned ADC_DCCTL0_CIM : 2;
      unsigned ADC_DCCTL0_CIC : 2;
      unsigned ADC_DCCTL0_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL0_CTM : 2;
      unsigned ADC_DCCTL0_CTC : 2;
      unsigned ADC_DCCTL0_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL0BITS;
sfr volatile typeADC1_DCCTL0BITS ADC1_DCCTL0bits absolute 0x40039E00;

 typedef struct tagADC1_DCCTL1BITS {
  union {
    struct {
      unsigned ADC_DCCTL1_CIM : 2;
      unsigned ADC_DCCTL1_CIC : 2;
      unsigned ADC_DCCTL1_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL1_CTM : 2;
      unsigned ADC_DCCTL1_CTC : 2;
      unsigned ADC_DCCTL1_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL1BITS;
sfr volatile typeADC1_DCCTL1BITS ADC1_DCCTL1bits absolute 0x40039E04;

 typedef struct tagADC1_DCCTL2BITS {
  union {
    struct {
      unsigned ADC_DCCTL2_CIM : 2;
      unsigned ADC_DCCTL2_CIC : 2;
      unsigned ADC_DCCTL2_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL2_CTM : 2;
      unsigned ADC_DCCTL2_CTC : 2;
      unsigned ADC_DCCTL2_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL2BITS;
sfr volatile typeADC1_DCCTL2BITS ADC1_DCCTL2bits absolute 0x40039E08;

 typedef struct tagADC1_DCCTL3BITS {
  union {
    struct {
      unsigned ADC_DCCTL3_CIM : 2;
      unsigned ADC_DCCTL3_CIC : 2;
      unsigned ADC_DCCTL3_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL3_CTM : 2;
      unsigned ADC_DCCTL3_CTC : 2;
      unsigned ADC_DCCTL3_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL3BITS;
sfr volatile typeADC1_DCCTL3BITS ADC1_DCCTL3bits absolute 0x40039E0C;

 typedef struct tagADC1_DCCTL4BITS {
  union {
    struct {
      unsigned ADC_DCCTL4_CIM : 2;
      unsigned ADC_DCCTL4_CIC : 2;
      unsigned ADC_DCCTL4_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL4_CTM : 2;
      unsigned ADC_DCCTL4_CTC : 2;
      unsigned ADC_DCCTL4_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL4BITS;
sfr volatile typeADC1_DCCTL4BITS ADC1_DCCTL4bits absolute 0x40039E10;

 typedef struct tagADC1_DCCTL5BITS {
  union {
    struct {
      unsigned ADC_DCCTL5_CIM : 2;
      unsigned ADC_DCCTL5_CIC : 2;
      unsigned ADC_DCCTL5_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL5_CTM : 2;
      unsigned ADC_DCCTL5_CTC : 2;
      unsigned ADC_DCCTL5_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL5BITS;
sfr volatile typeADC1_DCCTL5BITS ADC1_DCCTL5bits absolute 0x40039E14;

 typedef struct tagADC1_DCCTL6BITS {
  union {
    struct {
      unsigned ADC_DCCTL6_CIM : 2;
      unsigned ADC_DCCTL6_CIC : 2;
      unsigned ADC_DCCTL6_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL6_CTM : 2;
      unsigned ADC_DCCTL6_CTC : 2;
      unsigned ADC_DCCTL6_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL6BITS;
sfr volatile typeADC1_DCCTL6BITS ADC1_DCCTL6bits absolute 0x40039E18;

 typedef struct tagADC1_DCCTL7BITS {
  union {
    struct {
      unsigned ADC_DCCTL7_CIM : 2;
      unsigned ADC_DCCTL7_CIC : 2;
      unsigned ADC_DCCTL7_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL7_CTM : 2;
      unsigned ADC_DCCTL7_CTC : 2;
      unsigned ADC_DCCTL7_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL7BITS;
sfr volatile typeADC1_DCCTL7BITS ADC1_DCCTL7bits absolute 0x40039E1C;

 typedef struct tagADC1_DCCMP0BITS {
  union {
    struct {
      unsigned ADC_DCCMP0_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP0_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP0BITS;
sfr volatile typeADC1_DCCMP0BITS ADC1_DCCMP0bits absolute 0x40039E40;

 typedef struct tagADC1_DCCMP1BITS {
  union {
    struct {
      unsigned ADC_DCCMP1_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP1_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP1BITS;
sfr volatile typeADC1_DCCMP1BITS ADC1_DCCMP1bits absolute 0x40039E44;

 typedef struct tagADC1_DCCMP2BITS {
  union {
    struct {
      unsigned ADC_DCCMP2_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP2_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP2BITS;
sfr volatile typeADC1_DCCMP2BITS ADC1_DCCMP2bits absolute 0x40039E48;

 typedef struct tagADC1_DCCMP3BITS {
  union {
    struct {
      unsigned ADC_DCCMP3_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP3_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP3BITS;
sfr volatile typeADC1_DCCMP3BITS ADC1_DCCMP3bits absolute 0x40039E4C;

 typedef struct tagADC1_DCCMP4BITS {
  union {
    struct {
      unsigned ADC_DCCMP4_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP4_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP4BITS;
sfr volatile typeADC1_DCCMP4BITS ADC1_DCCMP4bits absolute 0x40039E50;

 typedef struct tagADC1_DCCMP5BITS {
  union {
    struct {
      unsigned ADC_DCCMP5_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP5_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP5BITS;
sfr volatile typeADC1_DCCMP5BITS ADC1_DCCMP5bits absolute 0x40039E54;

 typedef struct tagADC1_DCCMP6BITS {
  union {
    struct {
      unsigned ADC_DCCMP6_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP6_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP6BITS;
sfr volatile typeADC1_DCCMP6BITS ADC1_DCCMP6bits absolute 0x40039E58;

 typedef struct tagADC1_DCCMP7BITS {
  union {
    struct {
      unsigned ADC_DCCMP7_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP7_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP7BITS;
sfr volatile typeADC1_DCCMP7BITS ADC1_DCCMP7bits absolute 0x40039E5C;

 typedef struct tagADC1_PPBITS {
  union {
    struct {
      unsigned ADC_PP_MCR : 4;
      unsigned ADC_PP_CH : 6;
      unsigned ADC_PP_DC : 6;
      unsigned ADC_PP_TYPE : 2;
      unsigned ADC_PP_RSL : 5;
      unsigned ADC_PP_TS : 1;
      unsigned ADC_PP_APSHT : 1;
      unsigned : 7;
    };
  };
} typeADC1_PPBITS;
sfr volatile typeADC1_PPBITS ADC1_PPbits absolute 0x40039FC0;

 typedef struct tagADC1_PCBITS {
  union {
    struct {
      unsigned ADC_PC_MCR : 4;
      unsigned : 28;
    };
  };
} typeADC1_PCBITS;
sfr volatile typeADC1_PCBITS ADC1_PCbits absolute 0x40039FC4;

 typedef struct tagADC1_CCBITS {
  union {
    struct {
      unsigned ADC_CC_CS : 4;
      unsigned ADC_CC_CLKDIV : 6;
      unsigned : 22;
    };
  };
} typeADC1_CCBITS;
sfr volatile typeADC1_CCBITS ADC1_CCbits absolute 0x40039FC8;

 typedef struct tagCOMP_ACMISBITS {
  union {
    struct {
      unsigned COMP_ACMIS_IN0 : 1;
      unsigned COMP_ACMIS_IN1 : 1;
      unsigned COMP_ACMIS_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACMISBITS;
sfr volatile typeCOMP_ACMISBITS COMP_ACMISbits absolute 0x4003C000;

 typedef struct tagCOMP_ACRISBITS {
  union {
    struct {
      unsigned COMP_ACRIS_IN0 : 1;
      unsigned COMP_ACRIS_IN1 : 1;
      unsigned COMP_ACRIS_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACRISBITS;
sfr volatile typeCOMP_ACRISBITS COMP_ACRISbits absolute 0x4003C004;

 typedef struct tagCOMP_ACINTENBITS {
  union {
    struct {
      unsigned COMP_ACINTEN_IN0 : 1;
      unsigned COMP_ACINTEN_IN1 : 1;
      unsigned COMP_ACINTEN_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACINTENBITS;
sfr volatile typeCOMP_ACINTENBITS COMP_ACINTENbits absolute 0x4003C008;

 typedef struct tagCOMP_ACREFCTLBITS {
  union {
    struct {
      unsigned COMP_ACREFCTL_VREF : 4;
      unsigned : 4;
      unsigned COMP_ACREFCTL_RNG : 1;
      unsigned COMP_ACREFCTL_EN : 1;
      unsigned : 22;
    };
  };
} typeCOMP_ACREFCTLBITS;
sfr volatile typeCOMP_ACREFCTLBITS COMP_ACREFCTLbits absolute 0x4003C010;

 typedef struct tagCOMP_ACSTAT0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT0_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT0BITS;
sfr volatile typeCOMP_ACSTAT0BITS COMP_ACSTAT0bits absolute 0x4003C020;

 typedef struct tagCOMP_ACCTL0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL0_CINV : 1;
      unsigned COMP_ACCTL0_ISEN : 2;
      unsigned COMP_ACCTL0_ISLVAL : 1;
      unsigned COMP_ACCTL0_TSEN : 2;
      unsigned COMP_ACCTL0_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL0_ASRCP : 2;
      unsigned COMP_ACCTL0_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL0BITS;
sfr volatile typeCOMP_ACCTL0BITS COMP_ACCTL0bits absolute 0x4003C024;

 typedef struct tagCOMP_ACSTAT1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT1_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT1BITS;
sfr volatile typeCOMP_ACSTAT1BITS COMP_ACSTAT1bits absolute 0x4003C040;

 typedef struct tagCOMP_ACCTL1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL1_CINV : 1;
      unsigned COMP_ACCTL1_ISEN : 2;
      unsigned COMP_ACCTL1_ISLVAL : 1;
      unsigned COMP_ACCTL1_TSEN : 2;
      unsigned COMP_ACCTL1_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL1_ASRCP : 2;
      unsigned COMP_ACCTL1_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL1BITS;
sfr volatile typeCOMP_ACCTL1BITS COMP_ACCTL1bits absolute 0x4003C044;

 typedef struct tagCOMP_ACSTAT2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT2_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT2BITS;
sfr volatile typeCOMP_ACSTAT2BITS COMP_ACSTAT2bits absolute 0x4003C060;

 typedef struct tagCOMP_ACCTL2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL2_CINV : 1;
      unsigned COMP_ACCTL2_ISEN : 2;
      unsigned COMP_ACCTL2_ISLVAL : 1;
      unsigned COMP_ACCTL2_TSEN : 2;
      unsigned COMP_ACCTL2_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL2_ASRCP : 2;
      unsigned COMP_ACCTL2_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL2BITS;
sfr volatile typeCOMP_ACCTL2BITS COMP_ACCTL2bits absolute 0x4003C064;

 typedef struct tagCOMP_PPBITS {
  union {
    struct {
      unsigned COMP_PP_CMP0 : 1;
      unsigned COMP_PP_CMP1 : 1;
      unsigned COMP_PP_CMP2 : 1;
      unsigned : 13;
      unsigned COMP_PP_C0O : 1;
      unsigned COMP_PP_C1O : 1;
      unsigned COMP_PP_C2O : 1;
      unsigned : 13;
    };
  };
} typeCOMP_PPBITS;
sfr volatile typeCOMP_PPBITS COMP_PPbits absolute 0x4003CFC0;

 typedef struct tagCAN0_CTLBITS {
  union {
    struct {
      unsigned CAN_CTL_INIT : 1;
      unsigned CAN_CTL_IE : 1;
      unsigned CAN_CTL_SIE : 1;
      unsigned CAN_CTL_EIE : 1;
      unsigned : 1;
      unsigned CAN_CTL_DAR : 1;
      unsigned CAN_CTL_CCE : 1;
      unsigned CAN_CTL_TEST : 1;
      unsigned : 24;
    };
  };
} typeCAN0_CTLBITS;
sfr volatile typeCAN0_CTLBITS CAN0_CTLbits absolute 0x40040000;

 typedef struct tagCAN0_STSBITS {
  union {
    struct {
      unsigned CAN_STS_LEC : 3;
      unsigned CAN_STS_TXOK : 1;
      unsigned CAN_STS_RXOK : 1;
      unsigned CAN_STS_EPASS : 1;
      unsigned CAN_STS_EWARN : 1;
      unsigned CAN_STS_BOFF : 1;
      unsigned : 24;
    };
  };
} typeCAN0_STSBITS;
sfr volatile typeCAN0_STSBITS CAN0_STSbits absolute 0x40040004;

 typedef struct tagCAN0_ERRBITS {
  union {
    struct {
      unsigned CAN_ERR_TEC : 8;
      unsigned CAN_ERR_REC : 7;
      unsigned CAN_ERR_RP : 1;
      unsigned : 16;
    };
  };
} typeCAN0_ERRBITS;
sfr volatile typeCAN0_ERRBITS CAN0_ERRbits absolute 0x40040008;

 typedef struct tagCAN0_BITBITS {
  union {
    struct {
      unsigned CAN_BIT_BRP : 6;
      unsigned CAN_BIT_SJW : 2;
      unsigned CAN_BIT_TSEG1 : 4;
      unsigned CAN_BIT_TSEG2 : 3;
      unsigned : 17;
    };
  };
} typeCAN0_BITBITS;
sfr volatile typeCAN0_BITBITS CAN0_BITbits absolute 0x4004000C;

 typedef struct tagCAN0_INTBITS {
  union {
    struct {
      unsigned CAN_INT_INTID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_INTBITS;
sfr volatile typeCAN0_INTBITS CAN0_INTbits absolute 0x40040010;

 typedef struct tagCAN0_TSTBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CAN_TST_BASIC : 1;
      unsigned CAN_TST_SILENT : 1;
      unsigned CAN_TST_LBACK : 1;
      unsigned CAN_TST_TX : 2;
      unsigned CAN_TST_RX : 1;
      unsigned : 24;
    };
  };
} typeCAN0_TSTBITS;
sfr volatile typeCAN0_TSTBITS CAN0_TSTbits absolute 0x40040014;

 typedef struct tagCAN0_BRPEBITS {
  union {
    struct {
      unsigned CAN_BRPE_BRPE : 4;
      unsigned : 28;
    };
  };
} typeCAN0_BRPEBITS;
sfr volatile typeCAN0_BRPEBITS CAN0_BRPEbits absolute 0x40040018;

 typedef struct tagCAN0_IF1CRQBITS {
  union {
    struct {
      unsigned CAN_IF1CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF1CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1CRQBITS;
sfr volatile typeCAN0_IF1CRQBITS CAN0_IF1CRQbits absolute 0x40040020;

 typedef struct tagCAN0_IF1CMSKBITS {
  union {
    struct {
      unsigned CAN_IF1CMSK_DATAB : 1;
      unsigned CAN_IF1CMSK_DATAA : 1;
      unsigned CAN_IF1CMSK_NEWDAT : 1;
      unsigned CAN_IF1CMSK_CLRINTPND : 1;
      unsigned CAN_IF1CMSK_CONTROL : 1;
      unsigned CAN_IF1CMSK_ARB : 1;
      unsigned CAN_IF1CMSK_MASK : 1;
      unsigned CAN_IF1CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN0_IF1CMSKBITS;
sfr volatile typeCAN0_IF1CMSKBITS CAN0_IF1CMSKbits absolute 0x40040024;

 typedef struct tagCAN0_IF1MSK1BITS {
  union {
    struct {
      unsigned CAN_IF1MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MSK1BITS;
sfr volatile typeCAN0_IF1MSK1BITS CAN0_IF1MSK1bits absolute 0x40040028;

 typedef struct tagCAN0_IF1MSK2BITS {
  union {
    struct {
      unsigned CAN_IF1MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF1MSK2_MDIR : 1;
      unsigned CAN_IF1MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MSK2BITS;
sfr volatile typeCAN0_IF1MSK2BITS CAN0_IF1MSK2bits absolute 0x4004002C;

 typedef struct tagCAN0_IF1ARB1BITS {
  union {
    struct {
      unsigned CAN_IF1ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1ARB1BITS;
sfr volatile typeCAN0_IF1ARB1BITS CAN0_IF1ARB1bits absolute 0x40040030;

 typedef struct tagCAN0_IF1ARB2BITS {
  union {
    struct {
      unsigned CAN_IF1ARB2_ID : 13;
      unsigned CAN_IF1ARB2_DIR : 1;
      unsigned CAN_IF1ARB2_XTD : 1;
      unsigned CAN_IF1ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1ARB2BITS;
sfr volatile typeCAN0_IF1ARB2BITS CAN0_IF1ARB2bits absolute 0x40040034;

 typedef struct tagCAN0_IF1MCTLBITS {
  union {
    struct {
      unsigned CAN_IF1MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF1MCTL_EOB : 1;
      unsigned CAN_IF1MCTL_TXRQST : 1;
      unsigned CAN_IF1MCTL_RMTEN : 1;
      unsigned CAN_IF1MCTL_RXIE : 1;
      unsigned CAN_IF1MCTL_TXIE : 1;
      unsigned CAN_IF1MCTL_UMASK : 1;
      unsigned CAN_IF1MCTL_INTPND : 1;
      unsigned CAN_IF1MCTL_MSGLST : 1;
      unsigned CAN_IF1MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MCTLBITS;
sfr volatile typeCAN0_IF1MCTLBITS CAN0_IF1MCTLbits absolute 0x40040038;

 typedef struct tagCAN0_IF1DA1BITS {
  union {
    struct {
      unsigned CAN_IF1DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DA1BITS;
sfr volatile typeCAN0_IF1DA1BITS CAN0_IF1DA1bits absolute 0x4004003C;

 typedef struct tagCAN0_IF1DA2BITS {
  union {
    struct {
      unsigned CAN_IF1DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DA2BITS;
sfr volatile typeCAN0_IF1DA2BITS CAN0_IF1DA2bits absolute 0x40040040;

 typedef struct tagCAN0_IF1DB1BITS {
  union {
    struct {
      unsigned CAN_IF1DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DB1BITS;
sfr volatile typeCAN0_IF1DB1BITS CAN0_IF1DB1bits absolute 0x40040044;

 typedef struct tagCAN0_IF1DB2BITS {
  union {
    struct {
      unsigned CAN_IF1DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DB2BITS;
sfr volatile typeCAN0_IF1DB2BITS CAN0_IF1DB2bits absolute 0x40040048;

 typedef struct tagCAN0_IF2CRQBITS {
  union {
    struct {
      unsigned CAN_IF2CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF2CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2CRQBITS;
sfr volatile typeCAN0_IF2CRQBITS CAN0_IF2CRQbits absolute 0x40040080;

 typedef struct tagCAN0_IF2CMSKBITS {
  union {
    struct {
      unsigned CAN_IF2CMSK_DATAB : 1;
      unsigned CAN_IF2CMSK_DATAA : 1;
      unsigned CAN_IF2CMSK_NEWDAT : 1;
      unsigned CAN_IF2CMSK_CLRINTPND : 1;
      unsigned CAN_IF2CMSK_CONTROL : 1;
      unsigned CAN_IF2CMSK_ARB : 1;
      unsigned CAN_IF2CMSK_MASK : 1;
      unsigned CAN_IF2CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN0_IF2CMSKBITS;
sfr volatile typeCAN0_IF2CMSKBITS CAN0_IF2CMSKbits absolute 0x40040084;

 typedef struct tagCAN0_IF2MSK1BITS {
  union {
    struct {
      unsigned CAN_IF2MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MSK1BITS;
sfr volatile typeCAN0_IF2MSK1BITS CAN0_IF2MSK1bits absolute 0x40040088;

 typedef struct tagCAN0_IF2MSK2BITS {
  union {
    struct {
      unsigned CAN_IF2MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF2MSK2_MDIR : 1;
      unsigned CAN_IF2MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MSK2BITS;
sfr volatile typeCAN0_IF2MSK2BITS CAN0_IF2MSK2bits absolute 0x4004008C;

 typedef struct tagCAN0_IF2ARB1BITS {
  union {
    struct {
      unsigned CAN_IF2ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2ARB1BITS;
sfr volatile typeCAN0_IF2ARB1BITS CAN0_IF2ARB1bits absolute 0x40040090;

 typedef struct tagCAN0_IF2ARB2BITS {
  union {
    struct {
      unsigned CAN_IF2ARB2_ID : 13;
      unsigned CAN_IF2ARB2_DIR : 1;
      unsigned CAN_IF2ARB2_XTD : 1;
      unsigned CAN_IF2ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2ARB2BITS;
sfr volatile typeCAN0_IF2ARB2BITS CAN0_IF2ARB2bits absolute 0x40040094;

 typedef struct tagCAN0_IF2MCTLBITS {
  union {
    struct {
      unsigned CAN_IF2MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF2MCTL_EOB : 1;
      unsigned CAN_IF2MCTL_TXRQST : 1;
      unsigned CAN_IF2MCTL_RMTEN : 1;
      unsigned CAN_IF2MCTL_RXIE : 1;
      unsigned CAN_IF2MCTL_TXIE : 1;
      unsigned CAN_IF2MCTL_UMASK : 1;
      unsigned CAN_IF2MCTL_INTPND : 1;
      unsigned CAN_IF2MCTL_MSGLST : 1;
      unsigned CAN_IF2MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MCTLBITS;
sfr volatile typeCAN0_IF2MCTLBITS CAN0_IF2MCTLbits absolute 0x40040098;

 typedef struct tagCAN0_IF2DA1BITS {
  union {
    struct {
      unsigned CAN_IF2DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DA1BITS;
sfr volatile typeCAN0_IF2DA1BITS CAN0_IF2DA1bits absolute 0x4004009C;

 typedef struct tagCAN0_IF2DA2BITS {
  union {
    struct {
      unsigned CAN_IF2DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DA2BITS;
sfr volatile typeCAN0_IF2DA2BITS CAN0_IF2DA2bits absolute 0x400400A0;

 typedef struct tagCAN0_IF2DB1BITS {
  union {
    struct {
      unsigned CAN_IF2DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DB1BITS;
sfr volatile typeCAN0_IF2DB1BITS CAN0_IF2DB1bits absolute 0x400400A4;

 typedef struct tagCAN0_IF2DB2BITS {
  union {
    struct {
      unsigned CAN_IF2DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DB2BITS;
sfr volatile typeCAN0_IF2DB2BITS CAN0_IF2DB2bits absolute 0x400400A8;

 typedef struct tagCAN0_TXRQ1BITS {
  union {
    struct {
      unsigned CAN_TXRQ1_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN0_TXRQ1BITS;
sfr volatile typeCAN0_TXRQ1BITS CAN0_TXRQ1bits absolute 0x40040100;

 typedef struct tagCAN0_TXRQ2BITS {
  union {
    struct {
      unsigned CAN_TXRQ2_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN0_TXRQ2BITS;
sfr volatile typeCAN0_TXRQ2BITS CAN0_TXRQ2bits absolute 0x40040104;

 typedef struct tagCAN0_NWDA1BITS {
  union {
    struct {
      unsigned CAN_NWDA1_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN0_NWDA1BITS;
sfr volatile typeCAN0_NWDA1BITS CAN0_NWDA1bits absolute 0x40040120;

 typedef struct tagCAN0_NWDA2BITS {
  union {
    struct {
      unsigned CAN_NWDA2_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN0_NWDA2BITS;
sfr volatile typeCAN0_NWDA2BITS CAN0_NWDA2bits absolute 0x40040124;

 typedef struct tagCAN0_MSG1INTBITS {
  union {
    struct {
      unsigned CAN_MSG1INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG1INTBITS;
sfr volatile typeCAN0_MSG1INTBITS CAN0_MSG1INTbits absolute 0x40040140;

 typedef struct tagCAN0_MSG2INTBITS {
  union {
    struct {
      unsigned CAN_MSG2INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG2INTBITS;
sfr volatile typeCAN0_MSG2INTBITS CAN0_MSG2INTbits absolute 0x40040144;

 typedef struct tagCAN0_MSG1VALBITS {
  union {
    struct {
      unsigned CAN_MSG1VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG1VALBITS;
sfr volatile typeCAN0_MSG1VALBITS CAN0_MSG1VALbits absolute 0x40040160;

 typedef struct tagCAN0_MSG2VALBITS {
  union {
    struct {
      unsigned CAN_MSG2VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG2VALBITS;
sfr volatile typeCAN0_MSG2VALBITS CAN0_MSG2VALbits absolute 0x40040164;

 typedef struct tagCAN1_CTLBITS {
  union {
    struct {
      unsigned CAN_CTL_INIT : 1;
      unsigned CAN_CTL_IE : 1;
      unsigned CAN_CTL_SIE : 1;
      unsigned CAN_CTL_EIE : 1;
      unsigned : 1;
      unsigned CAN_CTL_DAR : 1;
      unsigned CAN_CTL_CCE : 1;
      unsigned CAN_CTL_TEST : 1;
      unsigned : 24;
    };
  };
} typeCAN1_CTLBITS;
sfr volatile typeCAN1_CTLBITS CAN1_CTLbits absolute 0x40041000;

 typedef struct tagCAN1_STSBITS {
  union {
    struct {
      unsigned CAN_STS_LEC : 3;
      unsigned CAN_STS_TXOK : 1;
      unsigned CAN_STS_RXOK : 1;
      unsigned CAN_STS_EPASS : 1;
      unsigned CAN_STS_EWARN : 1;
      unsigned CAN_STS_BOFF : 1;
      unsigned : 24;
    };
  };
} typeCAN1_STSBITS;
sfr volatile typeCAN1_STSBITS CAN1_STSbits absolute 0x40041004;

 typedef struct tagCAN1_ERRBITS {
  union {
    struct {
      unsigned CAN_ERR_TEC : 8;
      unsigned CAN_ERR_REC : 7;
      unsigned CAN_ERR_RP : 1;
      unsigned : 16;
    };
  };
} typeCAN1_ERRBITS;
sfr volatile typeCAN1_ERRBITS CAN1_ERRbits absolute 0x40041008;

 typedef struct tagCAN1_BITBITS {
  union {
    struct {
      unsigned CAN_BIT_BRP : 6;
      unsigned CAN_BIT_SJW : 2;
      unsigned CAN_BIT_TSEG1 : 4;
      unsigned CAN_BIT_TSEG2 : 3;
      unsigned : 17;
    };
  };
} typeCAN1_BITBITS;
sfr volatile typeCAN1_BITBITS CAN1_BITbits absolute 0x4004100C;

 typedef struct tagCAN1_INTBITS {
  union {
    struct {
      unsigned CAN_INT_INTID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_INTBITS;
sfr volatile typeCAN1_INTBITS CAN1_INTbits absolute 0x40041010;

 typedef struct tagCAN1_TSTBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CAN_TST_BASIC : 1;
      unsigned CAN_TST_SILENT : 1;
      unsigned CAN_TST_LBACK : 1;
      unsigned CAN_TST_TX : 2;
      unsigned CAN_TST_RX : 1;
      unsigned : 24;
    };
  };
} typeCAN1_TSTBITS;
sfr volatile typeCAN1_TSTBITS CAN1_TSTbits absolute 0x40041014;

 typedef struct tagCAN1_BRPEBITS {
  union {
    struct {
      unsigned CAN_BRPE_BRPE : 4;
      unsigned : 28;
    };
  };
} typeCAN1_BRPEBITS;
sfr volatile typeCAN1_BRPEBITS CAN1_BRPEbits absolute 0x40041018;

 typedef struct tagCAN1_IF1CRQBITS {
  union {
    struct {
      unsigned CAN_IF1CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF1CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1CRQBITS;
sfr volatile typeCAN1_IF1CRQBITS CAN1_IF1CRQbits absolute 0x40041020;

 typedef struct tagCAN1_IF1CMSKBITS {
  union {
    struct {
      unsigned CAN_IF1CMSK_DATAB : 1;
      unsigned CAN_IF1CMSK_DATAA : 1;
      unsigned CAN_IF1CMSK_NEWDAT : 1;
      unsigned CAN_IF1CMSK_CLRINTPND : 1;
      unsigned CAN_IF1CMSK_CONTROL : 1;
      unsigned CAN_IF1CMSK_ARB : 1;
      unsigned CAN_IF1CMSK_MASK : 1;
      unsigned CAN_IF1CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN1_IF1CMSKBITS;
sfr volatile typeCAN1_IF1CMSKBITS CAN1_IF1CMSKbits absolute 0x40041024;

 typedef struct tagCAN1_IF1MSK1BITS {
  union {
    struct {
      unsigned CAN_IF1MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MSK1BITS;
sfr volatile typeCAN1_IF1MSK1BITS CAN1_IF1MSK1bits absolute 0x40041028;

 typedef struct tagCAN1_IF1MSK2BITS {
  union {
    struct {
      unsigned CAN_IF1MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF1MSK2_MDIR : 1;
      unsigned CAN_IF1MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MSK2BITS;
sfr volatile typeCAN1_IF1MSK2BITS CAN1_IF1MSK2bits absolute 0x4004102C;

 typedef struct tagCAN1_IF1ARB1BITS {
  union {
    struct {
      unsigned CAN_IF1ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1ARB1BITS;
sfr volatile typeCAN1_IF1ARB1BITS CAN1_IF1ARB1bits absolute 0x40041030;

 typedef struct tagCAN1_IF1ARB2BITS {
  union {
    struct {
      unsigned CAN_IF1ARB2_ID : 13;
      unsigned CAN_IF1ARB2_DIR : 1;
      unsigned CAN_IF1ARB2_XTD : 1;
      unsigned CAN_IF1ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1ARB2BITS;
sfr volatile typeCAN1_IF1ARB2BITS CAN1_IF1ARB2bits absolute 0x40041034;

 typedef struct tagCAN1_IF1MCTLBITS {
  union {
    struct {
      unsigned CAN_IF1MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF1MCTL_EOB : 1;
      unsigned CAN_IF1MCTL_TXRQST : 1;
      unsigned CAN_IF1MCTL_RMTEN : 1;
      unsigned CAN_IF1MCTL_RXIE : 1;
      unsigned CAN_IF1MCTL_TXIE : 1;
      unsigned CAN_IF1MCTL_UMASK : 1;
      unsigned CAN_IF1MCTL_INTPND : 1;
      unsigned CAN_IF1MCTL_MSGLST : 1;
      unsigned CAN_IF1MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MCTLBITS;
sfr volatile typeCAN1_IF1MCTLBITS CAN1_IF1MCTLbits absolute 0x40041038;

 typedef struct tagCAN1_IF1DA1BITS {
  union {
    struct {
      unsigned CAN_IF1DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DA1BITS;
sfr volatile typeCAN1_IF1DA1BITS CAN1_IF1DA1bits absolute 0x4004103C;

 typedef struct tagCAN1_IF1DA2BITS {
  union {
    struct {
      unsigned CAN_IF1DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DA2BITS;
sfr volatile typeCAN1_IF1DA2BITS CAN1_IF1DA2bits absolute 0x40041040;

 typedef struct tagCAN1_IF1DB1BITS {
  union {
    struct {
      unsigned CAN_IF1DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DB1BITS;
sfr volatile typeCAN1_IF1DB1BITS CAN1_IF1DB1bits absolute 0x40041044;

 typedef struct tagCAN1_IF1DB2BITS {
  union {
    struct {
      unsigned CAN_IF1DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DB2BITS;
sfr volatile typeCAN1_IF1DB2BITS CAN1_IF1DB2bits absolute 0x40041048;

 typedef struct tagCAN1_IF2CRQBITS {
  union {
    struct {
      unsigned CAN_IF2CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF2CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2CRQBITS;
sfr volatile typeCAN1_IF2CRQBITS CAN1_IF2CRQbits absolute 0x40041080;

 typedef struct tagCAN1_IF2CMSKBITS {
  union {
    struct {
      unsigned CAN_IF2CMSK_DATAB : 1;
      unsigned CAN_IF2CMSK_DATAA : 1;
      unsigned CAN_IF2CMSK_NEWDAT : 1;
      unsigned CAN_IF2CMSK_CLRINTPND : 1;
      unsigned CAN_IF2CMSK_CONTROL : 1;
      unsigned CAN_IF2CMSK_ARB : 1;
      unsigned CAN_IF2CMSK_MASK : 1;
      unsigned CAN_IF2CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN1_IF2CMSKBITS;
sfr volatile typeCAN1_IF2CMSKBITS CAN1_IF2CMSKbits absolute 0x40041084;

 typedef struct tagCAN1_IF2MSK1BITS {
  union {
    struct {
      unsigned CAN_IF2MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MSK1BITS;
sfr volatile typeCAN1_IF2MSK1BITS CAN1_IF2MSK1bits absolute 0x40041088;

 typedef struct tagCAN1_IF2MSK2BITS {
  union {
    struct {
      unsigned CAN_IF2MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF2MSK2_MDIR : 1;
      unsigned CAN_IF2MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MSK2BITS;
sfr volatile typeCAN1_IF2MSK2BITS CAN1_IF2MSK2bits absolute 0x4004108C;

 typedef struct tagCAN1_IF2ARB1BITS {
  union {
    struct {
      unsigned CAN_IF2ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2ARB1BITS;
sfr volatile typeCAN1_IF2ARB1BITS CAN1_IF2ARB1bits absolute 0x40041090;

 typedef struct tagCAN1_IF2ARB2BITS {
  union {
    struct {
      unsigned CAN_IF2ARB2_ID : 13;
      unsigned CAN_IF2ARB2_DIR : 1;
      unsigned CAN_IF2ARB2_XTD : 1;
      unsigned CAN_IF2ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2ARB2BITS;
sfr volatile typeCAN1_IF2ARB2BITS CAN1_IF2ARB2bits absolute 0x40041094;

 typedef struct tagCAN1_IF2MCTLBITS {
  union {
    struct {
      unsigned CAN_IF2MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF2MCTL_EOB : 1;
      unsigned CAN_IF2MCTL_TXRQST : 1;
      unsigned CAN_IF2MCTL_RMTEN : 1;
      unsigned CAN_IF2MCTL_RXIE : 1;
      unsigned CAN_IF2MCTL_TXIE : 1;
      unsigned CAN_IF2MCTL_UMASK : 1;
      unsigned CAN_IF2MCTL_INTPND : 1;
      unsigned CAN_IF2MCTL_MSGLST : 1;
      unsigned CAN_IF2MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MCTLBITS;
sfr volatile typeCAN1_IF2MCTLBITS CAN1_IF2MCTLbits absolute 0x40041098;

 typedef struct tagCAN1_IF2DA1BITS {
  union {
    struct {
      unsigned CAN_IF2DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DA1BITS;
sfr volatile typeCAN1_IF2DA1BITS CAN1_IF2DA1bits absolute 0x4004109C;

 typedef struct tagCAN1_IF2DA2BITS {
  union {
    struct {
      unsigned CAN_IF2DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DA2BITS;
sfr volatile typeCAN1_IF2DA2BITS CAN1_IF2DA2bits absolute 0x400410A0;

 typedef struct tagCAN1_IF2DB1BITS {
  union {
    struct {
      unsigned CAN_IF2DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DB1BITS;
sfr volatile typeCAN1_IF2DB1BITS CAN1_IF2DB1bits absolute 0x400410A4;

 typedef struct tagCAN1_IF2DB2BITS {
  union {
    struct {
      unsigned CAN_IF2DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DB2BITS;
sfr volatile typeCAN1_IF2DB2BITS CAN1_IF2DB2bits absolute 0x400410A8;

 typedef struct tagCAN1_TXRQ1BITS {
  union {
    struct {
      unsigned CAN_TXRQ1_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN1_TXRQ1BITS;
sfr volatile typeCAN1_TXRQ1BITS CAN1_TXRQ1bits absolute 0x40041100;

 typedef struct tagCAN1_TXRQ2BITS {
  union {
    struct {
      unsigned CAN_TXRQ2_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN1_TXRQ2BITS;
sfr volatile typeCAN1_TXRQ2BITS CAN1_TXRQ2bits absolute 0x40041104;

 typedef struct tagCAN1_NWDA1BITS {
  union {
    struct {
      unsigned CAN_NWDA1_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN1_NWDA1BITS;
sfr volatile typeCAN1_NWDA1BITS CAN1_NWDA1bits absolute 0x40041120;

 typedef struct tagCAN1_NWDA2BITS {
  union {
    struct {
      unsigned CAN_NWDA2_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN1_NWDA2BITS;
sfr volatile typeCAN1_NWDA2BITS CAN1_NWDA2bits absolute 0x40041124;

 typedef struct tagCAN1_MSG1INTBITS {
  union {
    struct {
      unsigned CAN_MSG1INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG1INTBITS;
sfr volatile typeCAN1_MSG1INTBITS CAN1_MSG1INTbits absolute 0x40041140;

 typedef struct tagCAN1_MSG2INTBITS {
  union {
    struct {
      unsigned CAN_MSG2INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG2INTBITS;
sfr volatile typeCAN1_MSG2INTBITS CAN1_MSG2INTbits absolute 0x40041144;

 typedef struct tagCAN1_MSG1VALBITS {
  union {
    struct {
      unsigned CAN_MSG1VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG1VALBITS;
sfr volatile typeCAN1_MSG1VALBITS CAN1_MSG1VALbits absolute 0x40041160;

 typedef struct tagCAN1_MSG2VALBITS {
  union {
    struct {
      unsigned CAN_MSG2VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG2VALBITS;
sfr volatile typeCAN1_MSG2VALBITS CAN1_MSG2VALbits absolute 0x40041164;

 typedef struct tagUSB0_FADDRBITS {
  union {
    struct {
      unsigned USB_FADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_FADDRBITS;
sfr volatile typeUSB0_FADDRBITS USB0_FADDRbits absolute 0x40050000;

 typedef struct tagUSB0_POWERBITS {
  union {
    struct {
      unsigned USB_POWER_PWRDNPHY : 1;
      unsigned USB_POWER_SUSPEND : 1;
      unsigned USB_POWER_RESUME : 1;
      unsigned USB_POWER_RESET : 1;
      unsigned USB_POWER_HSMODE : 1;
      unsigned USB_POWER_HSENAB : 1;
      unsigned USB_POWER_SOFTCONN : 1;
      unsigned USB_POWER_ISOUP : 1;
    };
  };
} typeUSB0_POWERBITS;
sfr volatile typeUSB0_POWERBITS USB0_POWERbits absolute 0x40050001;

 typedef struct tagUSB0_TXISBITS {
  union {
    struct {
      unsigned USB_TXIS_EP0 : 1;
      unsigned USB_TXIS_EP1 : 1;
      unsigned USB_TXIS_EP2 : 1;
      unsigned USB_TXIS_EP3 : 1;
      unsigned USB_TXIS_EP4 : 1;
      unsigned USB_TXIS_EP5 : 1;
      unsigned USB_TXIS_EP6 : 1;
      unsigned USB_TXIS_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_TXISBITS;
sfr volatile typeUSB0_TXISBITS USB0_TXISbits absolute 0x40050002;

 typedef struct tagUSB0_RXISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned USB_RXIS_EP1 : 1;
      unsigned USB_RXIS_EP2 : 1;
      unsigned USB_RXIS_EP3 : 1;
      unsigned USB_RXIS_EP4 : 1;
      unsigned USB_RXIS_EP5 : 1;
      unsigned USB_RXIS_EP6 : 1;
      unsigned USB_RXIS_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_RXISBITS;
sfr volatile typeUSB0_RXISBITS USB0_RXISbits absolute 0x40050004;

 typedef struct tagUSB0_TXIEBITS {
  union {
    struct {
      unsigned USB_TXIE_EP0 : 1;
      unsigned USB_TXIE_EP1 : 1;
      unsigned USB_TXIE_EP2 : 1;
      unsigned USB_TXIE_EP3 : 1;
      unsigned USB_TXIE_EP4 : 1;
      unsigned USB_TXIE_EP5 : 1;
      unsigned USB_TXIE_EP6 : 1;
      unsigned USB_TXIE_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_TXIEBITS;
sfr volatile typeUSB0_TXIEBITS USB0_TXIEbits absolute 0x40050006;

 typedef struct tagUSB0_RXIEBITS {
  union {
    struct {
      unsigned : 1;
      unsigned USB_RXIE_EP1 : 1;
      unsigned USB_RXIE_EP2 : 1;
      unsigned USB_RXIE_EP3 : 1;
      unsigned USB_RXIE_EP4 : 1;
      unsigned USB_RXIE_EP5 : 1;
      unsigned USB_RXIE_EP6 : 1;
      unsigned USB_RXIE_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_RXIEBITS;
sfr volatile typeUSB0_RXIEBITS USB0_RXIEbits absolute 0x40050008;

 typedef struct tagUSB0_ISBITS {
  union {
    struct {
      unsigned USB_IS_SUSPEND : 1;
      unsigned USB_IS_RESUME : 1;
      unsigned USB_IS_BABBLE : 1;
      unsigned USB_IS_SOF : 1;
      unsigned USB_IS_CONN : 1;
      unsigned USB_IS_DISCON : 1;
      unsigned USB_IS_SESREQ : 1;
      unsigned USB_IS_VBUSERR : 1;
    };
  };
} typeUSB0_ISBITS;
sfr volatile typeUSB0_ISBITS USB0_ISbits absolute 0x4005000A;

 typedef struct tagUSB0_IEBITS {
  union {
    struct {
      unsigned USB_IE_SUSPND : 1;
      unsigned USB_IE_RESUME : 1;
      unsigned USB_IE_BABBLE : 1;
      unsigned USB_IE_SOF : 1;
      unsigned USB_IE_CONN : 1;
      unsigned USB_IE_DISCON : 1;
      unsigned USB_IE_SESREQ : 1;
      unsigned USB_IE_VBUSERR : 1;
    };
  };
} typeUSB0_IEBITS;
sfr volatile typeUSB0_IEBITS USB0_IEbits absolute 0x4005000B;

 typedef struct tagUSB0_FRAMEBITS {
  union {
    struct {
      unsigned USB_FRAME : 11;
      unsigned : 5;
    };
  };
} typeUSB0_FRAMEBITS;
sfr volatile typeUSB0_FRAMEBITS USB0_FRAMEbits absolute 0x4005000C;

 typedef struct tagUSB0_EPIDXBITS {
  union {
    struct {
      unsigned USB_EPIDX_EPIDX : 4;
      unsigned : 4;
    };
  };
} typeUSB0_EPIDXBITS;
sfr volatile typeUSB0_EPIDXBITS USB0_EPIDXbits absolute 0x4005000E;

 typedef struct tagUSB0_TESTBITS {
  union {
    struct {
      unsigned USB_TEST_TESTSE0NAK : 1;
      unsigned USB_TEST_TESTJ : 1;
      unsigned USB_TEST_TESTK : 1;
      unsigned USB_TEST_TESTPKT : 1;
      unsigned USB_TEST_FORCEHS : 1;
      unsigned USB_TEST_FORCEFS : 1;
      unsigned USB_TEST_FIFOACC : 1;
      unsigned USB_TEST_FORCEH : 1;
    };
  };
} typeUSB0_TESTBITS;
sfr volatile typeUSB0_TESTBITS USB0_TESTbits absolute 0x4005000F;

 typedef struct tagUSB0_FIFO0BITS {
  union {
    struct {
      unsigned USB_FIFO0_EPDATA : 32;
    };
  };
} typeUSB0_FIFO0BITS;
sfr volatile typeUSB0_FIFO0BITS USB0_FIFO0bits absolute 0x40050020;

 typedef struct tagUSB0_FIFO1BITS {
  union {
    struct {
      unsigned USB_FIFO1_EPDATA : 32;
    };
  };
} typeUSB0_FIFO1BITS;
sfr volatile typeUSB0_FIFO1BITS USB0_FIFO1bits absolute 0x40050024;

 typedef struct tagUSB0_FIFO2BITS {
  union {
    struct {
      unsigned USB_FIFO2_EPDATA : 32;
    };
  };
} typeUSB0_FIFO2BITS;
sfr volatile typeUSB0_FIFO2BITS USB0_FIFO2bits absolute 0x40050028;

 typedef struct tagUSB0_FIFO3BITS {
  union {
    struct {
      unsigned USB_FIFO3_EPDATA : 32;
    };
  };
} typeUSB0_FIFO3BITS;
sfr volatile typeUSB0_FIFO3BITS USB0_FIFO3bits absolute 0x4005002C;

 typedef struct tagUSB0_FIFO4BITS {
  union {
    struct {
      unsigned USB_FIFO4_EPDATA : 32;
    };
  };
} typeUSB0_FIFO4BITS;
sfr volatile typeUSB0_FIFO4BITS USB0_FIFO4bits absolute 0x40050030;

 typedef struct tagUSB0_FIFO5BITS {
  union {
    struct {
      unsigned USB_FIFO5_EPDATA : 32;
    };
  };
} typeUSB0_FIFO5BITS;
sfr volatile typeUSB0_FIFO5BITS USB0_FIFO5bits absolute 0x40050034;

 typedef struct tagUSB0_FIFO6BITS {
  union {
    struct {
      unsigned USB_FIFO6_EPDATA : 32;
    };
  };
} typeUSB0_FIFO6BITS;
sfr volatile typeUSB0_FIFO6BITS USB0_FIFO6bits absolute 0x40050038;

 typedef struct tagUSB0_FIFO7BITS {
  union {
    struct {
      unsigned USB_FIFO7_EPDATA : 32;
    };
  };
} typeUSB0_FIFO7BITS;
sfr volatile typeUSB0_FIFO7BITS USB0_FIFO7bits absolute 0x4005003C;

 typedef struct tagUSB0_DEVCTLBITS {
  union {
    struct {
      unsigned USB_DEVCTL_SESSION : 1;
      unsigned USB_DEVCTL_HOSTREQ : 1;
      unsigned USB_DEVCTL_HOST : 1;
      unsigned USB_DEVCTL_VBUS : 2;
      unsigned USB_DEVCTL_LSDEV : 1;
      unsigned USB_DEVCTL_FSDEV : 1;
      unsigned USB_DEVCTL_DEV : 1;
    };
  };
} typeUSB0_DEVCTLBITS;
sfr volatile typeUSB0_DEVCTLBITS USB0_DEVCTLbits absolute 0x40050060;

 typedef struct tagUSB0_CCONFBITS {
  union {
    struct {
      unsigned USB_CCONF_RXEDMA : 1;
      unsigned USB_CCONF_TXEDMA : 1;
      unsigned : 6;
    };
  };
} typeUSB0_CCONFBITS;
sfr volatile typeUSB0_CCONFBITS USB0_CCONFbits absolute 0x40050061;

 typedef struct tagUSB0_TXFIFOSZBITS {
  union {
    struct {
      unsigned USB_TXFIFOSZ_SIZE : 4;
      unsigned USB_TXFIFOSZ_DPB : 1;
      unsigned : 3;
    };
  };
} typeUSB0_TXFIFOSZBITS;
sfr volatile typeUSB0_TXFIFOSZBITS USB0_TXFIFOSZbits absolute 0x40050062;

 typedef struct tagUSB0_RXFIFOSZBITS {
  union {
    struct {
      unsigned USB_RXFIFOSZ_SIZE : 4;
      unsigned USB_RXFIFOSZ_DPB : 1;
      unsigned : 3;
    };
  };
} typeUSB0_RXFIFOSZBITS;
sfr volatile typeUSB0_RXFIFOSZBITS USB0_RXFIFOSZbits absolute 0x40050063;

 typedef struct tagUSB0_TXFIFOADDBITS {
  union {
    struct {
      unsigned USB_TXFIFOADD_ADDR : 9;
      unsigned : 7;
    };
  };
} typeUSB0_TXFIFOADDBITS;
sfr volatile typeUSB0_TXFIFOADDBITS USB0_TXFIFOADDbits absolute 0x40050064;

 typedef struct tagUSB0_RXFIFOADDBITS {
  union {
    struct {
      unsigned USB_RXFIFOADD_ADDR : 9;
      unsigned : 7;
    };
  };
} typeUSB0_RXFIFOADDBITS;
sfr volatile typeUSB0_RXFIFOADDBITS USB0_RXFIFOADDbits absolute 0x40050066;

 typedef struct tagUSB0_ULPIVBUSCTLBITS {
  union {
    struct {
      unsigned USB_ULPIVBUSCTL_USEEXTVBUS : 1;
      unsigned USB_ULPIVBUSCTL_USEEXTVBUSIND : 1;
      unsigned : 6;
    };
  };
} typeUSB0_ULPIVBUSCTLBITS;
sfr volatile typeUSB0_ULPIVBUSCTLBITS USB0_ULPIVBUSCTLbits absolute 0x40050070;

 typedef struct tagUSB0_ULPIREGDATABITS {
  union {
    struct {
      unsigned USB_ULPIREGDATA_REGDATA : 8;
    };
  };
} typeUSB0_ULPIREGDATABITS;
sfr volatile typeUSB0_ULPIREGDATABITS USB0_ULPIREGDATAbits absolute 0x40050074;

 typedef struct tagUSB0_ULPIREGADDRBITS {
  union {
    struct {
      unsigned USB_ULPIREGADDR_ADDR : 8;
    };
  };
} typeUSB0_ULPIREGADDRBITS;
sfr volatile typeUSB0_ULPIREGADDRBITS USB0_ULPIREGADDRbits absolute 0x40050075;

 typedef struct tagUSB0_ULPIREGCTLBITS {
  union {
    struct {
      unsigned USB_ULPIREGCTL_REGACC : 1;
      unsigned USB_ULPIREGCTL_REGCMPLT : 1;
      unsigned USB_ULPIREGCTL_RDWR : 1;
      unsigned : 5;
    };
  };
} typeUSB0_ULPIREGCTLBITS;
sfr volatile typeUSB0_ULPIREGCTLBITS USB0_ULPIREGCTLbits absolute 0x40050076;

 typedef struct tagUSB0_EPINFOBITS {
  union {
    struct {
      unsigned USB_EPINFO_TXEP : 4;
      unsigned USB_EPINFO_RXEP : 4;
    };
  };
} typeUSB0_EPINFOBITS;
sfr volatile typeUSB0_EPINFOBITS USB0_EPINFObits absolute 0x40050078;

 typedef struct tagUSB0_RAMINFOBITS {
  union {
    struct {
      unsigned USB_RAMINFO_RAMBITS : 4;
      unsigned USB_RAMINFO_DMACHAN : 4;
    };
  };
} typeUSB0_RAMINFOBITS;
sfr volatile typeUSB0_RAMINFOBITS USB0_RAMINFObits absolute 0x40050079;

 typedef struct tagUSB0_CONTIMBITS {
  union {
    struct {
      unsigned USB_CONTIM_WTID : 4;
      unsigned USB_CONTIM_WTCON : 4;
    };
  };
} typeUSB0_CONTIMBITS;
sfr volatile typeUSB0_CONTIMBITS USB0_CONTIMbits absolute 0x4005007A;

 typedef struct tagUSB0_VPLENBITS {
  union {
    struct {
      unsigned USB_VPLEN_VPLEN : 8;
    };
  };
} typeUSB0_VPLENBITS;
sfr volatile typeUSB0_VPLENBITS USB0_VPLENbits absolute 0x4005007B;

 typedef struct tagUSB0_HSEOFBITS {
  union {
    struct {
      unsigned USB_HSEOF_HSEOFG : 8;
    };
  };
} typeUSB0_HSEOFBITS;
sfr volatile typeUSB0_HSEOFBITS USB0_HSEOFbits absolute 0x4005007C;

 typedef struct tagUSB0_FSEOFBITS {
  union {
    struct {
      unsigned USB_FSEOF_FSEOFG : 8;
    };
  };
} typeUSB0_FSEOFBITS;
sfr volatile typeUSB0_FSEOFBITS USB0_FSEOFbits absolute 0x4005007D;

 typedef struct tagUSB0_LSEOFBITS {
  union {
    struct {
      unsigned USB_LSEOF_LSEOFG : 8;
    };
  };
} typeUSB0_LSEOFBITS;
sfr volatile typeUSB0_LSEOFBITS USB0_LSEOFbits absolute 0x4005007E;

 typedef struct tagUSB0_TXFUNCADDR0BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR0_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR0BITS;
sfr volatile typeUSB0_TXFUNCADDR0BITS USB0_TXFUNCADDR0bits absolute 0x40050080;

 typedef struct tagUSB0_TXHUBADDR0BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR0_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR0BITS;
sfr volatile typeUSB0_TXHUBADDR0BITS USB0_TXHUBADDR0bits absolute 0x40050082;

 typedef struct tagUSB0_TXHUBPORT0BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT0_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT0BITS;
sfr volatile typeUSB0_TXHUBPORT0BITS USB0_TXHUBPORT0bits absolute 0x40050083;

 typedef struct tagUSB0_TXFUNCADDR1BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR1_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR1BITS;
sfr volatile typeUSB0_TXFUNCADDR1BITS USB0_TXFUNCADDR1bits absolute 0x40050088;

 typedef struct tagUSB0_TXHUBADDR1BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR1_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR1BITS;
sfr volatile typeUSB0_TXHUBADDR1BITS USB0_TXHUBADDR1bits absolute 0x4005008A;

 typedef struct tagUSB0_TXHUBPORT1BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT1_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT1BITS;
sfr volatile typeUSB0_TXHUBPORT1BITS USB0_TXHUBPORT1bits absolute 0x4005008B;

 typedef struct tagUSB0_RXFUNCADDR1BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR1_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR1BITS;
sfr volatile typeUSB0_RXFUNCADDR1BITS USB0_RXFUNCADDR1bits absolute 0x4005008C;

 typedef struct tagUSB0_RXHUBADDR1BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR1_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR1BITS;
sfr volatile typeUSB0_RXHUBADDR1BITS USB0_RXHUBADDR1bits absolute 0x4005008E;

 typedef struct tagUSB0_RXHUBPORT1BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT1_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT1BITS;
sfr volatile typeUSB0_RXHUBPORT1BITS USB0_RXHUBPORT1bits absolute 0x4005008F;

 typedef struct tagUSB0_TXFUNCADDR2BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR2_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR2BITS;
sfr volatile typeUSB0_TXFUNCADDR2BITS USB0_TXFUNCADDR2bits absolute 0x40050090;

 typedef struct tagUSB0_TXHUBADDR2BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR2_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR2BITS;
sfr volatile typeUSB0_TXHUBADDR2BITS USB0_TXHUBADDR2bits absolute 0x40050092;

 typedef struct tagUSB0_TXHUBPORT2BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT2_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT2BITS;
sfr volatile typeUSB0_TXHUBPORT2BITS USB0_TXHUBPORT2bits absolute 0x40050093;

 typedef struct tagUSB0_RXFUNCADDR2BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR2_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR2BITS;
sfr volatile typeUSB0_RXFUNCADDR2BITS USB0_RXFUNCADDR2bits absolute 0x40050094;

 typedef struct tagUSB0_RXHUBADDR2BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR2_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR2BITS;
sfr volatile typeUSB0_RXHUBADDR2BITS USB0_RXHUBADDR2bits absolute 0x40050096;

 typedef struct tagUSB0_RXHUBPORT2BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT2_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT2BITS;
sfr volatile typeUSB0_RXHUBPORT2BITS USB0_RXHUBPORT2bits absolute 0x40050097;

 typedef struct tagUSB0_TXFUNCADDR3BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR3_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR3BITS;
sfr volatile typeUSB0_TXFUNCADDR3BITS USB0_TXFUNCADDR3bits absolute 0x40050098;

 typedef struct tagUSB0_TXHUBADDR3BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR3_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR3BITS;
sfr volatile typeUSB0_TXHUBADDR3BITS USB0_TXHUBADDR3bits absolute 0x4005009A;

 typedef struct tagUSB0_TXHUBPORT3BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT3_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT3BITS;
sfr volatile typeUSB0_TXHUBPORT3BITS USB0_TXHUBPORT3bits absolute 0x4005009B;

 typedef struct tagUSB0_RXFUNCADDR3BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR3_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR3BITS;
sfr volatile typeUSB0_RXFUNCADDR3BITS USB0_RXFUNCADDR3bits absolute 0x4005009C;

 typedef struct tagUSB0_RXHUBADDR3BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR3_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR3BITS;
sfr volatile typeUSB0_RXHUBADDR3BITS USB0_RXHUBADDR3bits absolute 0x4005009E;

 typedef struct tagUSB0_RXHUBPORT3BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT3_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT3BITS;
sfr volatile typeUSB0_RXHUBPORT3BITS USB0_RXHUBPORT3bits absolute 0x4005009F;

 typedef struct tagUSB0_TXFUNCADDR4BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR4_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR4BITS;
sfr volatile typeUSB0_TXFUNCADDR4BITS USB0_TXFUNCADDR4bits absolute 0x400500A0;

 typedef struct tagUSB0_TXHUBADDR4BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR4_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR4BITS;
sfr volatile typeUSB0_TXHUBADDR4BITS USB0_TXHUBADDR4bits absolute 0x400500A2;

 typedef struct tagUSB0_TXHUBPORT4BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT4_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT4BITS;
sfr volatile typeUSB0_TXHUBPORT4BITS USB0_TXHUBPORT4bits absolute 0x400500A3;

 typedef struct tagUSB0_RXFUNCADDR4BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR4_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR4BITS;
sfr volatile typeUSB0_RXFUNCADDR4BITS USB0_RXFUNCADDR4bits absolute 0x400500A4;

 typedef struct tagUSB0_RXHUBADDR4BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR4_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR4BITS;
sfr volatile typeUSB0_RXHUBADDR4BITS USB0_RXHUBADDR4bits absolute 0x400500A6;

 typedef struct tagUSB0_RXHUBPORT4BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT4_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT4BITS;
sfr volatile typeUSB0_RXHUBPORT4BITS USB0_RXHUBPORT4bits absolute 0x400500A7;

 typedef struct tagUSB0_TXFUNCADDR5BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR5_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR5BITS;
sfr volatile typeUSB0_TXFUNCADDR5BITS USB0_TXFUNCADDR5bits absolute 0x400500A8;

 typedef struct tagUSB0_TXHUBADDR5BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR5_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR5BITS;
sfr volatile typeUSB0_TXHUBADDR5BITS USB0_TXHUBADDR5bits absolute 0x400500AA;

 typedef struct tagUSB0_TXHUBPORT5BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT5_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT5BITS;
sfr volatile typeUSB0_TXHUBPORT5BITS USB0_TXHUBPORT5bits absolute 0x400500AB;

 typedef struct tagUSB0_RXFUNCADDR5BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR5_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR5BITS;
sfr volatile typeUSB0_RXFUNCADDR5BITS USB0_RXFUNCADDR5bits absolute 0x400500AC;

 typedef struct tagUSB0_RXHUBADDR5BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR5_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR5BITS;
sfr volatile typeUSB0_RXHUBADDR5BITS USB0_RXHUBADDR5bits absolute 0x400500AE;

 typedef struct tagUSB0_RXHUBPORT5BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT5_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT5BITS;
sfr volatile typeUSB0_RXHUBPORT5BITS USB0_RXHUBPORT5bits absolute 0x400500AF;

 typedef struct tagUSB0_TXFUNCADDR6BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR6_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR6BITS;
sfr volatile typeUSB0_TXFUNCADDR6BITS USB0_TXFUNCADDR6bits absolute 0x400500B0;

 typedef struct tagUSB0_TXHUBADDR6BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR6_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR6BITS;
sfr volatile typeUSB0_TXHUBADDR6BITS USB0_TXHUBADDR6bits absolute 0x400500B2;

 typedef struct tagUSB0_TXHUBPORT6BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT6_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT6BITS;
sfr volatile typeUSB0_TXHUBPORT6BITS USB0_TXHUBPORT6bits absolute 0x400500B3;

 typedef struct tagUSB0_RXFUNCADDR6BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR6_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR6BITS;
sfr volatile typeUSB0_RXFUNCADDR6BITS USB0_RXFUNCADDR6bits absolute 0x400500B4;

 typedef struct tagUSB0_RXHUBADDR6BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR6_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR6BITS;
sfr volatile typeUSB0_RXHUBADDR6BITS USB0_RXHUBADDR6bits absolute 0x400500B6;

 typedef struct tagUSB0_RXHUBPORT6BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT6_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT6BITS;
sfr volatile typeUSB0_RXHUBPORT6BITS USB0_RXHUBPORT6bits absolute 0x400500B7;

 typedef struct tagUSB0_TXFUNCADDR7BITS {
  union {
    struct {
      unsigned USB_TXFUNCADDR7_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXFUNCADDR7BITS;
sfr volatile typeUSB0_TXFUNCADDR7BITS USB0_TXFUNCADDR7bits absolute 0x400500B8;

 typedef struct tagUSB0_TXHUBADDR7BITS {
  union {
    struct {
      unsigned USB_TXHUBADDR7_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBADDR7BITS;
sfr volatile typeUSB0_TXHUBADDR7BITS USB0_TXHUBADDR7bits absolute 0x400500BA;

 typedef struct tagUSB0_TXHUBPORT7BITS {
  union {
    struct {
      unsigned USB_TXHUBPORT7_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_TXHUBPORT7BITS;
sfr volatile typeUSB0_TXHUBPORT7BITS USB0_TXHUBPORT7bits absolute 0x400500BB;

 typedef struct tagUSB0_RXFUNCADDR7BITS {
  union {
    struct {
      unsigned USB_RXFUNCADDR7_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXFUNCADDR7BITS;
sfr volatile typeUSB0_RXFUNCADDR7BITS USB0_RXFUNCADDR7bits absolute 0x400500BC;

 typedef struct tagUSB0_RXHUBADDR7BITS {
  union {
    struct {
      unsigned USB_RXHUBADDR7_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBADDR7BITS;
sfr volatile typeUSB0_RXHUBADDR7BITS USB0_RXHUBADDR7bits absolute 0x400500BE;

 typedef struct tagUSB0_RXHUBPORT7BITS {
  union {
    struct {
      unsigned USB_RXHUBPORT7_PORT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_RXHUBPORT7BITS;
sfr volatile typeUSB0_RXHUBPORT7BITS USB0_RXHUBPORT7bits absolute 0x400500BF;

 typedef struct tagUSB0_CSRL0BITS {
  union {
    struct {
      unsigned USB_CSRL0_RXRDY : 1;
      unsigned USB_CSRL0_TXRDY : 1;
      unsigned USB_CSRL0_STALLED : 1;
      unsigned USB_CSRL0_DATAEND : 1;
      unsigned USB_CSRL0_SETEND : 1;
      unsigned USB_CSRL0_STALL : 1;
      unsigned USB_CSRL0_RXRDYC : 1;
      unsigned USB_CSRL0_SETENDC : 1;
    };
  };
} typeUSB0_CSRL0BITS;
sfr volatile typeUSB0_CSRL0BITS USB0_CSRL0bits absolute 0x40050102;

 typedef struct tagUSB0_CSRH0BITS {
  union {
    struct {
      unsigned USB_CSRH0_FLUSH : 1;
      unsigned USB_CSRH0_DT : 1;
      unsigned USB_CSRH0_DTWE : 1;
      unsigned USB_CSRH0_DISPING : 1;
      unsigned : 4;
    };
  };
} typeUSB0_CSRH0BITS;
sfr volatile typeUSB0_CSRH0BITS USB0_CSRH0bits absolute 0x40050103;

 typedef struct tagUSB0_COUNT0BITS {
  union {
    struct {
      unsigned USB_COUNT0_COUNT : 7;
      unsigned : 1;
    };
  };
} typeUSB0_COUNT0BITS;
sfr volatile typeUSB0_COUNT0BITS USB0_COUNT0bits absolute 0x40050108;

 typedef struct tagUSB0_TYPE0BITS {
  union {
    struct {
      unsigned : 6;
      unsigned USB_TYPE0_SPEED : 2;
    };
  };
} typeUSB0_TYPE0BITS;
sfr volatile typeUSB0_TYPE0BITS USB0_TYPE0bits absolute 0x4005010A;

 typedef struct tagUSB0_NAKLMTBITS {
  union {
    struct {
      unsigned USB_NAKLMT_NAKLMT : 5;
      unsigned : 3;
    };
  };
} typeUSB0_NAKLMTBITS;
sfr volatile typeUSB0_NAKLMTBITS USB0_NAKLMTbits absolute 0x4005010B;

 typedef struct tagUSB0_TXMAXP1BITS {
  union {
    struct {
      unsigned USB_TXMAXP1_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP1BITS;
sfr volatile typeUSB0_TXMAXP1BITS USB0_TXMAXP1bits absolute 0x40050110;

 typedef struct tagUSB0_TXCSRL1BITS {
  union {
    struct {
      unsigned USB_TXCSRL1_TXRDY : 1;
      unsigned USB_TXCSRL1_FIFONE : 1;
      unsigned USB_TXCSRL1_ERROR : 1;
      unsigned USB_TXCSRL1_FLUSH : 1;
      unsigned USB_TXCSRL1_SETUP : 1;
      unsigned USB_TXCSRL1_STALLED : 1;
      unsigned USB_TXCSRL1_CLRDT : 1;
      unsigned USB_TXCSRL1_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL1BITS;
sfr volatile typeUSB0_TXCSRL1BITS USB0_TXCSRL1bits absolute 0x40050112;

 typedef struct tagUSB0_TXCSRH1BITS {
  union {
    struct {
      unsigned USB_TXCSRH1_DT : 1;
      unsigned USB_TXCSRH1_DTWE : 1;
      unsigned USB_TXCSRH1_DMAMOD : 1;
      unsigned USB_TXCSRH1_FDT : 1;
      unsigned USB_TXCSRH1_DMAEN : 1;
      unsigned USB_TXCSRH1_MODE : 1;
      unsigned USB_TXCSRH1_ISO : 1;
      unsigned USB_TXCSRH1_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH1BITS;
sfr volatile typeUSB0_TXCSRH1BITS USB0_TXCSRH1bits absolute 0x40050113;

 typedef struct tagUSB0_RXMAXP1BITS {
  union {
    struct {
      unsigned USB_RXMAXP1_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP1BITS;
sfr volatile typeUSB0_RXMAXP1BITS USB0_RXMAXP1bits absolute 0x40050114;

 typedef struct tagUSB0_RXCSRL1BITS {
  union {
    struct {
      unsigned USB_RXCSRL1_RXRDY : 1;
      unsigned USB_RXCSRL1_FULL : 1;
      unsigned USB_RXCSRL1_OVER : 1;
      unsigned USB_RXCSRL1_DATAERR : 1;
      unsigned USB_RXCSRL1_FLUSH : 1;
      unsigned USB_RXCSRL1_STALL : 1;
      unsigned USB_RXCSRL1_STALLED : 1;
      unsigned USB_RXCSRL1_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL1BITS;
sfr volatile typeUSB0_RXCSRL1BITS USB0_RXCSRL1bits absolute 0x40050116;

 typedef struct tagUSB0_RXCSRH1BITS {
  union {
    struct {
      unsigned USB_RXCSRH1_INCOMPRX : 1;
      unsigned USB_RXCSRH1_DT : 1;
      unsigned USB_RXCSRH1_DTWE : 1;
      unsigned USB_RXCSRH1_DMAMOD : 1;
      unsigned USB_RXCSRH1_PIDERR : 1;
      unsigned USB_RXCSRH1_DMAEN : 1;
      unsigned USB_RXCSRH1_AUTORQ : 1;
      unsigned USB_RXCSRH1_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH1BITS;
sfr volatile typeUSB0_RXCSRH1BITS USB0_RXCSRH1bits absolute 0x40050117;

 typedef struct tagUSB0_RXCOUNT1BITS {
  union {
    struct {
      unsigned USB_RXCOUNT1_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT1BITS;
sfr volatile typeUSB0_RXCOUNT1BITS USB0_RXCOUNT1bits absolute 0x40050118;

 typedef struct tagUSB0_TXTYPE1BITS {
  union {
    struct {
      unsigned USB_TXTYPE1_TEP : 4;
      unsigned USB_TXTYPE1_PROTO : 2;
      unsigned USB_TXTYPE1_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE1BITS;
sfr volatile typeUSB0_TXTYPE1BITS USB0_TXTYPE1bits absolute 0x4005011A;

 typedef struct tagUSB0_TXINTERVAL1BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL1_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL1BITS;
sfr volatile typeUSB0_TXINTERVAL1BITS USB0_TXINTERVAL1bits absolute 0x4005011B;

 typedef struct tagUSB0_RXTYPE1BITS {
  union {
    struct {
      unsigned USB_RXTYPE1_TEP : 4;
      unsigned USB_RXTYPE1_PROTO : 2;
      unsigned USB_RXTYPE1_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE1BITS;
sfr volatile typeUSB0_RXTYPE1BITS USB0_RXTYPE1bits absolute 0x4005011C;

 typedef struct tagUSB0_RXINTERVAL1BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL1_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL1BITS;
sfr volatile typeUSB0_RXINTERVAL1BITS USB0_RXINTERVAL1bits absolute 0x4005011D;

 typedef struct tagUSB0_TXMAXP2BITS {
  union {
    struct {
      unsigned USB_TXMAXP2_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP2BITS;
sfr volatile typeUSB0_TXMAXP2BITS USB0_TXMAXP2bits absolute 0x40050120;

 typedef struct tagUSB0_TXCSRL2BITS {
  union {
    struct {
      unsigned USB_TXCSRL2_TXRDY : 1;
      unsigned USB_TXCSRL2_FIFONE : 1;
      unsigned USB_TXCSRL2_ERROR : 1;
      unsigned USB_TXCSRL2_FLUSH : 1;
      unsigned USB_TXCSRL2_SETUP : 1;
      unsigned USB_TXCSRL2_STALLED : 1;
      unsigned USB_TXCSRL2_CLRDT : 1;
      unsigned USB_TXCSRL2_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL2BITS;
sfr volatile typeUSB0_TXCSRL2BITS USB0_TXCSRL2bits absolute 0x40050122;

 typedef struct tagUSB0_TXCSRH2BITS {
  union {
    struct {
      unsigned USB_TXCSRH2_DT : 1;
      unsigned USB_TXCSRH2_DTWE : 1;
      unsigned USB_TXCSRH2_DMAMOD : 1;
      unsigned USB_TXCSRH2_FDT : 1;
      unsigned USB_TXCSRH2_DMAEN : 1;
      unsigned USB_TXCSRH2_MODE : 1;
      unsigned USB_TXCSRH2_ISO : 1;
      unsigned USB_TXCSRH2_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH2BITS;
sfr volatile typeUSB0_TXCSRH2BITS USB0_TXCSRH2bits absolute 0x40050123;

 typedef struct tagUSB0_RXMAXP2BITS {
  union {
    struct {
      unsigned USB_RXMAXP2_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP2BITS;
sfr volatile typeUSB0_RXMAXP2BITS USB0_RXMAXP2bits absolute 0x40050124;

 typedef struct tagUSB0_RXCSRL2BITS {
  union {
    struct {
      unsigned USB_RXCSRL2_RXRDY : 1;
      unsigned USB_RXCSRL2_FULL : 1;
      unsigned USB_RXCSRL2_OVER : 1;
      unsigned USB_RXCSRL2_DATAERR : 1;
      unsigned USB_RXCSRL2_FLUSH : 1;
      unsigned USB_RXCSRL2_STALL : 1;
      unsigned USB_RXCSRL2_STALLED : 1;
      unsigned USB_RXCSRL2_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL2BITS;
sfr volatile typeUSB0_RXCSRL2BITS USB0_RXCSRL2bits absolute 0x40050126;

 typedef struct tagUSB0_RXCSRH2BITS {
  union {
    struct {
      unsigned USB_RXCSRH2_INCOMPRX : 1;
      unsigned USB_RXCSRH2_DT : 1;
      unsigned USB_RXCSRH2_DTWE : 1;
      unsigned USB_RXCSRH2_DMAMOD : 1;
      unsigned USB_RXCSRH2_PIDERR : 1;
      unsigned USB_RXCSRH2_DMAEN : 1;
      unsigned USB_RXCSRH2_AUTORQ : 1;
      unsigned USB_RXCSRH2_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH2BITS;
sfr volatile typeUSB0_RXCSRH2BITS USB0_RXCSRH2bits absolute 0x40050127;

 typedef struct tagUSB0_RXCOUNT2BITS {
  union {
    struct {
      unsigned USB_RXCOUNT2_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT2BITS;
sfr volatile typeUSB0_RXCOUNT2BITS USB0_RXCOUNT2bits absolute 0x40050128;

 typedef struct tagUSB0_TXTYPE2BITS {
  union {
    struct {
      unsigned USB_TXTYPE2_TEP : 4;
      unsigned USB_TXTYPE2_PROTO : 2;
      unsigned USB_TXTYPE2_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE2BITS;
sfr volatile typeUSB0_TXTYPE2BITS USB0_TXTYPE2bits absolute 0x4005012A;

 typedef struct tagUSB0_TXINTERVAL2BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL2_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL2BITS;
sfr volatile typeUSB0_TXINTERVAL2BITS USB0_TXINTERVAL2bits absolute 0x4005012B;

 typedef struct tagUSB0_RXTYPE2BITS {
  union {
    struct {
      unsigned USB_RXTYPE2_TEP : 4;
      unsigned USB_RXTYPE2_PROTO : 2;
      unsigned USB_RXTYPE2_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE2BITS;
sfr volatile typeUSB0_RXTYPE2BITS USB0_RXTYPE2bits absolute 0x4005012C;

 typedef struct tagUSB0_RXINTERVAL2BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL2_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL2BITS;
sfr volatile typeUSB0_RXINTERVAL2BITS USB0_RXINTERVAL2bits absolute 0x4005012D;

 typedef struct tagUSB0_TXMAXP3BITS {
  union {
    struct {
      unsigned USB_TXMAXP3_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP3BITS;
sfr volatile typeUSB0_TXMAXP3BITS USB0_TXMAXP3bits absolute 0x40050130;

 typedef struct tagUSB0_TXCSRL3BITS {
  union {
    struct {
      unsigned USB_TXCSRL3_TXRDY : 1;
      unsigned USB_TXCSRL3_FIFONE : 1;
      unsigned USB_TXCSRL3_ERROR : 1;
      unsigned USB_TXCSRL3_FLUSH : 1;
      unsigned USB_TXCSRL3_SETUP : 1;
      unsigned USB_TXCSRL3_STALLED : 1;
      unsigned USB_TXCSRL3_CLRDT : 1;
      unsigned USB_TXCSRL3_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL3BITS;
sfr volatile typeUSB0_TXCSRL3BITS USB0_TXCSRL3bits absolute 0x40050132;

 typedef struct tagUSB0_TXCSRH3BITS {
  union {
    struct {
      unsigned USB_TXCSRH3_DT : 1;
      unsigned USB_TXCSRH3_DTWE : 1;
      unsigned USB_TXCSRH3_DMAMOD : 1;
      unsigned USB_TXCSRH3_FDT : 1;
      unsigned USB_TXCSRH3_DMAEN : 1;
      unsigned USB_TXCSRH3_MODE : 1;
      unsigned USB_TXCSRH3_ISO : 1;
      unsigned USB_TXCSRH3_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH3BITS;
sfr volatile typeUSB0_TXCSRH3BITS USB0_TXCSRH3bits absolute 0x40050133;

 typedef struct tagUSB0_RXMAXP3BITS {
  union {
    struct {
      unsigned USB_RXMAXP3_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP3BITS;
sfr volatile typeUSB0_RXMAXP3BITS USB0_RXMAXP3bits absolute 0x40050134;

 typedef struct tagUSB0_RXCSRL3BITS {
  union {
    struct {
      unsigned USB_RXCSRL3_RXRDY : 1;
      unsigned USB_RXCSRL3_FULL : 1;
      unsigned USB_RXCSRL3_OVER : 1;
      unsigned USB_RXCSRL3_DATAERR : 1;
      unsigned USB_RXCSRL3_FLUSH : 1;
      unsigned USB_RXCSRL3_STALL : 1;
      unsigned USB_RXCSRL3_STALLED : 1;
      unsigned USB_RXCSRL3_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL3BITS;
sfr volatile typeUSB0_RXCSRL3BITS USB0_RXCSRL3bits absolute 0x40050136;

 typedef struct tagUSB0_RXCSRH3BITS {
  union {
    struct {
      unsigned USB_RXCSRH3_INCOMPRX : 1;
      unsigned USB_RXCSRH3_DT : 1;
      unsigned USB_RXCSRH3_DTWE : 1;
      unsigned USB_RXCSRH3_DMAMOD : 1;
      unsigned USB_RXCSRH3_PIDERR : 1;
      unsigned USB_RXCSRH3_DMAEN : 1;
      unsigned USB_RXCSRH3_AUTORQ : 1;
      unsigned USB_RXCSRH3_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH3BITS;
sfr volatile typeUSB0_RXCSRH3BITS USB0_RXCSRH3bits absolute 0x40050137;

 typedef struct tagUSB0_RXCOUNT3BITS {
  union {
    struct {
      unsigned USB_RXCOUNT3_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT3BITS;
sfr volatile typeUSB0_RXCOUNT3BITS USB0_RXCOUNT3bits absolute 0x40050138;

 typedef struct tagUSB0_TXTYPE3BITS {
  union {
    struct {
      unsigned USB_TXTYPE3_TEP : 4;
      unsigned USB_TXTYPE3_PROTO : 2;
      unsigned USB_TXTYPE3_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE3BITS;
sfr volatile typeUSB0_TXTYPE3BITS USB0_TXTYPE3bits absolute 0x4005013A;

 typedef struct tagUSB0_TXINTERVAL3BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL3_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL3BITS;
sfr volatile typeUSB0_TXINTERVAL3BITS USB0_TXINTERVAL3bits absolute 0x4005013B;

 typedef struct tagUSB0_RXTYPE3BITS {
  union {
    struct {
      unsigned USB_RXTYPE3_TEP : 4;
      unsigned USB_RXTYPE3_PROTO : 2;
      unsigned USB_RXTYPE3_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE3BITS;
sfr volatile typeUSB0_RXTYPE3BITS USB0_RXTYPE3bits absolute 0x4005013C;

 typedef struct tagUSB0_RXINTERVAL3BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL3_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL3BITS;
sfr volatile typeUSB0_RXINTERVAL3BITS USB0_RXINTERVAL3bits absolute 0x4005013D;

 typedef struct tagUSB0_TXMAXP4BITS {
  union {
    struct {
      unsigned USB_TXMAXP4_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP4BITS;
sfr volatile typeUSB0_TXMAXP4BITS USB0_TXMAXP4bits absolute 0x40050140;

 typedef struct tagUSB0_TXCSRL4BITS {
  union {
    struct {
      unsigned USB_TXCSRL4_TXRDY : 1;
      unsigned USB_TXCSRL4_FIFONE : 1;
      unsigned USB_TXCSRL4_ERROR : 1;
      unsigned USB_TXCSRL4_FLUSH : 1;
      unsigned USB_TXCSRL4_SETUP : 1;
      unsigned USB_TXCSRL4_STALLED : 1;
      unsigned USB_TXCSRL4_CLRDT : 1;
      unsigned USB_TXCSRL4_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL4BITS;
sfr volatile typeUSB0_TXCSRL4BITS USB0_TXCSRL4bits absolute 0x40050142;

 typedef struct tagUSB0_TXCSRH4BITS {
  union {
    struct {
      unsigned USB_TXCSRH4_DT : 1;
      unsigned USB_TXCSRH4_DTWE : 1;
      unsigned USB_TXCSRH4_DMAMOD : 1;
      unsigned USB_TXCSRH4_FDT : 1;
      unsigned USB_TXCSRH4_DMAEN : 1;
      unsigned USB_TXCSRH4_MODE : 1;
      unsigned USB_TXCSRH4_ISO : 1;
      unsigned USB_TXCSRH4_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH4BITS;
sfr volatile typeUSB0_TXCSRH4BITS USB0_TXCSRH4bits absolute 0x40050143;

 typedef struct tagUSB0_RXMAXP4BITS {
  union {
    struct {
      unsigned USB_RXMAXP4_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP4BITS;
sfr volatile typeUSB0_RXMAXP4BITS USB0_RXMAXP4bits absolute 0x40050144;

 typedef struct tagUSB0_RXCSRL4BITS {
  union {
    struct {
      unsigned USB_RXCSRL4_RXRDY : 1;
      unsigned USB_RXCSRL4_FULL : 1;
      unsigned USB_RXCSRL4_OVER : 1;
      unsigned USB_RXCSRL4_DATAERR : 1;
      unsigned USB_RXCSRL4_FLUSH : 1;
      unsigned USB_RXCSRL4_STALL : 1;
      unsigned USB_RXCSRL4_STALLED : 1;
      unsigned USB_RXCSRL4_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL4BITS;
sfr volatile typeUSB0_RXCSRL4BITS USB0_RXCSRL4bits absolute 0x40050146;

 typedef struct tagUSB0_RXCSRH4BITS {
  union {
    struct {
      unsigned USB_RXCSRH4_INCOMPRX : 1;
      unsigned USB_RXCSRH4_DT : 1;
      unsigned USB_RXCSRH4_DTWE : 1;
      unsigned USB_RXCSRH4_DMAMOD : 1;
      unsigned USB_RXCSRH4_PIDERR : 1;
      unsigned USB_RXCSRH4_DMAEN : 1;
      unsigned USB_RXCSRH4_AUTORQ : 1;
      unsigned USB_RXCSRH4_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH4BITS;
sfr volatile typeUSB0_RXCSRH4BITS USB0_RXCSRH4bits absolute 0x40050147;

 typedef struct tagUSB0_RXCOUNT4BITS {
  union {
    struct {
      unsigned USB_RXCOUNT4_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT4BITS;
sfr volatile typeUSB0_RXCOUNT4BITS USB0_RXCOUNT4bits absolute 0x40050148;

 typedef struct tagUSB0_TXTYPE4BITS {
  union {
    struct {
      unsigned USB_TXTYPE4_TEP : 4;
      unsigned USB_TXTYPE4_PROTO : 2;
      unsigned USB_TXTYPE4_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE4BITS;
sfr volatile typeUSB0_TXTYPE4BITS USB0_TXTYPE4bits absolute 0x4005014A;

 typedef struct tagUSB0_TXINTERVAL4BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL4_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL4BITS;
sfr volatile typeUSB0_TXINTERVAL4BITS USB0_TXINTERVAL4bits absolute 0x4005014B;

 typedef struct tagUSB0_RXTYPE4BITS {
  union {
    struct {
      unsigned USB_RXTYPE4_TEP : 4;
      unsigned USB_RXTYPE4_PROTO : 2;
      unsigned USB_RXTYPE4_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE4BITS;
sfr volatile typeUSB0_RXTYPE4BITS USB0_RXTYPE4bits absolute 0x4005014C;

 typedef struct tagUSB0_RXINTERVAL4BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL4_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL4BITS;
sfr volatile typeUSB0_RXINTERVAL4BITS USB0_RXINTERVAL4bits absolute 0x4005014D;

 typedef struct tagUSB0_TXMAXP5BITS {
  union {
    struct {
      unsigned USB_TXMAXP5_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP5BITS;
sfr volatile typeUSB0_TXMAXP5BITS USB0_TXMAXP5bits absolute 0x40050150;

 typedef struct tagUSB0_TXCSRL5BITS {
  union {
    struct {
      unsigned USB_TXCSRL5_TXRDY : 1;
      unsigned USB_TXCSRL5_FIFONE : 1;
      unsigned USB_TXCSRL5_ERROR : 1;
      unsigned USB_TXCSRL5_FLUSH : 1;
      unsigned USB_TXCSRL5_SETUP : 1;
      unsigned USB_TXCSRL5_STALLED : 1;
      unsigned USB_TXCSRL5_CLRDT : 1;
      unsigned USB_TXCSRL5_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL5BITS;
sfr volatile typeUSB0_TXCSRL5BITS USB0_TXCSRL5bits absolute 0x40050152;

 typedef struct tagUSB0_TXCSRH5BITS {
  union {
    struct {
      unsigned USB_TXCSRH5_DT : 1;
      unsigned USB_TXCSRH5_DTWE : 1;
      unsigned USB_TXCSRH5_DMAMOD : 1;
      unsigned USB_TXCSRH5_FDT : 1;
      unsigned USB_TXCSRH5_DMAEN : 1;
      unsigned USB_TXCSRH5_MODE : 1;
      unsigned USB_TXCSRH5_ISO : 1;
      unsigned USB_TXCSRH5_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH5BITS;
sfr volatile typeUSB0_TXCSRH5BITS USB0_TXCSRH5bits absolute 0x40050153;

 typedef struct tagUSB0_RXMAXP5BITS {
  union {
    struct {
      unsigned USB_RXMAXP5_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP5BITS;
sfr volatile typeUSB0_RXMAXP5BITS USB0_RXMAXP5bits absolute 0x40050154;

 typedef struct tagUSB0_RXCSRL5BITS {
  union {
    struct {
      unsigned USB_RXCSRL5_RXRDY : 1;
      unsigned USB_RXCSRL5_FULL : 1;
      unsigned USB_RXCSRL5_OVER : 1;
      unsigned USB_RXCSRL5_DATAERR : 1;
      unsigned USB_RXCSRL5_FLUSH : 1;
      unsigned USB_RXCSRL5_STALL : 1;
      unsigned USB_RXCSRL5_STALLED : 1;
      unsigned USB_RXCSRL5_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL5BITS;
sfr volatile typeUSB0_RXCSRL5BITS USB0_RXCSRL5bits absolute 0x40050156;

 typedef struct tagUSB0_RXCSRH5BITS {
  union {
    struct {
      unsigned USB_RXCSRH5_INCOMPRX : 1;
      unsigned USB_RXCSRH5_DT : 1;
      unsigned USB_RXCSRH5_DTWE : 1;
      unsigned USB_RXCSRH5_DMAMOD : 1;
      unsigned USB_RXCSRH5_PIDERR : 1;
      unsigned USB_RXCSRH5_DMAEN : 1;
      unsigned USB_RXCSRH5_AUTORQ : 1;
      unsigned USB_RXCSRH5_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH5BITS;
sfr volatile typeUSB0_RXCSRH5BITS USB0_RXCSRH5bits absolute 0x40050157;

 typedef struct tagUSB0_RXCOUNT5BITS {
  union {
    struct {
      unsigned USB_RXCOUNT5_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT5BITS;
sfr volatile typeUSB0_RXCOUNT5BITS USB0_RXCOUNT5bits absolute 0x40050158;

 typedef struct tagUSB0_TXTYPE5BITS {
  union {
    struct {
      unsigned USB_TXTYPE5_TEP : 4;
      unsigned USB_TXTYPE5_PROTO : 2;
      unsigned USB_TXTYPE5_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE5BITS;
sfr volatile typeUSB0_TXTYPE5BITS USB0_TXTYPE5bits absolute 0x4005015A;

 typedef struct tagUSB0_TXINTERVAL5BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL5_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL5BITS;
sfr volatile typeUSB0_TXINTERVAL5BITS USB0_TXINTERVAL5bits absolute 0x4005015B;

 typedef struct tagUSB0_RXTYPE5BITS {
  union {
    struct {
      unsigned USB_RXTYPE5_TEP : 4;
      unsigned USB_RXTYPE5_PROTO : 2;
      unsigned USB_RXTYPE5_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE5BITS;
sfr volatile typeUSB0_RXTYPE5BITS USB0_RXTYPE5bits absolute 0x4005015C;

 typedef struct tagUSB0_RXINTERVAL5BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL5_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL5BITS;
sfr volatile typeUSB0_RXINTERVAL5BITS USB0_RXINTERVAL5bits absolute 0x4005015D;

 typedef struct tagUSB0_TXMAXP6BITS {
  union {
    struct {
      unsigned USB_TXMAXP6_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP6BITS;
sfr volatile typeUSB0_TXMAXP6BITS USB0_TXMAXP6bits absolute 0x40050160;

 typedef struct tagUSB0_TXCSRL6BITS {
  union {
    struct {
      unsigned USB_TXCSRL6_TXRDY : 1;
      unsigned USB_TXCSRL6_FIFONE : 1;
      unsigned USB_TXCSRL6_ERROR : 1;
      unsigned USB_TXCSRL6_FLUSH : 1;
      unsigned USB_TXCSRL6_SETUP : 1;
      unsigned USB_TXCSRL6_STALLED : 1;
      unsigned USB_TXCSRL6_CLRDT : 1;
      unsigned USB_TXCSRL6_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL6BITS;
sfr volatile typeUSB0_TXCSRL6BITS USB0_TXCSRL6bits absolute 0x40050162;

 typedef struct tagUSB0_TXCSRH6BITS {
  union {
    struct {
      unsigned USB_TXCSRH6_DT : 1;
      unsigned USB_TXCSRH6_DTWE : 1;
      unsigned USB_TXCSRH6_DMAMOD : 1;
      unsigned USB_TXCSRH6_FDT : 1;
      unsigned USB_TXCSRH6_DMAEN : 1;
      unsigned USB_TXCSRH6_MODE : 1;
      unsigned USB_TXCSRH6_ISO : 1;
      unsigned USB_TXCSRH6_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH6BITS;
sfr volatile typeUSB0_TXCSRH6BITS USB0_TXCSRH6bits absolute 0x40050163;

 typedef struct tagUSB0_RXMAXP6BITS {
  union {
    struct {
      unsigned USB_RXMAXP6_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP6BITS;
sfr volatile typeUSB0_RXMAXP6BITS USB0_RXMAXP6bits absolute 0x40050164;

 typedef struct tagUSB0_RXCSRL6BITS {
  union {
    struct {
      unsigned USB_RXCSRL6_RXRDY : 1;
      unsigned USB_RXCSRL6_FULL : 1;
      unsigned USB_RXCSRL6_OVER : 1;
      unsigned USB_RXCSRL6_DATAERR : 1;
      unsigned USB_RXCSRL6_FLUSH : 1;
      unsigned USB_RXCSRL6_STALL : 1;
      unsigned USB_RXCSRL6_STALLED : 1;
      unsigned USB_RXCSRL6_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL6BITS;
sfr volatile typeUSB0_RXCSRL6BITS USB0_RXCSRL6bits absolute 0x40050166;

 typedef struct tagUSB0_RXCSRH6BITS {
  union {
    struct {
      unsigned USB_RXCSRH6_INCOMPRX : 1;
      unsigned USB_RXCSRH6_DT : 1;
      unsigned USB_RXCSRH6_DTWE : 1;
      unsigned USB_RXCSRH6_DMAMOD : 1;
      unsigned USB_RXCSRH6_PIDERR : 1;
      unsigned USB_RXCSRH6_DMAEN : 1;
      unsigned USB_RXCSRH6_AUTORQ : 1;
      unsigned USB_RXCSRH6_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH6BITS;
sfr volatile typeUSB0_RXCSRH6BITS USB0_RXCSRH6bits absolute 0x40050167;

 typedef struct tagUSB0_RXCOUNT6BITS {
  union {
    struct {
      unsigned USB_RXCOUNT6_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT6BITS;
sfr volatile typeUSB0_RXCOUNT6BITS USB0_RXCOUNT6bits absolute 0x40050168;

 typedef struct tagUSB0_TXTYPE6BITS {
  union {
    struct {
      unsigned USB_TXTYPE6_TEP : 4;
      unsigned USB_TXTYPE6_PROTO : 2;
      unsigned USB_TXTYPE6_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE6BITS;
sfr volatile typeUSB0_TXTYPE6BITS USB0_TXTYPE6bits absolute 0x4005016A;

 typedef struct tagUSB0_TXINTERVAL6BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL6_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL6BITS;
sfr volatile typeUSB0_TXINTERVAL6BITS USB0_TXINTERVAL6bits absolute 0x4005016B;

 typedef struct tagUSB0_RXTYPE6BITS {
  union {
    struct {
      unsigned USB_RXTYPE6_TEP : 4;
      unsigned USB_RXTYPE6_PROTO : 2;
      unsigned USB_RXTYPE6_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE6BITS;
sfr volatile typeUSB0_RXTYPE6BITS USB0_RXTYPE6bits absolute 0x4005016C;

 typedef struct tagUSB0_RXINTERVAL6BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL6_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL6BITS;
sfr volatile typeUSB0_RXINTERVAL6BITS USB0_RXINTERVAL6bits absolute 0x4005016D;

 typedef struct tagUSB0_TXMAXP7BITS {
  union {
    struct {
      unsigned USB_TXMAXP7_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_TXMAXP7BITS;
sfr volatile typeUSB0_TXMAXP7BITS USB0_TXMAXP7bits absolute 0x40050170;

 typedef struct tagUSB0_TXCSRL7BITS {
  union {
    struct {
      unsigned USB_TXCSRL7_TXRDY : 1;
      unsigned USB_TXCSRL7_FIFONE : 1;
      unsigned USB_TXCSRL7_ERROR : 1;
      unsigned USB_TXCSRL7_FLUSH : 1;
      unsigned USB_TXCSRL7_SETUP : 1;
      unsigned USB_TXCSRL7_STALLED : 1;
      unsigned USB_TXCSRL7_CLRDT : 1;
      unsigned USB_TXCSRL7_NAKTO : 1;
    };
  };
} typeUSB0_TXCSRL7BITS;
sfr volatile typeUSB0_TXCSRL7BITS USB0_TXCSRL7bits absolute 0x40050172;

 typedef struct tagUSB0_TXCSRH7BITS {
  union {
    struct {
      unsigned USB_TXCSRH7_DT : 1;
      unsigned USB_TXCSRH7_DTWE : 1;
      unsigned USB_TXCSRH7_DMAMOD : 1;
      unsigned USB_TXCSRH7_FDT : 1;
      unsigned USB_TXCSRH7_DMAEN : 1;
      unsigned USB_TXCSRH7_MODE : 1;
      unsigned USB_TXCSRH7_ISO : 1;
      unsigned USB_TXCSRH7_AUTOSET : 1;
    };
  };
} typeUSB0_TXCSRH7BITS;
sfr volatile typeUSB0_TXCSRH7BITS USB0_TXCSRH7bits absolute 0x40050173;

 typedef struct tagUSB0_RXMAXP7BITS {
  union {
    struct {
      unsigned USB_RXMAXP7_MAXLOAD : 11;
      unsigned : 5;
    };
  };
} typeUSB0_RXMAXP7BITS;
sfr volatile typeUSB0_RXMAXP7BITS USB0_RXMAXP7bits absolute 0x40050174;

 typedef struct tagUSB0_RXCSRL7BITS {
  union {
    struct {
      unsigned USB_RXCSRL7_RXRDY : 1;
      unsigned USB_RXCSRL7_FULL : 1;
      unsigned USB_RXCSRL7_OVER : 1;
      unsigned USB_RXCSRL7_DATAERR : 1;
      unsigned USB_RXCSRL7_FLUSH : 1;
      unsigned USB_RXCSRL7_STALL : 1;
      unsigned USB_RXCSRL7_STALLED : 1;
      unsigned USB_RXCSRL7_CLRDT : 1;
    };
  };
} typeUSB0_RXCSRL7BITS;
sfr volatile typeUSB0_RXCSRL7BITS USB0_RXCSRL7bits absolute 0x40050176;

 typedef struct tagUSB0_RXCSRH7BITS {
  union {
    struct {
      unsigned USB_RXCSRH7_INCOMPRX : 1;
      unsigned USB_RXCSRH7_DT : 1;
      unsigned USB_RXCSRH7_DTWE : 1;
      unsigned USB_RXCSRH7_DMAMOD : 1;
      unsigned USB_RXCSRH7_PIDERR : 1;
      unsigned USB_RXCSRH7_DMAEN : 1;
      unsigned USB_RXCSRH7_AUTORQ : 1;
      unsigned USB_RXCSRH7_AUTOCL : 1;
    };
  };
} typeUSB0_RXCSRH7BITS;
sfr volatile typeUSB0_RXCSRH7BITS USB0_RXCSRH7bits absolute 0x40050177;

 typedef struct tagUSB0_RXCOUNT7BITS {
  union {
    struct {
      unsigned USB_RXCOUNT7_COUNT : 13;
      unsigned : 3;
    };
  };
} typeUSB0_RXCOUNT7BITS;
sfr volatile typeUSB0_RXCOUNT7BITS USB0_RXCOUNT7bits absolute 0x40050178;

 typedef struct tagUSB0_TXTYPE7BITS {
  union {
    struct {
      unsigned USB_TXTYPE7_TEP : 4;
      unsigned USB_TXTYPE7_PROTO : 2;
      unsigned USB_TXTYPE7_SPEED : 2;
    };
  };
} typeUSB0_TXTYPE7BITS;
sfr volatile typeUSB0_TXTYPE7BITS USB0_TXTYPE7bits absolute 0x4005017A;

 typedef struct tagUSB0_TXINTERVAL7BITS {
  union {
    struct {
      unsigned USB_TXINTERVAL7_TXPOLL : 8;
    };
  };
} typeUSB0_TXINTERVAL7BITS;
sfr volatile typeUSB0_TXINTERVAL7BITS USB0_TXINTERVAL7bits absolute 0x4005017B;

 typedef struct tagUSB0_RXTYPE7BITS {
  union {
    struct {
      unsigned USB_RXTYPE7_TEP : 4;
      unsigned USB_RXTYPE7_PROTO : 2;
      unsigned USB_RXTYPE7_SPEED : 2;
    };
  };
} typeUSB0_RXTYPE7BITS;
sfr volatile typeUSB0_RXTYPE7BITS USB0_RXTYPE7bits absolute 0x4005017C;

 typedef struct tagUSB0_RXINTERVAL7BITS {
  union {
    struct {
      unsigned USB_RXINTERVAL7_TXPOLL : 8;
    };
  };
} typeUSB0_RXINTERVAL7BITS;
sfr volatile typeUSB0_RXINTERVAL7BITS USB0_RXINTERVAL7bits absolute 0x4005017D;

 typedef struct tagUSB0_DMAINTRBITS {
  union {
    struct {
      unsigned USB_DMAINTR_CH0 : 1;
      unsigned USB_DMAINTR_CH1 : 1;
      unsigned USB_DMAINTR_CH2 : 1;
      unsigned USB_DMAINTR_CH3 : 1;
      unsigned USB_DMAINTR_CH4 : 1;
      unsigned USB_DMAINTR_CH5 : 1;
      unsigned USB_DMAINTR_CH6 : 1;
      unsigned USB_DMAINTR_CH7 : 1;
    };
  };
} typeUSB0_DMAINTRBITS;
sfr volatile typeUSB0_DMAINTRBITS USB0_DMAINTRbits absolute 0x40050200;

 typedef struct tagUSB0_DMACTL0BITS {
  union {
    struct {
      unsigned USB_DMACTL0_ENABLE : 1;
      unsigned USB_DMACTL0_DIR : 1;
      unsigned USB_DMACTL0_MODE : 1;
      unsigned USB_DMACTL0_IE : 1;
      unsigned USB_DMACTL0_EP : 4;
      unsigned USB_DMACTL0_ERR : 1;
      unsigned USB_DMACTL0_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL0BITS;
sfr volatile typeUSB0_DMACTL0BITS USB0_DMACTL0bits absolute 0x40050204;

 typedef struct tagUSB0_DMAADDR0BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR0_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR0BITS;
sfr volatile typeUSB0_DMAADDR0BITS USB0_DMAADDR0bits absolute 0x40050208;

 typedef struct tagUSB0_DMACOUNT0BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT0_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT0BITS;
sfr volatile typeUSB0_DMACOUNT0BITS USB0_DMACOUNT0bits absolute 0x4005020C;

 typedef struct tagUSB0_DMACTL1BITS {
  union {
    struct {
      unsigned USB_DMACTL1_ENABLE : 1;
      unsigned USB_DMACTL1_DIR : 1;
      unsigned USB_DMACTL1_MODE : 1;
      unsigned USB_DMACTL1_IE : 1;
      unsigned USB_DMACTL1_EP : 4;
      unsigned USB_DMACTL1_ERR : 1;
      unsigned USB_DMACTL1_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL1BITS;
sfr volatile typeUSB0_DMACTL1BITS USB0_DMACTL1bits absolute 0x40050214;

 typedef struct tagUSB0_DMAADDR1BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR1_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR1BITS;
sfr volatile typeUSB0_DMAADDR1BITS USB0_DMAADDR1bits absolute 0x40050218;

 typedef struct tagUSB0_DMACOUNT1BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT1_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT1BITS;
sfr volatile typeUSB0_DMACOUNT1BITS USB0_DMACOUNT1bits absolute 0x4005021C;

 typedef struct tagUSB0_DMACTL2BITS {
  union {
    struct {
      unsigned USB_DMACTL2_ENABLE : 1;
      unsigned USB_DMACTL2_DIR : 1;
      unsigned USB_DMACTL2_MODE : 1;
      unsigned USB_DMACTL2_IE : 1;
      unsigned USB_DMACTL2_EP : 4;
      unsigned USB_DMACTL2_ERR : 1;
      unsigned USB_DMACTL2_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL2BITS;
sfr volatile typeUSB0_DMACTL2BITS USB0_DMACTL2bits absolute 0x40050224;

 typedef struct tagUSB0_DMAADDR2BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR2_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR2BITS;
sfr volatile typeUSB0_DMAADDR2BITS USB0_DMAADDR2bits absolute 0x40050228;

 typedef struct tagUSB0_DMACOUNT2BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT2_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT2BITS;
sfr volatile typeUSB0_DMACOUNT2BITS USB0_DMACOUNT2bits absolute 0x4005022C;

 typedef struct tagUSB0_DMACTL3BITS {
  union {
    struct {
      unsigned USB_DMACTL3_ENABLE : 1;
      unsigned USB_DMACTL3_DIR : 1;
      unsigned USB_DMACTL3_MODE : 1;
      unsigned USB_DMACTL3_IE : 1;
      unsigned USB_DMACTL3_EP : 4;
      unsigned USB_DMACTL3_ERR : 1;
      unsigned USB_DMACTL3_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL3BITS;
sfr volatile typeUSB0_DMACTL3BITS USB0_DMACTL3bits absolute 0x40050234;

 typedef struct tagUSB0_DMAADDR3BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR3_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR3BITS;
sfr volatile typeUSB0_DMAADDR3BITS USB0_DMAADDR3bits absolute 0x40050238;

 typedef struct tagUSB0_DMACOUNT3BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT3_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT3BITS;
sfr volatile typeUSB0_DMACOUNT3BITS USB0_DMACOUNT3bits absolute 0x4005023C;

 typedef struct tagUSB0_DMACTL4BITS {
  union {
    struct {
      unsigned USB_DMACTL4_ENABLE : 1;
      unsigned USB_DMACTL4_DIR : 1;
      unsigned USB_DMACTL4_MODE : 1;
      unsigned USB_DMACTL4_IE : 1;
      unsigned USB_DMACTL4_EP : 4;
      unsigned USB_DMACTL4_ERR : 1;
      unsigned USB_DMACTL4_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL4BITS;
sfr volatile typeUSB0_DMACTL4BITS USB0_DMACTL4bits absolute 0x40050244;

 typedef struct tagUSB0_DMAADDR4BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR4_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR4BITS;
sfr volatile typeUSB0_DMAADDR4BITS USB0_DMAADDR4bits absolute 0x40050248;

 typedef struct tagUSB0_DMACOUNT4BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT4_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT4BITS;
sfr volatile typeUSB0_DMACOUNT4BITS USB0_DMACOUNT4bits absolute 0x4005024C;

 typedef struct tagUSB0_DMACTL5BITS {
  union {
    struct {
      unsigned USB_DMACTL5_ENABLE : 1;
      unsigned USB_DMACTL5_DIR : 1;
      unsigned USB_DMACTL5_MODE : 1;
      unsigned USB_DMACTL5_IE : 1;
      unsigned USB_DMACTL5_EP : 4;
      unsigned USB_DMACTL5_ERR : 1;
      unsigned USB_DMACTL5_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL5BITS;
sfr volatile typeUSB0_DMACTL5BITS USB0_DMACTL5bits absolute 0x40050254;

 typedef struct tagUSB0_DMAADDR5BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR5_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR5BITS;
sfr volatile typeUSB0_DMAADDR5BITS USB0_DMAADDR5bits absolute 0x40050258;

 typedef struct tagUSB0_DMACOUNT5BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT5_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT5BITS;
sfr volatile typeUSB0_DMACOUNT5BITS USB0_DMACOUNT5bits absolute 0x4005025C;

 typedef struct tagUSB0_DMACTL6BITS {
  union {
    struct {
      unsigned USB_DMACTL6_ENABLE : 1;
      unsigned USB_DMACTL6_DIR : 1;
      unsigned USB_DMACTL6_MODE : 1;
      unsigned USB_DMACTL6_IE : 1;
      unsigned USB_DMACTL6_EP : 4;
      unsigned USB_DMACTL6_ERR : 1;
      unsigned USB_DMACTL6_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL6BITS;
sfr volatile typeUSB0_DMACTL6BITS USB0_DMACTL6bits absolute 0x40050264;

 typedef struct tagUSB0_DMAADDR6BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR6_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR6BITS;
sfr volatile typeUSB0_DMAADDR6BITS USB0_DMAADDR6bits absolute 0x40050268;

 typedef struct tagUSB0_DMACOUNT6BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT6_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT6BITS;
sfr volatile typeUSB0_DMACOUNT6BITS USB0_DMACOUNT6bits absolute 0x4005026C;

 typedef struct tagUSB0_DMACTL7BITS {
  union {
    struct {
      unsigned USB_DMACTL7_ENABLE : 1;
      unsigned USB_DMACTL7_DIR : 1;
      unsigned USB_DMACTL7_MODE : 1;
      unsigned USB_DMACTL7_IE : 1;
      unsigned USB_DMACTL7_EP : 4;
      unsigned USB_DMACTL7_ERR : 1;
      unsigned USB_DMACTL7_BRSTM : 2;
      unsigned : 5;
    };
  };
} typeUSB0_DMACTL7BITS;
sfr volatile typeUSB0_DMACTL7BITS USB0_DMACTL7bits absolute 0x40050274;

 typedef struct tagUSB0_DMAADDR7BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMAADDR7_ADDR : 30;
    };
  };
} typeUSB0_DMAADDR7BITS;
sfr volatile typeUSB0_DMAADDR7BITS USB0_DMAADDR7bits absolute 0x40050278;

 typedef struct tagUSB0_DMACOUNT7BITS {
  union {
    struct {
      unsigned : 2;
      unsigned USB_DMACOUNT7_COUNT : 30;
    };
  };
} typeUSB0_DMACOUNT7BITS;
sfr volatile typeUSB0_DMACOUNT7BITS USB0_DMACOUNT7bits absolute 0x4005027C;

 typedef struct tagUSB0_RQPKTCOUNT1BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT1 : 16;
    };
  };
} typeUSB0_RQPKTCOUNT1BITS;
sfr volatile typeUSB0_RQPKTCOUNT1BITS USB0_RQPKTCOUNT1bits absolute 0x40050304;

 typedef struct tagUSB0_RQPKTCOUNT2BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT2 : 16;
    };
  };
} typeUSB0_RQPKTCOUNT2BITS;
sfr volatile typeUSB0_RQPKTCOUNT2BITS USB0_RQPKTCOUNT2bits absolute 0x40050308;

 typedef struct tagUSB0_RQPKTCOUNT3BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT3 : 16;
    };
  };
} typeUSB0_RQPKTCOUNT3BITS;
sfr volatile typeUSB0_RQPKTCOUNT3BITS USB0_RQPKTCOUNT3bits absolute 0x4005030C;

 typedef struct tagUSB0_RQPKTCOUNT4BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT4_COUNT : 16;
    };
  };
} typeUSB0_RQPKTCOUNT4BITS;
sfr volatile typeUSB0_RQPKTCOUNT4BITS USB0_RQPKTCOUNT4bits absolute 0x40050310;

 typedef struct tagUSB0_RQPKTCOUNT5BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT5_COUNT : 16;
    };
  };
} typeUSB0_RQPKTCOUNT5BITS;
sfr volatile typeUSB0_RQPKTCOUNT5BITS USB0_RQPKTCOUNT5bits absolute 0x40050314;

 typedef struct tagUSB0_RQPKTCOUNT6BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT6_COUNT : 16;
    };
  };
} typeUSB0_RQPKTCOUNT6BITS;
sfr volatile typeUSB0_RQPKTCOUNT6BITS USB0_RQPKTCOUNT6bits absolute 0x40050318;

 typedef struct tagUSB0_RQPKTCOUNT7BITS {
  union {
    struct {
      unsigned USB_RQPKTCOUNT7_COUNT : 16;
    };
  };
} typeUSB0_RQPKTCOUNT7BITS;
sfr volatile typeUSB0_RQPKTCOUNT7BITS USB0_RQPKTCOUNT7bits absolute 0x4005031C;

 typedef struct tagUSB0_RXDPKTBUFDISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned USB_RXDPKTBUFDIS_EP1 : 1;
      unsigned USB_RXDPKTBUFDIS_EP2 : 1;
      unsigned USB_RXDPKTBUFDIS_EP3 : 1;
      unsigned USB_RXDPKTBUFDIS_EP4 : 1;
      unsigned USB_RXDPKTBUFDIS_EP5 : 1;
      unsigned USB_RXDPKTBUFDIS_EP6 : 1;
      unsigned USB_RXDPKTBUFDIS_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_RXDPKTBUFDISBITS;
sfr volatile typeUSB0_RXDPKTBUFDISBITS USB0_RXDPKTBUFDISbits absolute 0x40050340;

 typedef struct tagUSB0_TXDPKTBUFDISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned USB_TXDPKTBUFDIS_EP1 : 1;
      unsigned USB_TXDPKTBUFDIS_EP2 : 1;
      unsigned USB_TXDPKTBUFDIS_EP3 : 1;
      unsigned USB_TXDPKTBUFDIS_EP4 : 1;
      unsigned USB_TXDPKTBUFDIS_EP5 : 1;
      unsigned USB_TXDPKTBUFDIS_EP6 : 1;
      unsigned USB_TXDPKTBUFDIS_EP7 : 1;
      unsigned : 8;
    };
  };
} typeUSB0_TXDPKTBUFDISBITS;
sfr volatile typeUSB0_TXDPKTBUFDISBITS USB0_TXDPKTBUFDISbits absolute 0x40050342;

 typedef struct tagUSB0_CTOBITS {
  union {
    struct {
      unsigned USB_CTO_CCTV : 16;
    };
  };
} typeUSB0_CTOBITS;
sfr volatile typeUSB0_CTOBITS USB0_CTObits absolute 0x40050344;

 typedef struct tagUSB0_HHSRTNBITS {
  union {
    struct {
      unsigned USB_HHSRTN_HHSRTN : 16;
    };
  };
} typeUSB0_HHSRTNBITS;
sfr volatile typeUSB0_HHSRTNBITS USB0_HHSRTNbits absolute 0x40050346;

 typedef struct tagUSB0_HSBTBITS {
  union {
    struct {
      unsigned USB_HSBT_HSBT : 4;
      unsigned : 12;
    };
  };
} typeUSB0_HSBTBITS;
sfr volatile typeUSB0_HSBTBITS USB0_HSBTbits absolute 0x40050348;

 typedef struct tagUSB0_LPMATTRBITS {
  union {
    struct {
      unsigned USB_LPMATTR_LS : 4;
      unsigned USB_LPMATTR_HIRD : 4;
      unsigned USB_LPMATTR_RMTWAK : 1;
      unsigned : 3;
      unsigned USB_LPMATTR_ENDPT : 4;
    };
  };
} typeUSB0_LPMATTRBITS;
sfr volatile typeUSB0_LPMATTRBITS USB0_LPMATTRbits absolute 0x40050360;

 typedef struct tagUSB0_LPMCNTRLBITS {
  union {
    struct {
      unsigned USB_LPMCNTRL_TXLPM : 1;
      unsigned USB_LPMCNTRL_RES : 1;
      unsigned USB_LPMCNTRL_EN : 2;
      unsigned USB_LPMCNTRL_NAK : 1;
      unsigned : 3;
    };
  };
} typeUSB0_LPMCNTRLBITS;
sfr volatile typeUSB0_LPMCNTRLBITS USB0_LPMCNTRLbits absolute 0x40050362;

 typedef struct tagUSB0_LPMIMBITS {
  union {
    struct {
      unsigned USB_LPMIM_STALL : 1;
      unsigned USB_LPMIM_NY : 1;
      unsigned USB_LPMIM_ACK : 1;
      unsigned USB_LPMIM_NC : 1;
      unsigned USB_LPMIM_RES : 1;
      unsigned USB_LPMIM_ERR : 1;
      unsigned : 2;
    };
  };
} typeUSB0_LPMIMBITS;
sfr volatile typeUSB0_LPMIMBITS USB0_LPMIMbits absolute 0x40050363;

 typedef struct tagUSB0_LPMRISBITS {
  union {
    struct {
      unsigned USB_LPMRIS_LPMST : 1;
      unsigned USB_LPMRIS_NY : 1;
      unsigned USB_LPMRIS_ACK : 1;
      unsigned USB_LPMRIS_NC : 1;
      unsigned USB_LPMRIS_RES : 1;
      unsigned USB_LPMRIS_ERR : 1;
      unsigned : 2;
    };
  };
} typeUSB0_LPMRISBITS;
sfr volatile typeUSB0_LPMRISBITS USB0_LPMRISbits absolute 0x40050364;

 typedef struct tagUSB0_LPMFADDRBITS {
  union {
    struct {
      unsigned USB_LPMFADDR_ADDR : 7;
      unsigned : 1;
    };
  };
} typeUSB0_LPMFADDRBITS;
sfr volatile typeUSB0_LPMFADDRBITS USB0_LPMFADDRbits absolute 0x40050365;

 typedef struct tagUSB0_EPCBITS {
  union {
    struct {
      unsigned USB_EPC_EPEN : 2;
      unsigned USB_EPC_EPENDE : 1;
      unsigned : 1;
      unsigned USB_EPC_PFLTEN : 1;
      unsigned USB_EPC_PFLTSEN_HIGH : 1;
      unsigned USB_EPC_PFLTAEN : 1;
      unsigned : 1;
      unsigned USB_EPC_PFLTACT : 2;
      unsigned : 22;
    };
  };
} typeUSB0_EPCBITS;
sfr volatile typeUSB0_EPCBITS USB0_EPCbits absolute 0x40050400;

 typedef struct tagUSB0_EPCRISBITS {
  union {
    struct {
      unsigned USB_EPCRIS_PF : 1;
      unsigned : 31;
    };
  };
} typeUSB0_EPCRISBITS;
sfr volatile typeUSB0_EPCRISBITS USB0_EPCRISbits absolute 0x40050404;

 typedef struct tagUSB0_EPCIMBITS {
  union {
    struct {
      unsigned USB_EPCIM_PF : 1;
      unsigned : 31;
    };
  };
} typeUSB0_EPCIMBITS;
sfr volatile typeUSB0_EPCIMBITS USB0_EPCIMbits absolute 0x40050408;

 typedef struct tagUSB0_EPCISCBITS {
  union {
    struct {
      unsigned USB_EPCISC_PF : 1;
      unsigned : 31;
    };
  };
} typeUSB0_EPCISCBITS;
sfr volatile typeUSB0_EPCISCBITS USB0_EPCISCbits absolute 0x4005040C;

 typedef struct tagUSB0_DRRISBITS {
  union {
    struct {
      unsigned USB_DRRIS_RESUME : 1;
      unsigned : 31;
    };
  };
} typeUSB0_DRRISBITS;
sfr volatile typeUSB0_DRRISBITS USB0_DRRISbits absolute 0x40050410;

 typedef struct tagUSB0_DRIMBITS {
  union {
    struct {
      unsigned USB_DRIM_RESUME : 1;
      unsigned : 31;
    };
  };
} typeUSB0_DRIMBITS;
sfr volatile typeUSB0_DRIMBITS USB0_DRIMbits absolute 0x40050414;

 typedef struct tagUSB0_DRISCBITS {
  union {
    struct {
      unsigned USB_DRISC_RESUME : 1;
      unsigned : 31;
    };
  };
} typeUSB0_DRISCBITS;
sfr volatile typeUSB0_DRISCBITS USB0_DRISCbits absolute 0x40050418;

 typedef struct tagUSB0_GPCSBITS {
  union {
    struct {
      unsigned USB_GPCS_DEVMOD : 3;
      unsigned : 29;
    };
  };
} typeUSB0_GPCSBITS;
sfr volatile typeUSB0_GPCSBITS USB0_GPCSbits absolute 0x4005041C;

 typedef struct tagUSB0_VDCBITS {
  union {
    struct {
      unsigned USB_VDC_VBDEN : 1;
      unsigned : 31;
    };
  };
} typeUSB0_VDCBITS;
sfr volatile typeUSB0_VDCBITS USB0_VDCbits absolute 0x40050430;

 typedef struct tagUSB0_VDCRISBITS {
  union {
    struct {
      unsigned USB_VDCRIS_VD : 1;
      unsigned : 31;
    };
  };
} typeUSB0_VDCRISBITS;
sfr volatile typeUSB0_VDCRISBITS USB0_VDCRISbits absolute 0x40050434;

 typedef struct tagUSB0_VDCIMBITS {
  union {
    struct {
      unsigned USB_VDCIM_VD : 1;
      unsigned : 31;
    };
  };
} typeUSB0_VDCIMBITS;
sfr volatile typeUSB0_VDCIMBITS USB0_VDCIMbits absolute 0x40050438;

 typedef struct tagUSB0_VDCISCBITS {
  union {
    struct {
      unsigned USB_VDCISC_VD : 1;
      unsigned : 31;
    };
  };
} typeUSB0_VDCISCBITS;
sfr volatile typeUSB0_VDCISCBITS USB0_VDCISCbits absolute 0x4005043C;

 typedef struct tagUSB0_PPBITS {
  union {
    struct {
      unsigned USB_PP_TYPE : 4;
      unsigned USB_PP_PHY : 1;
      unsigned USB_PP_ULPI : 1;
      unsigned USB_PP_USB : 2;
      unsigned USB_PP_ECNT : 8;
      unsigned : 16;
    };
  };
} typeUSB0_PPBITS;
sfr volatile typeUSB0_PPBITS USB0_PPbits absolute 0x40050FC0;

 typedef struct tagUSB0_PCBITS {
  union {
    struct {
      unsigned : 16;
      unsigned USB_PC_ULPIEN : 1;
      unsigned : 15;
    };
  };
} typeUSB0_PCBITS;
sfr volatile typeUSB0_PCBITS USB0_PCbits absolute 0x40050FC4;

 typedef struct tagUSB0_CCBITS {
  union {
    struct {
      unsigned USB_CC_CLKDIV : 4;
      unsigned : 4;
      unsigned USB_CC_CSD : 1;
      unsigned USB_CC_CLKEN : 1;
      unsigned : 22;
    };
  };
} typeUSB0_CCBITS;
sfr volatile typeUSB0_CCBITS USB0_CCbits absolute 0x40050FC8;

 typedef struct tagGPIO_PORTA_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTA_AHB_IMBITS;
sfr volatile typeGPIO_PORTA_AHB_IMBITS GPIO_PORTA_AHB_IMbits absolute 0x40058410;

 typedef struct tagGPIO_PORTA_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTA_AHB_RISBITS;
sfr volatile typeGPIO_PORTA_AHB_RISBITS GPIO_PORTA_AHB_RISbits absolute 0x40058414;

 typedef struct tagGPIO_PORTA_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTA_AHB_MISBITS;
sfr volatile typeGPIO_PORTA_AHB_MISBITS GPIO_PORTA_AHB_MISbits absolute 0x40058418;

 typedef struct tagGPIO_PORTA_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTA_AHB_ICRBITS;
sfr volatile typeGPIO_PORTA_AHB_ICRBITS GPIO_PORTA_AHB_ICRbits absolute 0x4005841C;

 typedef struct tagGPIO_PORTA_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTA_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTA_AHB_LOCKBITS GPIO_PORTA_AHB_LOCKbits absolute 0x40058520;

 typedef struct tagGPIO_PORTA_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTA_AHB_SIBITS;
sfr volatile typeGPIO_PORTA_AHB_SIBITS GPIO_PORTA_AHB_SIbits absolute 0x40058538;

 typedef struct tagGPIO_PORTA_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTA_AHB_DR12RBITS GPIO_PORTA_AHB_DR12Rbits absolute 0x4005853C;

 typedef struct tagGPIO_PORTA_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTA_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTA_AHB_WAKEPENBITS GPIO_PORTA_AHB_WAKEPENbits absolute 0x40058540;

 typedef struct tagGPIO_PORTA_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTA_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTA_AHB_WAKELVLBITS GPIO_PORTA_AHB_WAKELVLbits absolute 0x40058544;

 typedef struct tagGPIO_PORTA_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTA_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTA_AHB_WAKESTATBITS GPIO_PORTA_AHB_WAKESTATbits absolute 0x40058548;

 typedef struct tagGPIO_PORTA_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTA_AHB_PPBITS;
sfr volatile typeGPIO_PORTA_AHB_PPBITS GPIO_PORTA_AHB_PPbits absolute 0x40058FC0;

 typedef struct tagGPIO_PORTA_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTA_AHB_PCBITS;
sfr volatile typeGPIO_PORTA_AHB_PCBITS GPIO_PORTA_AHB_PCbits absolute 0x40058FC4;

 typedef struct tagGPIO_PORTB_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTB_AHB_IMBITS;
sfr volatile typeGPIO_PORTB_AHB_IMBITS GPIO_PORTB_AHB_IMbits absolute 0x40059410;

 typedef struct tagGPIO_PORTB_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTB_AHB_RISBITS;
sfr volatile typeGPIO_PORTB_AHB_RISBITS GPIO_PORTB_AHB_RISbits absolute 0x40059414;

 typedef struct tagGPIO_PORTB_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTB_AHB_MISBITS;
sfr volatile typeGPIO_PORTB_AHB_MISBITS GPIO_PORTB_AHB_MISbits absolute 0x40059418;

 typedef struct tagGPIO_PORTB_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTB_AHB_ICRBITS;
sfr volatile typeGPIO_PORTB_AHB_ICRBITS GPIO_PORTB_AHB_ICRbits absolute 0x4005941C;

 typedef struct tagGPIO_PORTB_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTB_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTB_AHB_LOCKBITS GPIO_PORTB_AHB_LOCKbits absolute 0x40059520;

 typedef struct tagGPIO_PORTB_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTB_AHB_SIBITS;
sfr volatile typeGPIO_PORTB_AHB_SIBITS GPIO_PORTB_AHB_SIbits absolute 0x40059538;

 typedef struct tagGPIO_PORTB_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTB_AHB_DR12RBITS GPIO_PORTB_AHB_DR12Rbits absolute 0x4005953C;

 typedef struct tagGPIO_PORTB_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTB_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTB_AHB_WAKEPENBITS GPIO_PORTB_AHB_WAKEPENbits absolute 0x40059540;

 typedef struct tagGPIO_PORTB_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTB_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTB_AHB_WAKELVLBITS GPIO_PORTB_AHB_WAKELVLbits absolute 0x40059544;

 typedef struct tagGPIO_PORTB_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTB_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTB_AHB_WAKESTATBITS GPIO_PORTB_AHB_WAKESTATbits absolute 0x40059548;

 typedef struct tagGPIO_PORTB_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTB_AHB_PPBITS;
sfr volatile typeGPIO_PORTB_AHB_PPBITS GPIO_PORTB_AHB_PPbits absolute 0x40059FC0;

 typedef struct tagGPIO_PORTB_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTB_AHB_PCBITS;
sfr volatile typeGPIO_PORTB_AHB_PCBITS GPIO_PORTB_AHB_PCbits absolute 0x40059FC4;

 typedef struct tagGPIO_PORTC_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTC_AHB_IMBITS;
sfr volatile typeGPIO_PORTC_AHB_IMBITS GPIO_PORTC_AHB_IMbits absolute 0x4005A410;

 typedef struct tagGPIO_PORTC_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTC_AHB_RISBITS;
sfr volatile typeGPIO_PORTC_AHB_RISBITS GPIO_PORTC_AHB_RISbits absolute 0x4005A414;

 typedef struct tagGPIO_PORTC_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTC_AHB_MISBITS;
sfr volatile typeGPIO_PORTC_AHB_MISBITS GPIO_PORTC_AHB_MISbits absolute 0x4005A418;

 typedef struct tagGPIO_PORTC_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTC_AHB_ICRBITS;
sfr volatile typeGPIO_PORTC_AHB_ICRBITS GPIO_PORTC_AHB_ICRbits absolute 0x4005A41C;

 typedef struct tagGPIO_PORTC_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTC_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTC_AHB_LOCKBITS GPIO_PORTC_AHB_LOCKbits absolute 0x4005A520;

 typedef struct tagGPIO_PORTC_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTC_AHB_SIBITS;
sfr volatile typeGPIO_PORTC_AHB_SIBITS GPIO_PORTC_AHB_SIbits absolute 0x4005A538;

 typedef struct tagGPIO_PORTC_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTC_AHB_DR12RBITS GPIO_PORTC_AHB_DR12Rbits absolute 0x4005A53C;

 typedef struct tagGPIO_PORTC_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTC_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTC_AHB_WAKEPENBITS GPIO_PORTC_AHB_WAKEPENbits absolute 0x4005A540;

 typedef struct tagGPIO_PORTC_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTC_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTC_AHB_WAKELVLBITS GPIO_PORTC_AHB_WAKELVLbits absolute 0x4005A544;

 typedef struct tagGPIO_PORTC_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTC_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTC_AHB_WAKESTATBITS GPIO_PORTC_AHB_WAKESTATbits absolute 0x4005A548;

 typedef struct tagGPIO_PORTC_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTC_AHB_PPBITS;
sfr volatile typeGPIO_PORTC_AHB_PPBITS GPIO_PORTC_AHB_PPbits absolute 0x4005AFC0;

 typedef struct tagGPIO_PORTC_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTC_AHB_PCBITS;
sfr volatile typeGPIO_PORTC_AHB_PCBITS GPIO_PORTC_AHB_PCbits absolute 0x4005AFC4;

 typedef struct tagGPIO_PORTD_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTD_AHB_IMBITS;
sfr volatile typeGPIO_PORTD_AHB_IMBITS GPIO_PORTD_AHB_IMbits absolute 0x4005B410;

 typedef struct tagGPIO_PORTD_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTD_AHB_RISBITS;
sfr volatile typeGPIO_PORTD_AHB_RISBITS GPIO_PORTD_AHB_RISbits absolute 0x4005B414;

 typedef struct tagGPIO_PORTD_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTD_AHB_MISBITS;
sfr volatile typeGPIO_PORTD_AHB_MISBITS GPIO_PORTD_AHB_MISbits absolute 0x4005B418;

 typedef struct tagGPIO_PORTD_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTD_AHB_ICRBITS;
sfr volatile typeGPIO_PORTD_AHB_ICRBITS GPIO_PORTD_AHB_ICRbits absolute 0x4005B41C;

 typedef struct tagGPIO_PORTD_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTD_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTD_AHB_LOCKBITS GPIO_PORTD_AHB_LOCKbits absolute 0x4005B520;

 typedef struct tagGPIO_PORTD_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTD_AHB_SIBITS;
sfr volatile typeGPIO_PORTD_AHB_SIBITS GPIO_PORTD_AHB_SIbits absolute 0x4005B538;

 typedef struct tagGPIO_PORTD_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTD_AHB_DR12RBITS GPIO_PORTD_AHB_DR12Rbits absolute 0x4005B53C;

 typedef struct tagGPIO_PORTD_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTD_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTD_AHB_WAKEPENBITS GPIO_PORTD_AHB_WAKEPENbits absolute 0x4005B540;

 typedef struct tagGPIO_PORTD_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTD_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTD_AHB_WAKELVLBITS GPIO_PORTD_AHB_WAKELVLbits absolute 0x4005B544;

 typedef struct tagGPIO_PORTD_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTD_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTD_AHB_WAKESTATBITS GPIO_PORTD_AHB_WAKESTATbits absolute 0x4005B548;

 typedef struct tagGPIO_PORTD_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTD_AHB_PPBITS;
sfr volatile typeGPIO_PORTD_AHB_PPBITS GPIO_PORTD_AHB_PPbits absolute 0x4005BFC0;

 typedef struct tagGPIO_PORTD_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTD_AHB_PCBITS;
sfr volatile typeGPIO_PORTD_AHB_PCBITS GPIO_PORTD_AHB_PCbits absolute 0x4005BFC4;

 typedef struct tagGPIO_PORTE_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTE_AHB_IMBITS;
sfr volatile typeGPIO_PORTE_AHB_IMBITS GPIO_PORTE_AHB_IMbits absolute 0x4005C410;

 typedef struct tagGPIO_PORTE_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTE_AHB_RISBITS;
sfr volatile typeGPIO_PORTE_AHB_RISBITS GPIO_PORTE_AHB_RISbits absolute 0x4005C414;

 typedef struct tagGPIO_PORTE_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTE_AHB_MISBITS;
sfr volatile typeGPIO_PORTE_AHB_MISBITS GPIO_PORTE_AHB_MISbits absolute 0x4005C418;

 typedef struct tagGPIO_PORTE_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTE_AHB_ICRBITS;
sfr volatile typeGPIO_PORTE_AHB_ICRBITS GPIO_PORTE_AHB_ICRbits absolute 0x4005C41C;

 typedef struct tagGPIO_PORTE_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTE_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTE_AHB_LOCKBITS GPIO_PORTE_AHB_LOCKbits absolute 0x4005C520;

 typedef struct tagGPIO_PORTE_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTE_AHB_SIBITS;
sfr volatile typeGPIO_PORTE_AHB_SIBITS GPIO_PORTE_AHB_SIbits absolute 0x4005C538;

 typedef struct tagGPIO_PORTE_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTE_AHB_DR12RBITS GPIO_PORTE_AHB_DR12Rbits absolute 0x4005C53C;

 typedef struct tagGPIO_PORTE_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTE_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTE_AHB_WAKEPENBITS GPIO_PORTE_AHB_WAKEPENbits absolute 0x4005C540;

 typedef struct tagGPIO_PORTE_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTE_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTE_AHB_WAKELVLBITS GPIO_PORTE_AHB_WAKELVLbits absolute 0x4005C544;

 typedef struct tagGPIO_PORTE_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTE_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTE_AHB_WAKESTATBITS GPIO_PORTE_AHB_WAKESTATbits absolute 0x4005C548;

 typedef struct tagGPIO_PORTE_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTE_AHB_PPBITS;
sfr volatile typeGPIO_PORTE_AHB_PPBITS GPIO_PORTE_AHB_PPbits absolute 0x4005CFC0;

 typedef struct tagGPIO_PORTE_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTE_AHB_PCBITS;
sfr volatile typeGPIO_PORTE_AHB_PCBITS GPIO_PORTE_AHB_PCbits absolute 0x4005CFC4;

 typedef struct tagGPIO_PORTF_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTF_AHB_IMBITS;
sfr volatile typeGPIO_PORTF_AHB_IMBITS GPIO_PORTF_AHB_IMbits absolute 0x4005D410;

 typedef struct tagGPIO_PORTF_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTF_AHB_RISBITS;
sfr volatile typeGPIO_PORTF_AHB_RISBITS GPIO_PORTF_AHB_RISbits absolute 0x4005D414;

 typedef struct tagGPIO_PORTF_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTF_AHB_MISBITS;
sfr volatile typeGPIO_PORTF_AHB_MISBITS GPIO_PORTF_AHB_MISbits absolute 0x4005D418;

 typedef struct tagGPIO_PORTF_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTF_AHB_ICRBITS;
sfr volatile typeGPIO_PORTF_AHB_ICRBITS GPIO_PORTF_AHB_ICRbits absolute 0x4005D41C;

 typedef struct tagGPIO_PORTF_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTF_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTF_AHB_LOCKBITS GPIO_PORTF_AHB_LOCKbits absolute 0x4005D520;

 typedef struct tagGPIO_PORTF_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTF_AHB_SIBITS;
sfr volatile typeGPIO_PORTF_AHB_SIBITS GPIO_PORTF_AHB_SIbits absolute 0x4005D538;

 typedef struct tagGPIO_PORTF_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTF_AHB_DR12RBITS GPIO_PORTF_AHB_DR12Rbits absolute 0x4005D53C;

 typedef struct tagGPIO_PORTF_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTF_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTF_AHB_WAKEPENBITS GPIO_PORTF_AHB_WAKEPENbits absolute 0x4005D540;

 typedef struct tagGPIO_PORTF_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTF_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTF_AHB_WAKELVLBITS GPIO_PORTF_AHB_WAKELVLbits absolute 0x4005D544;

 typedef struct tagGPIO_PORTF_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTF_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTF_AHB_WAKESTATBITS GPIO_PORTF_AHB_WAKESTATbits absolute 0x4005D548;

 typedef struct tagGPIO_PORTF_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTF_AHB_PPBITS;
sfr volatile typeGPIO_PORTF_AHB_PPBITS GPIO_PORTF_AHB_PPbits absolute 0x4005DFC0;

 typedef struct tagGPIO_PORTF_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTF_AHB_PCBITS;
sfr volatile typeGPIO_PORTF_AHB_PCBITS GPIO_PORTF_AHB_PCbits absolute 0x4005DFC4;

 typedef struct tagGPIO_PORTG_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTG_AHB_IMBITS;
sfr volatile typeGPIO_PORTG_AHB_IMBITS GPIO_PORTG_AHB_IMbits absolute 0x4005E410;

 typedef struct tagGPIO_PORTG_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTG_AHB_RISBITS;
sfr volatile typeGPIO_PORTG_AHB_RISBITS GPIO_PORTG_AHB_RISbits absolute 0x4005E414;

 typedef struct tagGPIO_PORTG_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTG_AHB_MISBITS;
sfr volatile typeGPIO_PORTG_AHB_MISBITS GPIO_PORTG_AHB_MISbits absolute 0x4005E418;

 typedef struct tagGPIO_PORTG_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTG_AHB_ICRBITS;
sfr volatile typeGPIO_PORTG_AHB_ICRBITS GPIO_PORTG_AHB_ICRbits absolute 0x4005E41C;

 typedef struct tagGPIO_PORTG_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTG_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTG_AHB_LOCKBITS GPIO_PORTG_AHB_LOCKbits absolute 0x4005E520;

 typedef struct tagGPIO_PORTG_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTG_AHB_SIBITS;
sfr volatile typeGPIO_PORTG_AHB_SIBITS GPIO_PORTG_AHB_SIbits absolute 0x4005E538;

 typedef struct tagGPIO_PORTG_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTG_AHB_DR12RBITS GPIO_PORTG_AHB_DR12Rbits absolute 0x4005E53C;

 typedef struct tagGPIO_PORTG_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTG_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTG_AHB_WAKEPENBITS GPIO_PORTG_AHB_WAKEPENbits absolute 0x4005E540;

 typedef struct tagGPIO_PORTG_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTG_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTG_AHB_WAKELVLBITS GPIO_PORTG_AHB_WAKELVLbits absolute 0x4005E544;

 typedef struct tagGPIO_PORTG_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTG_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTG_AHB_WAKESTATBITS GPIO_PORTG_AHB_WAKESTATbits absolute 0x4005E548;

 typedef struct tagGPIO_PORTG_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTG_AHB_PPBITS;
sfr volatile typeGPIO_PORTG_AHB_PPBITS GPIO_PORTG_AHB_PPbits absolute 0x4005EFC0;

 typedef struct tagGPIO_PORTG_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTG_AHB_PCBITS;
sfr volatile typeGPIO_PORTG_AHB_PCBITS GPIO_PORTG_AHB_PCbits absolute 0x4005EFC4;

 typedef struct tagGPIO_PORTH_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTH_AHB_IMBITS;
sfr volatile typeGPIO_PORTH_AHB_IMBITS GPIO_PORTH_AHB_IMbits absolute 0x4005F410;

 typedef struct tagGPIO_PORTH_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTH_AHB_RISBITS;
sfr volatile typeGPIO_PORTH_AHB_RISBITS GPIO_PORTH_AHB_RISbits absolute 0x4005F414;

 typedef struct tagGPIO_PORTH_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTH_AHB_MISBITS;
sfr volatile typeGPIO_PORTH_AHB_MISBITS GPIO_PORTH_AHB_MISbits absolute 0x4005F418;

 typedef struct tagGPIO_PORTH_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTH_AHB_ICRBITS;
sfr volatile typeGPIO_PORTH_AHB_ICRBITS GPIO_PORTH_AHB_ICRbits absolute 0x4005F41C;

 typedef struct tagGPIO_PORTH_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTH_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTH_AHB_LOCKBITS GPIO_PORTH_AHB_LOCKbits absolute 0x4005F520;

 typedef struct tagGPIO_PORTH_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTH_AHB_SIBITS;
sfr volatile typeGPIO_PORTH_AHB_SIBITS GPIO_PORTH_AHB_SIbits absolute 0x4005F538;

 typedef struct tagGPIO_PORTH_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTH_AHB_DR12RBITS GPIO_PORTH_AHB_DR12Rbits absolute 0x4005F53C;

 typedef struct tagGPIO_PORTH_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTH_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTH_AHB_WAKEPENBITS GPIO_PORTH_AHB_WAKEPENbits absolute 0x4005F540;

 typedef struct tagGPIO_PORTH_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTH_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTH_AHB_WAKELVLBITS GPIO_PORTH_AHB_WAKELVLbits absolute 0x4005F544;

 typedef struct tagGPIO_PORTH_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTH_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTH_AHB_WAKESTATBITS GPIO_PORTH_AHB_WAKESTATbits absolute 0x4005F548;

 typedef struct tagGPIO_PORTH_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTH_AHB_PPBITS;
sfr volatile typeGPIO_PORTH_AHB_PPBITS GPIO_PORTH_AHB_PPbits absolute 0x4005FFC0;

 typedef struct tagGPIO_PORTH_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTH_AHB_PCBITS;
sfr volatile typeGPIO_PORTH_AHB_PCBITS GPIO_PORTH_AHB_PCbits absolute 0x4005FFC4;

 typedef struct tagGPIO_PORTJ_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTJ_AHB_IMBITS;
sfr volatile typeGPIO_PORTJ_AHB_IMBITS GPIO_PORTJ_AHB_IMbits absolute 0x40060410;

 typedef struct tagGPIO_PORTJ_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTJ_AHB_RISBITS;
sfr volatile typeGPIO_PORTJ_AHB_RISBITS GPIO_PORTJ_AHB_RISbits absolute 0x40060414;

 typedef struct tagGPIO_PORTJ_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTJ_AHB_MISBITS;
sfr volatile typeGPIO_PORTJ_AHB_MISBITS GPIO_PORTJ_AHB_MISbits absolute 0x40060418;

 typedef struct tagGPIO_PORTJ_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTJ_AHB_ICRBITS;
sfr volatile typeGPIO_PORTJ_AHB_ICRBITS GPIO_PORTJ_AHB_ICRbits absolute 0x4006041C;

 typedef struct tagGPIO_PORTJ_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTJ_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTJ_AHB_LOCKBITS GPIO_PORTJ_AHB_LOCKbits absolute 0x40060520;

 typedef struct tagGPIO_PORTJ_AHB_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTJ_AHB_SIBITS;
sfr volatile typeGPIO_PORTJ_AHB_SIBITS GPIO_PORTJ_AHB_SIbits absolute 0x40060538;

 typedef struct tagGPIO_PORTJ_AHB_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_AHB_DR12RBITS;
sfr volatile typeGPIO_PORTJ_AHB_DR12RBITS GPIO_PORTJ_AHB_DR12Rbits absolute 0x4006053C;

 typedef struct tagGPIO_PORTJ_AHB_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTJ_AHB_WAKEPENBITS;
sfr volatile typeGPIO_PORTJ_AHB_WAKEPENBITS GPIO_PORTJ_AHB_WAKEPENbits absolute 0x40060540;

 typedef struct tagGPIO_PORTJ_AHB_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTJ_AHB_WAKELVLBITS;
sfr volatile typeGPIO_PORTJ_AHB_WAKELVLBITS GPIO_PORTJ_AHB_WAKELVLbits absolute 0x40060544;

 typedef struct tagGPIO_PORTJ_AHB_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTJ_AHB_WAKESTATBITS;
sfr volatile typeGPIO_PORTJ_AHB_WAKESTATBITS GPIO_PORTJ_AHB_WAKESTATbits absolute 0x40060548;

 typedef struct tagGPIO_PORTJ_AHB_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTJ_AHB_PPBITS;
sfr volatile typeGPIO_PORTJ_AHB_PPBITS GPIO_PORTJ_AHB_PPbits absolute 0x40060FC0;

 typedef struct tagGPIO_PORTJ_AHB_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTJ_AHB_PCBITS;
sfr volatile typeGPIO_PORTJ_AHB_PCBITS GPIO_PORTJ_AHB_PCbits absolute 0x40060FC4;

 typedef struct tagGPIO_PORTK_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTK_IMBITS;
sfr volatile typeGPIO_PORTK_IMBITS GPIO_PORTK_IMbits absolute 0x40061410;

 typedef struct tagGPIO_PORTK_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTK_RISBITS;
sfr volatile typeGPIO_PORTK_RISBITS GPIO_PORTK_RISbits absolute 0x40061414;

 typedef struct tagGPIO_PORTK_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTK_MISBITS;
sfr volatile typeGPIO_PORTK_MISBITS GPIO_PORTK_MISbits absolute 0x40061418;

 typedef struct tagGPIO_PORTK_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTK_ICRBITS;
sfr volatile typeGPIO_PORTK_ICRBITS GPIO_PORTK_ICRbits absolute 0x4006141C;

 typedef struct tagGPIO_PORTK_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTK_LOCKBITS;
sfr volatile typeGPIO_PORTK_LOCKBITS GPIO_PORTK_LOCKbits absolute 0x40061520;

 typedef struct tagGPIO_PORTK_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTK_SIBITS;
sfr volatile typeGPIO_PORTK_SIBITS GPIO_PORTK_SIbits absolute 0x40061538;

 typedef struct tagGPIO_PORTK_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTK_DR12RBITS;
sfr volatile typeGPIO_PORTK_DR12RBITS GPIO_PORTK_DR12Rbits absolute 0x4006153C;

 typedef struct tagGPIO_PORTK_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTK_WAKEPENBITS;
sfr volatile typeGPIO_PORTK_WAKEPENBITS GPIO_PORTK_WAKEPENbits absolute 0x40061540;

 typedef struct tagGPIO_PORTK_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTK_WAKELVLBITS;
sfr volatile typeGPIO_PORTK_WAKELVLBITS GPIO_PORTK_WAKELVLbits absolute 0x40061544;

 typedef struct tagGPIO_PORTK_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTK_WAKESTATBITS;
sfr volatile typeGPIO_PORTK_WAKESTATBITS GPIO_PORTK_WAKESTATbits absolute 0x40061548;

 typedef struct tagGPIO_PORTK_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTK_PPBITS;
sfr volatile typeGPIO_PORTK_PPBITS GPIO_PORTK_PPbits absolute 0x40061FC0;

 typedef struct tagGPIO_PORTK_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTK_PCBITS;
sfr volatile typeGPIO_PORTK_PCBITS GPIO_PORTK_PCbits absolute 0x40061FC4;

 typedef struct tagGPIO_PORTL_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTL_IMBITS;
sfr volatile typeGPIO_PORTL_IMBITS GPIO_PORTL_IMbits absolute 0x40062410;

 typedef struct tagGPIO_PORTL_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTL_RISBITS;
sfr volatile typeGPIO_PORTL_RISBITS GPIO_PORTL_RISbits absolute 0x40062414;

 typedef struct tagGPIO_PORTL_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTL_MISBITS;
sfr volatile typeGPIO_PORTL_MISBITS GPIO_PORTL_MISbits absolute 0x40062418;

 typedef struct tagGPIO_PORTL_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTL_ICRBITS;
sfr volatile typeGPIO_PORTL_ICRBITS GPIO_PORTL_ICRbits absolute 0x4006241C;

 typedef struct tagGPIO_PORTL_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTL_LOCKBITS;
sfr volatile typeGPIO_PORTL_LOCKBITS GPIO_PORTL_LOCKbits absolute 0x40062520;

 typedef struct tagGPIO_PORTL_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTL_SIBITS;
sfr volatile typeGPIO_PORTL_SIBITS GPIO_PORTL_SIbits absolute 0x40062538;

 typedef struct tagGPIO_PORTL_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTL_DR12RBITS;
sfr volatile typeGPIO_PORTL_DR12RBITS GPIO_PORTL_DR12Rbits absolute 0x4006253C;

 typedef struct tagGPIO_PORTL_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTL_WAKEPENBITS;
sfr volatile typeGPIO_PORTL_WAKEPENBITS GPIO_PORTL_WAKEPENbits absolute 0x40062540;

 typedef struct tagGPIO_PORTL_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTL_WAKELVLBITS;
sfr volatile typeGPIO_PORTL_WAKELVLBITS GPIO_PORTL_WAKELVLbits absolute 0x40062544;

 typedef struct tagGPIO_PORTL_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTL_WAKESTATBITS;
sfr volatile typeGPIO_PORTL_WAKESTATBITS GPIO_PORTL_WAKESTATbits absolute 0x40062548;

 typedef struct tagGPIO_PORTL_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTL_PPBITS;
sfr volatile typeGPIO_PORTL_PPBITS GPIO_PORTL_PPbits absolute 0x40062FC0;

 typedef struct tagGPIO_PORTL_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTL_PCBITS;
sfr volatile typeGPIO_PORTL_PCBITS GPIO_PORTL_PCbits absolute 0x40062FC4;

 typedef struct tagGPIO_PORTM_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTM_IMBITS;
sfr volatile typeGPIO_PORTM_IMBITS GPIO_PORTM_IMbits absolute 0x40063410;

 typedef struct tagGPIO_PORTM_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTM_RISBITS;
sfr volatile typeGPIO_PORTM_RISBITS GPIO_PORTM_RISbits absolute 0x40063414;

 typedef struct tagGPIO_PORTM_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTM_MISBITS;
sfr volatile typeGPIO_PORTM_MISBITS GPIO_PORTM_MISbits absolute 0x40063418;

 typedef struct tagGPIO_PORTM_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTM_ICRBITS;
sfr volatile typeGPIO_PORTM_ICRBITS GPIO_PORTM_ICRbits absolute 0x4006341C;

 typedef struct tagGPIO_PORTM_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTM_LOCKBITS;
sfr volatile typeGPIO_PORTM_LOCKBITS GPIO_PORTM_LOCKbits absolute 0x40063520;

 typedef struct tagGPIO_PORTM_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTM_SIBITS;
sfr volatile typeGPIO_PORTM_SIBITS GPIO_PORTM_SIbits absolute 0x40063538;

 typedef struct tagGPIO_PORTM_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTM_DR12RBITS;
sfr volatile typeGPIO_PORTM_DR12RBITS GPIO_PORTM_DR12Rbits absolute 0x4006353C;

 typedef struct tagGPIO_PORTM_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTM_WAKEPENBITS;
sfr volatile typeGPIO_PORTM_WAKEPENBITS GPIO_PORTM_WAKEPENbits absolute 0x40063540;

 typedef struct tagGPIO_PORTM_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTM_WAKELVLBITS;
sfr volatile typeGPIO_PORTM_WAKELVLBITS GPIO_PORTM_WAKELVLbits absolute 0x40063544;

 typedef struct tagGPIO_PORTM_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTM_WAKESTATBITS;
sfr volatile typeGPIO_PORTM_WAKESTATBITS GPIO_PORTM_WAKESTATbits absolute 0x40063548;

 typedef struct tagGPIO_PORTM_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTM_PPBITS;
sfr volatile typeGPIO_PORTM_PPBITS GPIO_PORTM_PPbits absolute 0x40063FC0;

 typedef struct tagGPIO_PORTM_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTM_PCBITS;
sfr volatile typeGPIO_PORTM_PCBITS GPIO_PORTM_PCbits absolute 0x40063FC4;

 typedef struct tagGPIO_PORTN_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTN_IMBITS;
sfr volatile typeGPIO_PORTN_IMBITS GPIO_PORTN_IMbits absolute 0x40064410;

 typedef struct tagGPIO_PORTN_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTN_RISBITS;
sfr volatile typeGPIO_PORTN_RISBITS GPIO_PORTN_RISbits absolute 0x40064414;

 typedef struct tagGPIO_PORTN_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTN_MISBITS;
sfr volatile typeGPIO_PORTN_MISBITS GPIO_PORTN_MISbits absolute 0x40064418;

 typedef struct tagGPIO_PORTN_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTN_ICRBITS;
sfr volatile typeGPIO_PORTN_ICRBITS GPIO_PORTN_ICRbits absolute 0x4006441C;

 typedef struct tagGPIO_PORTN_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTN_LOCKBITS;
sfr volatile typeGPIO_PORTN_LOCKBITS GPIO_PORTN_LOCKbits absolute 0x40064520;

 typedef struct tagGPIO_PORTN_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTN_SIBITS;
sfr volatile typeGPIO_PORTN_SIBITS GPIO_PORTN_SIbits absolute 0x40064538;

 typedef struct tagGPIO_PORTN_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTN_DR12RBITS;
sfr volatile typeGPIO_PORTN_DR12RBITS GPIO_PORTN_DR12Rbits absolute 0x4006453C;

 typedef struct tagGPIO_PORTN_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTN_WAKEPENBITS;
sfr volatile typeGPIO_PORTN_WAKEPENBITS GPIO_PORTN_WAKEPENbits absolute 0x40064540;

 typedef struct tagGPIO_PORTN_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTN_WAKELVLBITS;
sfr volatile typeGPIO_PORTN_WAKELVLBITS GPIO_PORTN_WAKELVLbits absolute 0x40064544;

 typedef struct tagGPIO_PORTN_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTN_WAKESTATBITS;
sfr volatile typeGPIO_PORTN_WAKESTATBITS GPIO_PORTN_WAKESTATbits absolute 0x40064548;

 typedef struct tagGPIO_PORTN_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTN_PPBITS;
sfr volatile typeGPIO_PORTN_PPBITS GPIO_PORTN_PPbits absolute 0x40064FC0;

 typedef struct tagGPIO_PORTN_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTN_PCBITS;
sfr volatile typeGPIO_PORTN_PCBITS GPIO_PORTN_PCbits absolute 0x40064FC4;

 typedef struct tagGPIO_PORTP_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTP_IMBITS;
sfr volatile typeGPIO_PORTP_IMBITS GPIO_PORTP_IMbits absolute 0x40065410;

 typedef struct tagGPIO_PORTP_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTP_RISBITS;
sfr volatile typeGPIO_PORTP_RISBITS GPIO_PORTP_RISbits absolute 0x40065414;

 typedef struct tagGPIO_PORTP_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTP_MISBITS;
sfr volatile typeGPIO_PORTP_MISBITS GPIO_PORTP_MISbits absolute 0x40065418;

 typedef struct tagGPIO_PORTP_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTP_ICRBITS;
sfr volatile typeGPIO_PORTP_ICRBITS GPIO_PORTP_ICRbits absolute 0x4006541C;

 typedef struct tagGPIO_PORTP_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTP_LOCKBITS;
sfr volatile typeGPIO_PORTP_LOCKBITS GPIO_PORTP_LOCKbits absolute 0x40065520;

 typedef struct tagGPIO_PORTP_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTP_SIBITS;
sfr volatile typeGPIO_PORTP_SIBITS GPIO_PORTP_SIbits absolute 0x40065538;

 typedef struct tagGPIO_PORTP_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTP_DR12RBITS;
sfr volatile typeGPIO_PORTP_DR12RBITS GPIO_PORTP_DR12Rbits absolute 0x4006553C;

 typedef struct tagGPIO_PORTP_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTP_WAKEPENBITS;
sfr volatile typeGPIO_PORTP_WAKEPENBITS GPIO_PORTP_WAKEPENbits absolute 0x40065540;

 typedef struct tagGPIO_PORTP_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTP_WAKELVLBITS;
sfr volatile typeGPIO_PORTP_WAKELVLBITS GPIO_PORTP_WAKELVLbits absolute 0x40065544;

 typedef struct tagGPIO_PORTP_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTP_WAKESTATBITS;
sfr volatile typeGPIO_PORTP_WAKESTATBITS GPIO_PORTP_WAKESTATbits absolute 0x40065548;

 typedef struct tagGPIO_PORTP_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTP_PPBITS;
sfr volatile typeGPIO_PORTP_PPBITS GPIO_PORTP_PPbits absolute 0x40065FC0;

 typedef struct tagGPIO_PORTP_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTP_PCBITS;
sfr volatile typeGPIO_PORTP_PCBITS GPIO_PORTP_PCbits absolute 0x40065FC4;

 typedef struct tagGPIO_PORTQ_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned GPIO_IM_DMAIME : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTQ_IMBITS;
sfr volatile typeGPIO_PORTQ_IMBITS GPIO_PORTQ_IMbits absolute 0x40066410;

 typedef struct tagGPIO_PORTQ_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned GPIO_RIS_DMARIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTQ_RISBITS;
sfr volatile typeGPIO_PORTQ_RISBITS GPIO_PORTQ_RISbits absolute 0x40066414;

 typedef struct tagGPIO_PORTQ_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned GPIO_MIS_DMAMIS : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTQ_MISBITS;
sfr volatile typeGPIO_PORTQ_MISBITS GPIO_PORTQ_MISbits absolute 0x40066418;

 typedef struct tagGPIO_PORTQ_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned GPIO_ICR_DMAIC : 1;
      unsigned : 23;
    };
  };
} typeGPIO_PORTQ_ICRBITS;
sfr volatile typeGPIO_PORTQ_ICRBITS GPIO_PORTQ_ICRbits absolute 0x4006641C;

 typedef struct tagGPIO_PORTQ_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTQ_LOCKBITS;
sfr volatile typeGPIO_PORTQ_LOCKBITS GPIO_PORTQ_LOCKbits absolute 0x40066520;

 typedef struct tagGPIO_PORTQ_SIBITS {
  union {
    struct {
      unsigned GPIO_SI_SUM : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTQ_SIBITS;
sfr volatile typeGPIO_PORTQ_SIBITS GPIO_PORTQ_SIbits absolute 0x40066538;

 typedef struct tagGPIO_PORTQ_DR12RBITS {
  union {
    struct {
      unsigned GPIO_DR12R_DRV12 : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTQ_DR12RBITS;
sfr volatile typeGPIO_PORTQ_DR12RBITS GPIO_PORTQ_DR12Rbits absolute 0x4006653C;

 typedef struct tagGPIO_PORTQ_WAKEPENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKEPEN_WAKEP4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTQ_WAKEPENBITS;
sfr volatile typeGPIO_PORTQ_WAKEPENBITS GPIO_PORTQ_WAKEPENbits absolute 0x40066540;

 typedef struct tagGPIO_PORTQ_WAKELVLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKELVL_WAKELVL4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTQ_WAKELVLBITS;
sfr volatile typeGPIO_PORTQ_WAKELVLBITS GPIO_PORTQ_WAKELVLbits absolute 0x40066544;

 typedef struct tagGPIO_PORTQ_WAKESTATBITS {
  union {
    struct {
      unsigned : 4;
      unsigned GPIO_WAKESTAT_STAT4 : 1;
      unsigned : 27;
    };
  };
} typeGPIO_PORTQ_WAKESTATBITS;
sfr volatile typeGPIO_PORTQ_WAKESTATBITS GPIO_PORTQ_WAKESTATbits absolute 0x40066548;

 typedef struct tagGPIO_PORTQ_PPBITS {
  union {
    struct {
      unsigned GPIO_PP_EDE : 1;
      unsigned : 31;
    };
  };
} typeGPIO_PORTQ_PPBITS;
sfr volatile typeGPIO_PORTQ_PPBITS GPIO_PORTQ_PPbits absolute 0x40066FC0;

 typedef struct tagGPIO_PORTQ_PCBITS {
  union {
    struct {
      unsigned GPIO_PC_EDM0 : 2;
      unsigned GPIO_PC_EDM1 : 2;
      unsigned GPIO_PC_EDM2 : 2;
      unsigned GPIO_PC_EDM3 : 2;
      unsigned GPIO_PC_EDM4 : 2;
      unsigned GPIO_PC_EDM5 : 2;
      unsigned GPIO_PC_EDM6 : 2;
      unsigned GPIO_PC_EDM7 : 2;
      unsigned : 16;
    };
  };
} typeGPIO_PORTQ_PCBITS;
sfr volatile typeGPIO_PORTQ_PCBITS GPIO_PORTQ_PCbits absolute 0x40066FC4;

 typedef struct tagEEPROM_EESIZEBITS {
  union {
    struct {
      unsigned EEPROM_EESIZE_WORDCNT : 16;
      unsigned EEPROM_EESIZE_BLKCNT : 11;
      unsigned : 5;
    };
  };
} typeEEPROM_EESIZEBITS;
sfr volatile typeEEPROM_EESIZEBITS EEPROM_EESIZEbits absolute 0x400AF000;

 typedef struct tagEEPROM_EEBLOCKBITS {
  union {
    struct {
      unsigned EEPROM_EEBLOCK_BLOCK : 16;
      unsigned : 16;
    };
  };
} typeEEPROM_EEBLOCKBITS;
sfr volatile typeEEPROM_EEBLOCKBITS EEPROM_EEBLOCKbits absolute 0x400AF004;

 typedef struct tagEEPROM_EEOFFSETBITS {
  union {
    struct {
      unsigned EEPROM_EEOFFSET_OFFSET : 4;
      unsigned : 28;
    };
  };
} typeEEPROM_EEOFFSETBITS;
sfr volatile typeEEPROM_EEOFFSETBITS EEPROM_EEOFFSETbits absolute 0x400AF008;

 typedef struct tagEEPROM_EERDWRBITS {
  union {
    struct {
      unsigned EEPROM_EERDWR_VALUE : 32;
    };
  };
} typeEEPROM_EERDWRBITS;
sfr volatile typeEEPROM_EERDWRBITS EEPROM_EERDWRbits absolute 0x400AF010;

 typedef struct tagEEPROM_EERDWRINCBITS {
  union {
    struct {
      unsigned EEPROM_EERDWRINC_VALUE : 32;
    };
  };
} typeEEPROM_EERDWRINCBITS;
sfr volatile typeEEPROM_EERDWRINCBITS EEPROM_EERDWRINCbits absolute 0x400AF014;

 typedef struct tagEEPROM_EEDONEBITS {
  union {
    struct {
      unsigned EEPROM_EEDONE_WORKING : 1;
      unsigned : 1;
      unsigned EEPROM_EEDONE_WKERASE : 1;
      unsigned EEPROM_EEDONE_WKCOPY : 1;
      unsigned EEPROM_EEDONE_NOPERM : 1;
      unsigned EEPROM_EEDONE_WRBUSY : 1;
      unsigned : 26;
    };
  };
} typeEEPROM_EEDONEBITS;
sfr volatile typeEEPROM_EEDONEBITS EEPROM_EEDONEbits absolute 0x400AF018;

 typedef struct tagEEPROM_EESUPPBITS {
  union {
    struct {
      unsigned : 2;
      unsigned EEPROM_EESUPP_ERETRY : 1;
      unsigned EEPROM_EESUPP_PRETRY : 1;
      unsigned : 28;
    };
  };
} typeEEPROM_EESUPPBITS;
sfr volatile typeEEPROM_EESUPPBITS EEPROM_EESUPPbits absolute 0x400AF01C;

 typedef struct tagEEPROM_EEUNLOCKBITS {
  union {
    struct {
      unsigned EEPROM_EEUNLOCK_UNLOCK : 32;
    };
  };
} typeEEPROM_EEUNLOCKBITS;
sfr volatile typeEEPROM_EEUNLOCKBITS EEPROM_EEUNLOCKbits absolute 0x400AF020;

 typedef struct tagEEPROM_EEPROTBITS {
  union {
    struct {
      unsigned EEPROM_EEPROT_PROT : 3;
      unsigned EEPROM_EEPROT_ACC : 1;
      unsigned : 28;
    };
  };
} typeEEPROM_EEPROTBITS;
sfr volatile typeEEPROM_EEPROTBITS EEPROM_EEPROTbits absolute 0x400AF030;

 typedef struct tagEEPROM_EEPASS0BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS0_PASS : 32;
    };
  };
} typeEEPROM_EEPASS0BITS;
sfr volatile typeEEPROM_EEPASS0BITS EEPROM_EEPASS0bits absolute 0x400AF034;

 typedef struct tagEEPROM_EEPASS1BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS1_PASS : 32;
    };
  };
} typeEEPROM_EEPASS1BITS;
sfr volatile typeEEPROM_EEPASS1BITS EEPROM_EEPASS1bits absolute 0x400AF038;

 typedef struct tagEEPROM_EEPASS2BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS2_PASS : 32;
    };
  };
} typeEEPROM_EEPASS2BITS;
sfr volatile typeEEPROM_EEPASS2BITS EEPROM_EEPASS2bits absolute 0x400AF03C;

 typedef struct tagEEPROM_EEINTBITS {
  union {
    struct {
      unsigned EEPROM_EEINT_INT : 1;
      unsigned : 31;
    };
  };
} typeEEPROM_EEINTBITS;
sfr volatile typeEEPROM_EEINTBITS EEPROM_EEINTbits absolute 0x400AF040;

 typedef struct tagEEPROM_EEHIDE0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned EEPROM_EEHIDE0_HN : 31;
    };
  };
} typeEEPROM_EEHIDE0BITS;
sfr volatile typeEEPROM_EEHIDE0BITS EEPROM_EEHIDE0bits absolute 0x400AF050;

 typedef struct tagEEPROM_EEHIDE1BITS {
  union {
    struct {
      unsigned EEPROM_EEHIDE1_HN : 32;
    };
  };
} typeEEPROM_EEHIDE1BITS;
sfr volatile typeEEPROM_EEHIDE1BITS EEPROM_EEHIDE1bits absolute 0x400AF054;

 typedef struct tagEEPROM_EEHIDE2BITS {
  union {
    struct {
      unsigned EEPROM_EEHIDE2_HN : 32;
    };
  };
} typeEEPROM_EEHIDE2BITS;
sfr volatile typeEEPROM_EEHIDE2BITS EEPROM_EEHIDE2bits absolute 0x400AF058;

 typedef struct tagEEPROM_EEDBGMEBITS {
  union {
    struct {
      unsigned EEPROM_EEDBGME_ME : 1;
      unsigned : 15;
      unsigned EEPROM_EEDBGME_KEY : 16;
    };
  };
} typeEEPROM_EEDBGMEBITS;
sfr volatile typeEEPROM_EEDBGMEBITS EEPROM_EEDBGMEbits absolute 0x400AF080;

 typedef struct tagEEPROM_PPBITS {
  union {
    struct {
      unsigned EEPROM_PP_SIZE : 16;
      unsigned : 16;
    };
  };
} typeEEPROM_PPBITS;
sfr volatile typeEEPROM_PPBITS EEPROM_PPbits absolute 0x400AFFC0;

 typedef struct tagI2C8_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C8_MSABITS;
sfr volatile typeI2C8_MSABITS I2C8_MSAbits absolute 0x400B8000;

 typedef struct tagI2C8_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C8_MCSBITS;
sfr volatile typeI2C8_MCSBITS I2C8_MCSbits absolute 0x400B8004;

 typedef struct tagI2C8_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C8_MDRBITS;
sfr volatile typeI2C8_MDRBITS I2C8_MDRbits absolute 0x400B8008;

 typedef struct tagI2C8_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C8_MTPRBITS;
sfr volatile typeI2C8_MTPRBITS I2C8_MTPRbits absolute 0x400B800C;

 typedef struct tagI2C8_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C8_MIMRBITS;
sfr volatile typeI2C8_MIMRBITS I2C8_MIMRbits absolute 0x400B8010;

 typedef struct tagI2C8_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C8_MRISBITS;
sfr volatile typeI2C8_MRISBITS I2C8_MRISbits absolute 0x400B8014;

 typedef struct tagI2C8_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C8_MMISBITS;
sfr volatile typeI2C8_MMISBITS I2C8_MMISbits absolute 0x400B8018;

 typedef struct tagI2C8_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C8_MICRBITS;
sfr volatile typeI2C8_MICRBITS I2C8_MICRbits absolute 0x400B801C;

 typedef struct tagI2C8_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C8_MCRBITS;
sfr volatile typeI2C8_MCRBITS I2C8_MCRbits absolute 0x400B8020;

 typedef struct tagI2C8_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C8_MCLKOCNTBITS;
sfr volatile typeI2C8_MCLKOCNTBITS I2C8_MCLKOCNTbits absolute 0x400B8024;

 typedef struct tagI2C8_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C8_MBMONBITS;
sfr volatile typeI2C8_MBMONBITS I2C8_MBMONbits absolute 0x400B802C;

 typedef struct tagI2C8_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C8_MBLENBITS;
sfr volatile typeI2C8_MBLENBITS I2C8_MBLENbits absolute 0x400B8030;

 typedef struct tagI2C8_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C8_MBCNTBITS;
sfr volatile typeI2C8_MBCNTBITS I2C8_MBCNTbits absolute 0x400B8034;

 typedef struct tagI2C8_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C8_SOARBITS;
sfr volatile typeI2C8_SOARBITS I2C8_SOARbits absolute 0x400B8800;

 typedef struct tagI2C8_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C8_SCSRBITS;
sfr volatile typeI2C8_SCSRBITS I2C8_SCSRbits absolute 0x400B8804;

 typedef struct tagI2C8_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C8_SDRBITS;
sfr volatile typeI2C8_SDRBITS I2C8_SDRbits absolute 0x400B8808;

 typedef struct tagI2C8_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C8_SIMRBITS;
sfr volatile typeI2C8_SIMRBITS I2C8_SIMRbits absolute 0x400B880C;

 typedef struct tagI2C8_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C8_SRISBITS;
sfr volatile typeI2C8_SRISBITS I2C8_SRISbits absolute 0x400B8810;

 typedef struct tagI2C8_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C8_SMISBITS;
sfr volatile typeI2C8_SMISBITS I2C8_SMISbits absolute 0x400B8814;

 typedef struct tagI2C8_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C8_SICRBITS;
sfr volatile typeI2C8_SICRBITS I2C8_SICRbits absolute 0x400B8818;

 typedef struct tagI2C8_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C8_SOAR2BITS;
sfr volatile typeI2C8_SOAR2BITS I2C8_SOAR2bits absolute 0x400B881C;

 typedef struct tagI2C8_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C8_SACKCTLBITS;
sfr volatile typeI2C8_SACKCTLBITS I2C8_SACKCTLbits absolute 0x400B8820;

 typedef struct tagI2C8_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C8_FIFODATABITS;
sfr volatile typeI2C8_FIFODATABITS I2C8_FIFODATAbits absolute 0x400B8F00;

 typedef struct tagI2C8_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C8_FIFOCTLBITS;
sfr volatile typeI2C8_FIFOCTLBITS I2C8_FIFOCTLbits absolute 0x400B8F04;

 typedef struct tagI2C8_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C8_FIFOSTATUSBITS;
sfr volatile typeI2C8_FIFOSTATUSBITS I2C8_FIFOSTATUSbits absolute 0x400B8F08;

 typedef struct tagI2C8_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C8_PPBITS;
sfr volatile typeI2C8_PPBITS I2C8_PPbits absolute 0x400B8FC0;

 typedef struct tagI2C8_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C8_PCBITS;
sfr volatile typeI2C8_PCBITS I2C8_PCbits absolute 0x400B8FC4;

 typedef struct tagI2C9_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C9_MSABITS;
sfr volatile typeI2C9_MSABITS I2C9_MSAbits absolute 0x400B9000;

 typedef struct tagI2C9_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C9_MCSBITS;
sfr volatile typeI2C9_MCSBITS I2C9_MCSbits absolute 0x400B9004;

 typedef struct tagI2C9_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C9_MDRBITS;
sfr volatile typeI2C9_MDRBITS I2C9_MDRbits absolute 0x400B9008;

 typedef struct tagI2C9_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C9_MTPRBITS;
sfr volatile typeI2C9_MTPRBITS I2C9_MTPRbits absolute 0x400B900C;

 typedef struct tagI2C9_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C9_MIMRBITS;
sfr volatile typeI2C9_MIMRBITS I2C9_MIMRbits absolute 0x400B9010;

 typedef struct tagI2C9_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C9_MRISBITS;
sfr volatile typeI2C9_MRISBITS I2C9_MRISbits absolute 0x400B9014;

 typedef struct tagI2C9_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C9_MMISBITS;
sfr volatile typeI2C9_MMISBITS I2C9_MMISbits absolute 0x400B9018;

 typedef struct tagI2C9_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C9_MICRBITS;
sfr volatile typeI2C9_MICRBITS I2C9_MICRbits absolute 0x400B901C;

 typedef struct tagI2C9_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C9_MCRBITS;
sfr volatile typeI2C9_MCRBITS I2C9_MCRbits absolute 0x400B9020;

 typedef struct tagI2C9_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C9_MCLKOCNTBITS;
sfr volatile typeI2C9_MCLKOCNTBITS I2C9_MCLKOCNTbits absolute 0x400B9024;

 typedef struct tagI2C9_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C9_MBMONBITS;
sfr volatile typeI2C9_MBMONBITS I2C9_MBMONbits absolute 0x400B902C;

 typedef struct tagI2C9_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C9_MBLENBITS;
sfr volatile typeI2C9_MBLENBITS I2C9_MBLENbits absolute 0x400B9030;

 typedef struct tagI2C9_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C9_MBCNTBITS;
sfr volatile typeI2C9_MBCNTBITS I2C9_MBCNTbits absolute 0x400B9034;

 typedef struct tagI2C9_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C9_SOARBITS;
sfr volatile typeI2C9_SOARBITS I2C9_SOARbits absolute 0x400B9800;

 typedef struct tagI2C9_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C9_SCSRBITS;
sfr volatile typeI2C9_SCSRBITS I2C9_SCSRbits absolute 0x400B9804;

 typedef struct tagI2C9_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C9_SDRBITS;
sfr volatile typeI2C9_SDRBITS I2C9_SDRbits absolute 0x400B9808;

 typedef struct tagI2C9_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C9_SIMRBITS;
sfr volatile typeI2C9_SIMRBITS I2C9_SIMRbits absolute 0x400B980C;

 typedef struct tagI2C9_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C9_SRISBITS;
sfr volatile typeI2C9_SRISBITS I2C9_SRISbits absolute 0x400B9810;

 typedef struct tagI2C9_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C9_SMISBITS;
sfr volatile typeI2C9_SMISBITS I2C9_SMISbits absolute 0x400B9814;

 typedef struct tagI2C9_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C9_SICRBITS;
sfr volatile typeI2C9_SICRBITS I2C9_SICRbits absolute 0x400B9818;

 typedef struct tagI2C9_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C9_SOAR2BITS;
sfr volatile typeI2C9_SOAR2BITS I2C9_SOAR2bits absolute 0x400B981C;

 typedef struct tagI2C9_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C9_SACKCTLBITS;
sfr volatile typeI2C9_SACKCTLBITS I2C9_SACKCTLbits absolute 0x400B9820;

 typedef struct tagI2C9_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C9_FIFODATABITS;
sfr volatile typeI2C9_FIFODATABITS I2C9_FIFODATAbits absolute 0x400B9F00;

 typedef struct tagI2C9_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C9_FIFOCTLBITS;
sfr volatile typeI2C9_FIFOCTLBITS I2C9_FIFOCTLbits absolute 0x400B9F04;

 typedef struct tagI2C9_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C9_FIFOSTATUSBITS;
sfr volatile typeI2C9_FIFOSTATUSBITS I2C9_FIFOSTATUSbits absolute 0x400B9F08;

 typedef struct tagI2C9_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C9_PPBITS;
sfr volatile typeI2C9_PPBITS I2C9_PPbits absolute 0x400B9FC0;

 typedef struct tagI2C9_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C9_PCBITS;
sfr volatile typeI2C9_PCBITS I2C9_PCbits absolute 0x400B9FC4;

 typedef struct tagI2C4_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C4_MSABITS;
sfr volatile typeI2C4_MSABITS I2C4_MSAbits absolute 0x400C0000;

 typedef struct tagI2C4_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C4_MCSBITS;
sfr volatile typeI2C4_MCSBITS I2C4_MCSbits absolute 0x400C0004;

 typedef struct tagI2C4_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MDRBITS;
sfr volatile typeI2C4_MDRBITS I2C4_MDRbits absolute 0x400C0008;

 typedef struct tagI2C4_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C4_MTPRBITS;
sfr volatile typeI2C4_MTPRBITS I2C4_MTPRbits absolute 0x400C000C;

 typedef struct tagI2C4_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C4_MIMRBITS;
sfr volatile typeI2C4_MIMRBITS I2C4_MIMRbits absolute 0x400C0010;

 typedef struct tagI2C4_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C4_MRISBITS;
sfr volatile typeI2C4_MRISBITS I2C4_MRISbits absolute 0x400C0014;

 typedef struct tagI2C4_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C4_MMISBITS;
sfr volatile typeI2C4_MMISBITS I2C4_MMISbits absolute 0x400C0018;

 typedef struct tagI2C4_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C4_MICRBITS;
sfr volatile typeI2C4_MICRBITS I2C4_MICRbits absolute 0x400C001C;

 typedef struct tagI2C4_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C4_MCRBITS;
sfr volatile typeI2C4_MCRBITS I2C4_MCRbits absolute 0x400C0020;

 typedef struct tagI2C4_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MCLKOCNTBITS;
sfr volatile typeI2C4_MCLKOCNTBITS I2C4_MCLKOCNTbits absolute 0x400C0024;

 typedef struct tagI2C4_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MBMONBITS;
sfr volatile typeI2C4_MBMONBITS I2C4_MBMONbits absolute 0x400C002C;

 typedef struct tagI2C4_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MBLENBITS;
sfr volatile typeI2C4_MBLENBITS I2C4_MBLENbits absolute 0x400C0030;

 typedef struct tagI2C4_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MBCNTBITS;
sfr volatile typeI2C4_MBCNTBITS I2C4_MBCNTbits absolute 0x400C0034;

 typedef struct tagI2C4_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C4_SOARBITS;
sfr volatile typeI2C4_SOARBITS I2C4_SOARbits absolute 0x400C0800;

 typedef struct tagI2C4_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C4_SCSRBITS;
sfr volatile typeI2C4_SCSRBITS I2C4_SCSRbits absolute 0x400C0804;

 typedef struct tagI2C4_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C4_SDRBITS;
sfr volatile typeI2C4_SDRBITS I2C4_SDRbits absolute 0x400C0808;

 typedef struct tagI2C4_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C4_SIMRBITS;
sfr volatile typeI2C4_SIMRBITS I2C4_SIMRbits absolute 0x400C080C;

 typedef struct tagI2C4_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C4_SRISBITS;
sfr volatile typeI2C4_SRISBITS I2C4_SRISbits absolute 0x400C0810;

 typedef struct tagI2C4_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C4_SMISBITS;
sfr volatile typeI2C4_SMISBITS I2C4_SMISbits absolute 0x400C0814;

 typedef struct tagI2C4_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C4_SICRBITS;
sfr volatile typeI2C4_SICRBITS I2C4_SICRbits absolute 0x400C0818;

 typedef struct tagI2C4_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C4_SOAR2BITS;
sfr volatile typeI2C4_SOAR2BITS I2C4_SOAR2bits absolute 0x400C081C;

 typedef struct tagI2C4_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C4_SACKCTLBITS;
sfr volatile typeI2C4_SACKCTLBITS I2C4_SACKCTLbits absolute 0x400C0820;

 typedef struct tagI2C4_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C4_FIFODATABITS;
sfr volatile typeI2C4_FIFODATABITS I2C4_FIFODATAbits absolute 0x400C0F00;

 typedef struct tagI2C4_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C4_FIFOCTLBITS;
sfr volatile typeI2C4_FIFOCTLBITS I2C4_FIFOCTLbits absolute 0x400C0F04;

 typedef struct tagI2C4_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C4_FIFOSTATUSBITS;
sfr volatile typeI2C4_FIFOSTATUSBITS I2C4_FIFOSTATUSbits absolute 0x400C0F08;

 typedef struct tagI2C4_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C4_PPBITS;
sfr volatile typeI2C4_PPBITS I2C4_PPbits absolute 0x400C0FC0;

 typedef struct tagI2C4_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C4_PCBITS;
sfr volatile typeI2C4_PCBITS I2C4_PCbits absolute 0x400C0FC4;

 typedef struct tagI2C5_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C5_MSABITS;
sfr volatile typeI2C5_MSABITS I2C5_MSAbits absolute 0x400C1000;

 typedef struct tagI2C5_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C5_MCSBITS;
sfr volatile typeI2C5_MCSBITS I2C5_MCSbits absolute 0x400C1004;

 typedef struct tagI2C5_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MDRBITS;
sfr volatile typeI2C5_MDRBITS I2C5_MDRbits absolute 0x400C1008;

 typedef struct tagI2C5_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C5_MTPRBITS;
sfr volatile typeI2C5_MTPRBITS I2C5_MTPRbits absolute 0x400C100C;

 typedef struct tagI2C5_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C5_MIMRBITS;
sfr volatile typeI2C5_MIMRBITS I2C5_MIMRbits absolute 0x400C1010;

 typedef struct tagI2C5_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C5_MRISBITS;
sfr volatile typeI2C5_MRISBITS I2C5_MRISbits absolute 0x400C1014;

 typedef struct tagI2C5_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C5_MMISBITS;
sfr volatile typeI2C5_MMISBITS I2C5_MMISbits absolute 0x400C1018;

 typedef struct tagI2C5_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C5_MICRBITS;
sfr volatile typeI2C5_MICRBITS I2C5_MICRbits absolute 0x400C101C;

 typedef struct tagI2C5_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C5_MCRBITS;
sfr volatile typeI2C5_MCRBITS I2C5_MCRbits absolute 0x400C1020;

 typedef struct tagI2C5_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MCLKOCNTBITS;
sfr volatile typeI2C5_MCLKOCNTBITS I2C5_MCLKOCNTbits absolute 0x400C1024;

 typedef struct tagI2C5_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MBMONBITS;
sfr volatile typeI2C5_MBMONBITS I2C5_MBMONbits absolute 0x400C102C;

 typedef struct tagI2C5_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MBLENBITS;
sfr volatile typeI2C5_MBLENBITS I2C5_MBLENbits absolute 0x400C1030;

 typedef struct tagI2C5_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MBCNTBITS;
sfr volatile typeI2C5_MBCNTBITS I2C5_MBCNTbits absolute 0x400C1034;

 typedef struct tagI2C5_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C5_SOARBITS;
sfr volatile typeI2C5_SOARBITS I2C5_SOARbits absolute 0x400C1800;

 typedef struct tagI2C5_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C5_SCSRBITS;
sfr volatile typeI2C5_SCSRBITS I2C5_SCSRbits absolute 0x400C1804;

 typedef struct tagI2C5_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C5_SDRBITS;
sfr volatile typeI2C5_SDRBITS I2C5_SDRbits absolute 0x400C1808;

 typedef struct tagI2C5_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C5_SIMRBITS;
sfr volatile typeI2C5_SIMRBITS I2C5_SIMRbits absolute 0x400C180C;

 typedef struct tagI2C5_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C5_SRISBITS;
sfr volatile typeI2C5_SRISBITS I2C5_SRISbits absolute 0x400C1810;

 typedef struct tagI2C5_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C5_SMISBITS;
sfr volatile typeI2C5_SMISBITS I2C5_SMISbits absolute 0x400C1814;

 typedef struct tagI2C5_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C5_SICRBITS;
sfr volatile typeI2C5_SICRBITS I2C5_SICRbits absolute 0x400C1818;

 typedef struct tagI2C5_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C5_SOAR2BITS;
sfr volatile typeI2C5_SOAR2BITS I2C5_SOAR2bits absolute 0x400C181C;

 typedef struct tagI2C5_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C5_SACKCTLBITS;
sfr volatile typeI2C5_SACKCTLBITS I2C5_SACKCTLbits absolute 0x400C1820;

 typedef struct tagI2C5_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C5_FIFODATABITS;
sfr volatile typeI2C5_FIFODATABITS I2C5_FIFODATAbits absolute 0x400C1F00;

 typedef struct tagI2C5_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C5_FIFOCTLBITS;
sfr volatile typeI2C5_FIFOCTLBITS I2C5_FIFOCTLbits absolute 0x400C1F04;

 typedef struct tagI2C5_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C5_FIFOSTATUSBITS;
sfr volatile typeI2C5_FIFOSTATUSBITS I2C5_FIFOSTATUSbits absolute 0x400C1F08;

 typedef struct tagI2C5_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C5_PPBITS;
sfr volatile typeI2C5_PPBITS I2C5_PPbits absolute 0x400C1FC0;

 typedef struct tagI2C5_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C5_PCBITS;
sfr volatile typeI2C5_PCBITS I2C5_PCbits absolute 0x400C1FC4;

 typedef struct tagI2C6_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C6_MSABITS;
sfr volatile typeI2C6_MSABITS I2C6_MSAbits absolute 0x400C2000;

 typedef struct tagI2C6_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C6_MCSBITS;
sfr volatile typeI2C6_MCSBITS I2C6_MCSbits absolute 0x400C2004;

 typedef struct tagI2C6_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C6_MDRBITS;
sfr volatile typeI2C6_MDRBITS I2C6_MDRbits absolute 0x400C2008;

 typedef struct tagI2C6_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C6_MTPRBITS;
sfr volatile typeI2C6_MTPRBITS I2C6_MTPRbits absolute 0x400C200C;

 typedef struct tagI2C6_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C6_MIMRBITS;
sfr volatile typeI2C6_MIMRBITS I2C6_MIMRbits absolute 0x400C2010;

 typedef struct tagI2C6_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C6_MRISBITS;
sfr volatile typeI2C6_MRISBITS I2C6_MRISbits absolute 0x400C2014;

 typedef struct tagI2C6_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C6_MMISBITS;
sfr volatile typeI2C6_MMISBITS I2C6_MMISbits absolute 0x400C2018;

 typedef struct tagI2C6_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C6_MICRBITS;
sfr volatile typeI2C6_MICRBITS I2C6_MICRbits absolute 0x400C201C;

 typedef struct tagI2C6_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C6_MCRBITS;
sfr volatile typeI2C6_MCRBITS I2C6_MCRbits absolute 0x400C2020;

 typedef struct tagI2C6_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C6_MCLKOCNTBITS;
sfr volatile typeI2C6_MCLKOCNTBITS I2C6_MCLKOCNTbits absolute 0x400C2024;

 typedef struct tagI2C6_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C6_MBMONBITS;
sfr volatile typeI2C6_MBMONBITS I2C6_MBMONbits absolute 0x400C202C;

 typedef struct tagI2C6_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C6_MBLENBITS;
sfr volatile typeI2C6_MBLENBITS I2C6_MBLENbits absolute 0x400C2030;

 typedef struct tagI2C6_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C6_MBCNTBITS;
sfr volatile typeI2C6_MBCNTBITS I2C6_MBCNTbits absolute 0x400C2034;

 typedef struct tagI2C6_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C6_SOARBITS;
sfr volatile typeI2C6_SOARBITS I2C6_SOARbits absolute 0x400C2800;

 typedef struct tagI2C6_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C6_SCSRBITS;
sfr volatile typeI2C6_SCSRBITS I2C6_SCSRbits absolute 0x400C2804;

 typedef struct tagI2C6_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C6_SDRBITS;
sfr volatile typeI2C6_SDRBITS I2C6_SDRbits absolute 0x400C2808;

 typedef struct tagI2C6_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C6_SIMRBITS;
sfr volatile typeI2C6_SIMRBITS I2C6_SIMRbits absolute 0x400C280C;

 typedef struct tagI2C6_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C6_SRISBITS;
sfr volatile typeI2C6_SRISBITS I2C6_SRISbits absolute 0x400C2810;

 typedef struct tagI2C6_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C6_SMISBITS;
sfr volatile typeI2C6_SMISBITS I2C6_SMISbits absolute 0x400C2814;

 typedef struct tagI2C6_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C6_SICRBITS;
sfr volatile typeI2C6_SICRBITS I2C6_SICRbits absolute 0x400C2818;

 typedef struct tagI2C6_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C6_SOAR2BITS;
sfr volatile typeI2C6_SOAR2BITS I2C6_SOAR2bits absolute 0x400C281C;

 typedef struct tagI2C6_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C6_SACKCTLBITS;
sfr volatile typeI2C6_SACKCTLBITS I2C6_SACKCTLbits absolute 0x400C2820;

 typedef struct tagI2C6_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C6_FIFODATABITS;
sfr volatile typeI2C6_FIFODATABITS I2C6_FIFODATAbits absolute 0x400C2F00;

 typedef struct tagI2C6_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C6_FIFOCTLBITS;
sfr volatile typeI2C6_FIFOCTLBITS I2C6_FIFOCTLbits absolute 0x400C2F04;

 typedef struct tagI2C6_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C6_FIFOSTATUSBITS;
sfr volatile typeI2C6_FIFOSTATUSBITS I2C6_FIFOSTATUSbits absolute 0x400C2F08;

 typedef struct tagI2C6_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C6_PPBITS;
sfr volatile typeI2C6_PPBITS I2C6_PPbits absolute 0x400C2FC0;

 typedef struct tagI2C6_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C6_PCBITS;
sfr volatile typeI2C6_PCBITS I2C6_PCbits absolute 0x400C2FC4;

 typedef struct tagI2C7_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C7_MSABITS;
sfr volatile typeI2C7_MSABITS I2C7_MSAbits absolute 0x400C3000;

 typedef struct tagI2C7_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BURST : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 22;
      unsigned I2C_MCS_ACTDMATX : 1;
      unsigned I2C_MCS_ACTDMARX : 1;
    };
  };
} typeI2C7_MCSBITS;
sfr volatile typeI2C7_MCSBITS I2C7_MCSbits absolute 0x400C3004;

 typedef struct tagI2C7_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C7_MDRBITS;
sfr volatile typeI2C7_MDRBITS I2C7_MDRbits absolute 0x400C3008;

 typedef struct tagI2C7_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 8;
      unsigned I2C_MTPR_PULSEL : 3;
      unsigned : 13;
    };
  };
} typeI2C7_MTPRBITS;
sfr volatile typeI2C7_MTPRBITS I2C7_MTPRbits absolute 0x400C300C;

 typedef struct tagI2C7_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned I2C_MIMR_DMARXIM : 1;
      unsigned I2C_MIMR_DMATXIM : 1;
      unsigned I2C_MIMR_NACKIM : 1;
      unsigned I2C_MIMR_STARTIM : 1;
      unsigned I2C_MIMR_STOPIM : 1;
      unsigned I2C_MIMR_ARBLOSTIM : 1;
      unsigned I2C_MIMR_TXIM : 1;
      unsigned I2C_MIMR_RXIM : 1;
      unsigned I2C_MIMR_TXFEIM : 1;
      unsigned I2C_MIMR_RXFFIM : 1;
      unsigned : 20;
    };
  };
} typeI2C7_MIMRBITS;
sfr volatile typeI2C7_MIMRBITS I2C7_MIMRbits absolute 0x400C3010;

 typedef struct tagI2C7_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned I2C_MRIS_DMARXRIS : 1;
      unsigned I2C_MRIS_DMATXRIS : 1;
      unsigned I2C_MRIS_NACKRIS : 1;
      unsigned I2C_MRIS_STARTRIS : 1;
      unsigned I2C_MRIS_STOPRIS : 1;
      unsigned I2C_MRIS_ARBLOSTRIS : 1;
      unsigned I2C_MRIS_TXRIS : 1;
      unsigned I2C_MRIS_RXRIS : 1;
      unsigned I2C_MRIS_TXFERIS : 1;
      unsigned I2C_MRIS_RXFFRIS : 1;
      unsigned : 20;
    };
  };
} typeI2C7_MRISBITS;
sfr volatile typeI2C7_MRISBITS I2C7_MRISbits absolute 0x400C3014;

 typedef struct tagI2C7_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned I2C_MMIS_DMARXMIS : 1;
      unsigned I2C_MMIS_DMATXMIS : 1;
      unsigned I2C_MMIS_NACKMIS : 1;
      unsigned I2C_MMIS_STARTMIS : 1;
      unsigned I2C_MMIS_STOPMIS : 1;
      unsigned I2C_MMIS_ARBLOSTMIS : 1;
      unsigned I2C_MMIS_TXMIS : 1;
      unsigned I2C_MMIS_RXMIS : 1;
      unsigned I2C_MMIS_TXFEMIS : 1;
      unsigned I2C_MMIS_RXFFMIS : 1;
      unsigned : 20;
    };
  };
} typeI2C7_MMISBITS;
sfr volatile typeI2C7_MMISBITS I2C7_MMISbits absolute 0x400C3018;

 typedef struct tagI2C7_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned I2C_MICR_DMARXIC : 1;
      unsigned I2C_MICR_DMATXIC : 1;
      unsigned I2C_MICR_NACKIC : 1;
      unsigned I2C_MICR_STARTIC : 1;
      unsigned I2C_MICR_STOPIC : 1;
      unsigned I2C_MICR_ARBLOSTIC : 1;
      unsigned I2C_MICR_TXIC : 1;
      unsigned I2C_MICR_RXIC : 1;
      unsigned I2C_MICR_TXFEIC : 1;
      unsigned I2C_MICR_RXFFIC : 1;
      unsigned : 20;
    };
  };
} typeI2C7_MICRBITS;
sfr volatile typeI2C7_MICRBITS I2C7_MICRbits absolute 0x400C301C;

 typedef struct tagI2C7_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C7_MCRBITS;
sfr volatile typeI2C7_MCRBITS I2C7_MCRbits absolute 0x400C3020;

 typedef struct tagI2C7_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C7_MCLKOCNTBITS;
sfr volatile typeI2C7_MCLKOCNTBITS I2C7_MCLKOCNTbits absolute 0x400C3024;

 typedef struct tagI2C7_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C7_MBMONBITS;
sfr volatile typeI2C7_MBMONBITS I2C7_MBMONbits absolute 0x400C302C;

 typedef struct tagI2C7_MBLENBITS {
  union {
    struct {
      unsigned I2C_MBLEN_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C7_MBLENBITS;
sfr volatile typeI2C7_MBLENBITS I2C7_MBLENbits absolute 0x400C3030;

 typedef struct tagI2C7_MBCNTBITS {
  union {
    struct {
      unsigned I2C_MBCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C7_MBCNTBITS;
sfr volatile typeI2C7_MBCNTBITS I2C7_MBCNTbits absolute 0x400C3034;

 typedef struct tagI2C7_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C7_SOARBITS;
sfr volatile typeI2C7_SOARBITS I2C7_SOARbits absolute 0x400C3800;

 typedef struct tagI2C7_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned I2C_SCSR_TXFIFO : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned I2C_SCSR_QCMDST : 1;
      unsigned I2C_SCSR_QCMDRW : 1;
      unsigned : 24;
      unsigned I2C_SCSR_ACTDMATX : 1;
      unsigned I2C_SCSR_ACTDMARX : 1;
    };
  };
} typeI2C7_SCSRBITS;
sfr volatile typeI2C7_SCSRBITS I2C7_SCSRbits absolute 0x400C3804;

 typedef struct tagI2C7_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C7_SDRBITS;
sfr volatile typeI2C7_SDRBITS I2C7_SDRbits absolute 0x400C3808;

 typedef struct tagI2C7_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned I2C_SIMR_DMARXIM : 1;
      unsigned I2C_SIMR_DMATXIM : 1;
      unsigned I2C_SIMR_TXIM : 1;
      unsigned I2C_SIMR_RXIM : 1;
      unsigned I2C_SIMR_TXFEIM : 1;
      unsigned I2C_SIMR_RXFFIM : 1;
      unsigned : 23;
    };
  };
} typeI2C7_SIMRBITS;
sfr volatile typeI2C7_SIMRBITS I2C7_SIMRbits absolute 0x400C380C;

 typedef struct tagI2C7_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned I2C_SRIS_DMARXRIS : 1;
      unsigned I2C_SRIS_DMATXRIS : 1;
      unsigned I2C_SRIS_TXRIS : 1;
      unsigned I2C_SRIS_RXRIS : 1;
      unsigned I2C_SRIS_TXFERIS : 1;
      unsigned I2C_SRIS_RXFFRIS : 1;
      unsigned : 23;
    };
  };
} typeI2C7_SRISBITS;
sfr volatile typeI2C7_SRISBITS I2C7_SRISbits absolute 0x400C3810;

 typedef struct tagI2C7_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned I2C_SMIS_DMARXMIS : 1;
      unsigned I2C_SMIS_DMATXMIS : 1;
      unsigned I2C_SMIS_TXMIS : 1;
      unsigned I2C_SMIS_RXMIS : 1;
      unsigned I2C_SMIS_TXFEMIS : 1;
      unsigned I2C_SMIS_RXFFMIS : 1;
      unsigned : 23;
    };
  };
} typeI2C7_SMISBITS;
sfr volatile typeI2C7_SMISBITS I2C7_SMISbits absolute 0x400C3814;

 typedef struct tagI2C7_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned I2C_SICR_DMARXIC : 1;
      unsigned I2C_SICR_DMATXIC : 1;
      unsigned I2C_SICR_TXIC : 1;
      unsigned I2C_SICR_RXIC : 1;
      unsigned I2C_SICR_TXFEIC : 1;
      unsigned I2C_SICR_RXFFIC : 1;
      unsigned : 23;
    };
  };
} typeI2C7_SICRBITS;
sfr volatile typeI2C7_SICRBITS I2C7_SICRbits absolute 0x400C3818;

 typedef struct tagI2C7_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C7_SOAR2BITS;
sfr volatile typeI2C7_SOAR2BITS I2C7_SOAR2bits absolute 0x400C381C;

 typedef struct tagI2C7_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C7_SACKCTLBITS;
sfr volatile typeI2C7_SACKCTLBITS I2C7_SACKCTLbits absolute 0x400C3820;

 typedef struct tagI2C7_FIFODATABITS {
  union {
    struct {
      unsigned I2C_FIFODATA_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C7_FIFODATABITS;
sfr volatile typeI2C7_FIFODATABITS I2C7_FIFODATAbits absolute 0x400C3F00;

 typedef struct tagI2C7_FIFOCTLBITS {
  union {
    struct {
      unsigned I2C_FIFOCTL_TXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMATXENA : 1;
      unsigned I2C_FIFOCTL_TXFLUSH : 1;
      unsigned I2C_FIFOCTL_TXASGNMT : 1;
      unsigned I2C_FIFOCTL_RXTRIG : 3;
      unsigned : 10;
      unsigned I2C_FIFOCTL_DMARXENA : 1;
      unsigned I2C_FIFOCTL_RXFLUSH : 1;
      unsigned I2C_FIFOCTL_RXASGNMT : 1;
    };
  };
} typeI2C7_FIFOCTLBITS;
sfr volatile typeI2C7_FIFOCTLBITS I2C7_FIFOCTLbits absolute 0x400C3F04;

 typedef struct tagI2C7_FIFOSTATUSBITS {
  union {
    struct {
      unsigned I2C_FIFOSTATUS_TXFE : 1;
      unsigned I2C_FIFOSTATUS_TXFF : 1;
      unsigned I2C_FIFOSTATUS_TXBLWTRIG : 1;
      unsigned : 13;
      unsigned I2C_FIFOSTATUS_RXFE : 1;
      unsigned I2C_FIFOSTATUS_RXFF : 1;
      unsigned I2C_FIFOSTATUS_RXABVTRIG : 1;
      unsigned : 13;
    };
  };
} typeI2C7_FIFOSTATUSBITS;
sfr volatile typeI2C7_FIFOSTATUSBITS I2C7_FIFOSTATUSbits absolute 0x400C3F08;

 typedef struct tagI2C7_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C7_PPBITS;
sfr volatile typeI2C7_PPBITS I2C7_PPbits absolute 0x400C3FC0;

 typedef struct tagI2C7_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C7_PCBITS;
sfr volatile typeI2C7_PCBITS I2C7_PCbits absolute 0x400C3FC4;

 typedef struct tagEPI0_CFGBITS {
  union {
    struct {
      unsigned EPI_CFG_MODE : 4;
      unsigned EPI_CFG_BLKEN : 1;
      unsigned : 3;
      unsigned EPI_CFG_INTDIV : 1;
      unsigned : 23;
    };
  };
} typeEPI0_CFGBITS;
sfr volatile typeEPI0_CFGBITS EPI0_CFGbits absolute 0x400D0000;

 typedef struct tagEPI0_BAUDBITS {
  union {
    struct {
      unsigned EPI_BAUD_COUNT0 : 16;
      unsigned EPI_BAUD_COUNT1 : 16;
    };
  };
} typeEPI0_BAUDBITS;
sfr volatile typeEPI0_BAUDBITS EPI0_BAUDbits absolute 0x400D0004;

 typedef struct tagEPI0_BAUD2BITS {
  union {
    struct {
      unsigned EPI_BAUD2_COUNT0 : 16;
      unsigned EPI_BAUD2_COUNT1 : 16;
    };
  };
} typeEPI0_BAUD2BITS;
sfr volatile typeEPI0_BAUD2BITS EPI0_BAUD2bits absolute 0x400D0008;

 typedef struct tagEPI0_HB16CFGBITS {
  union {
    struct {
      unsigned EPI_HB16CFG_MODE : 2;
      unsigned EPI_HB16CFG_BSEL : 1;
      unsigned : 1;
      unsigned EPI_HB16CFG_RDWS : 2;
      unsigned EPI_HB16CFG_WRWS : 2;
      unsigned EPI_HB16CFG_MAXWAIT : 8;
      unsigned EPI_HB16CFG_BURST : 1;
      unsigned EPI_HB16CFG_RDCRE : 1;
      unsigned EPI_HB16CFG_WRCRE : 1;
      unsigned EPI_HB16CFG_ALEHIGH : 1;
      unsigned EPI_HB16CFG_RDHIGH : 1;
      unsigned EPI_HB16CFG_WRHIGH : 1;
      unsigned EPI_HB16CFG_XFEEN : 1;
      unsigned EPI_HB16CFG_XFFEN : 1;
      unsigned : 3;
      unsigned EPI_HB16CFG_IRDYINV : 1;
      unsigned EPI_HB16CFG_RDYEN : 1;
      unsigned EPI_HB16CFG_CLKINV : 1;
      unsigned EPI_HB16CFG_CLKGATEI : 1;
      unsigned EPI_HB16CFG_CLKGATE : 1;
    };
  };
} typeEPI0_HB16CFGBITS;
sfr volatile typeEPI0_HB16CFGBITS EPI0_HB16CFGbits absolute 0x400D0010;

 typedef struct tagEPI0_GPCFGBITS {
  union {
    struct {
      unsigned EPI_GPCFG_DSIZE : 2;
      unsigned : 2;
      unsigned EPI_GPCFG_ASIZE : 2;
      unsigned : 2;
      unsigned EPI_GPCFG_MAXWAIT : 8;
      unsigned : 3;
      unsigned EPI_GPCFG_WR2CYC : 1;
      unsigned : 2;
      unsigned EPI_GPCFG_FRMCNT : 4;
      unsigned EPI_GPCFG_FRM50 : 1;
      unsigned : 1;
      unsigned EPI_GPCFG_RDYEN : 1;
      unsigned : 1;
      unsigned EPI_GPCFG_CLKGATE : 1;
      unsigned EPI_GPCFG_CLKPIN : 1;
    };
  };
} typeEPI0_GPCFGBITS;
sfr volatile typeEPI0_GPCFGBITS EPI0_GPCFGbits absolute 0x400D0010;

 typedef struct tagEPI0_SDRAMCFGBITS {
  union {
    struct {
      unsigned EPI_SDRAMCFG_SIZE : 2;
      unsigned : 7;
      unsigned EPI_SDRAMCFG_SLEEP : 1;
      unsigned : 6;
      unsigned EPI_SDRAMCFG_RFSH : 11;
      unsigned : 3;
      unsigned EPI_SDRAMCFG_FREQ : 2;
    };
  };
} typeEPI0_SDRAMCFGBITS;
sfr volatile typeEPI0_SDRAMCFGBITS EPI0_SDRAMCFGbits absolute 0x400D0010;

 typedef struct tagEPI0_HB8CFGBITS {
  union {
    struct {
      unsigned EPI_HB8CFG_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB8CFG_RDWS : 2;
      unsigned EPI_HB8CFG_WRWS : 2;
      unsigned EPI_HB8CFG_MAXWAIT : 8;
      unsigned : 3;
      unsigned EPI_HB8CFG_ALEHIGH : 1;
      unsigned EPI_HB8CFG_RDHIGH : 1;
      unsigned EPI_HB8CFG_WRHIGH : 1;
      unsigned EPI_HB8CFG_XFEEN : 1;
      unsigned EPI_HB8CFG_XFFEN : 1;
      unsigned : 3;
      unsigned EPI_HB8CFG_IRDYINV : 1;
      unsigned EPI_HB8CFG_RDYEN : 1;
      unsigned EPI_HB8CFG_CLKINV : 1;
      unsigned EPI_HB8CFG_CLKGATEI : 1;
      unsigned EPI_HB8CFG_CLKGATE : 1;
    };
  };
} typeEPI0_HB8CFGBITS;
sfr volatile typeEPI0_HB8CFGBITS EPI0_HB8CFGbits absolute 0x400D0010;

 typedef struct tagEPI0_HB8CFG2BITS {
  union {
    struct {
      unsigned EPI_HB8CFG2_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB8CFG2_RDWS : 2;
      unsigned EPI_HB8CFG2_WRWS : 2;
      unsigned : 11;
      unsigned EPI_HB8CFG2_ALEHIGH : 1;
      unsigned EPI_HB8CFG2_RDHIGH : 1;
      unsigned EPI_HB8CFG2_WRHIGH : 1;
      unsigned : 2;
      unsigned EPI_HB8CFG2_CSCFG : 2;
      unsigned EPI_HB8CFG2_CSBAUD : 1;
      unsigned EPI_HB8CFG2_CSCFGEXT : 1;
      unsigned : 4;
    };
  };
} typeEPI0_HB8CFG2BITS;
sfr volatile typeEPI0_HB8CFG2BITS EPI0_HB8CFG2bits absolute 0x400D0014;

 typedef struct tagEPI0_HB16CFG2BITS {
  union {
    struct {
      unsigned EPI_HB16CFG2_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB16CFG2_RDWS : 2;
      unsigned EPI_HB16CFG2_WRWS : 2;
      unsigned : 8;
      unsigned EPI_HB16CFG2_BURST : 1;
      unsigned EPI_HB16CFG2_RDCRE : 1;
      unsigned EPI_HB16CFG2_WRCRE : 1;
      unsigned EPI_HB16CFG2_ALEHIGH : 1;
      unsigned EPI_HB16CFG2_RDHIGH : 1;
      unsigned EPI_HB16CFG2_WRHIGH : 1;
      unsigned : 2;
      unsigned EPI_HB16CFG2_CSCFG : 2;
      unsigned EPI_HB16CFG2_CSBAUD : 1;
      unsigned EPI_HB16CFG2_CSCFGEXT : 1;
      unsigned : 4;
    };
  };
} typeEPI0_HB16CFG2BITS;
sfr volatile typeEPI0_HB16CFG2BITS EPI0_HB16CFG2bits absolute 0x400D0014;

 typedef struct tagEPI0_ADDRMAPBITS {
  union {
    struct {
      unsigned EPI_ADDRMAP_ERADR : 2;
      unsigned EPI_ADDRMAP_ERSZ : 2;
      unsigned EPI_ADDRMAP_EPADR : 2;
      unsigned EPI_ADDRMAP_EPSZ : 2;
      unsigned EPI_ADDRMAP_ECADR : 2;
      unsigned EPI_ADDRMAP_ECSZ : 2;
      unsigned : 20;
    };
  };
} typeEPI0_ADDRMAPBITS;
sfr volatile typeEPI0_ADDRMAPBITS EPI0_ADDRMAPbits absolute 0x400D001C;

 typedef struct tagEPI0_RSIZE0BITS {
  union {
    struct {
      unsigned EPI_RSIZE0_SIZE : 2;
      unsigned : 30;
    };
  };
} typeEPI0_RSIZE0BITS;
sfr volatile typeEPI0_RSIZE0BITS EPI0_RSIZE0bits absolute 0x400D0020;

 typedef struct tagEPI0_RADDR0BITS {
  union {
    struct {
      unsigned EPI_RADDR0_ADDR : 32;
    };
  };
} typeEPI0_RADDR0BITS;
sfr volatile typeEPI0_RADDR0BITS EPI0_RADDR0bits absolute 0x400D0024;

 typedef struct tagEPI0_RPSTD0BITS {
  union {
    struct {
      unsigned EPI_RPSTD0_POSTCNT : 13;
      unsigned : 19;
    };
  };
} typeEPI0_RPSTD0BITS;
sfr volatile typeEPI0_RPSTD0BITS EPI0_RPSTD0bits absolute 0x400D0028;

 typedef struct tagEPI0_RSIZE1BITS {
  union {
    struct {
      unsigned EPI_RSIZE1_SIZE : 2;
      unsigned : 30;
    };
  };
} typeEPI0_RSIZE1BITS;
sfr volatile typeEPI0_RSIZE1BITS EPI0_RSIZE1bits absolute 0x400D0030;

 typedef struct tagEPI0_RADDR1BITS {
  union {
    struct {
      unsigned EPI_RADDR1_ADDR : 32;
    };
  };
} typeEPI0_RADDR1BITS;
sfr volatile typeEPI0_RADDR1BITS EPI0_RADDR1bits absolute 0x400D0034;

 typedef struct tagEPI0_RPSTD1BITS {
  union {
    struct {
      unsigned EPI_RPSTD1_POSTCNT : 13;
      unsigned : 19;
    };
  };
} typeEPI0_RPSTD1BITS;
sfr volatile typeEPI0_RPSTD1BITS EPI0_RPSTD1bits absolute 0x400D0038;

 typedef struct tagEPI0_STATBITS {
  union {
    struct {
      unsigned EPI_STAT_ACTIVE : 1;
      unsigned : 3;
      unsigned EPI_STAT_NBRBUSY : 1;
      unsigned EPI_STAT_WBUSY : 1;
      unsigned EPI_STAT_INITSEQ : 1;
      unsigned EPI_STAT_XFEMPTY : 1;
      unsigned EPI_STAT_XFFULL : 1;
      unsigned : 23;
    };
  };
} typeEPI0_STATBITS;
sfr volatile typeEPI0_STATBITS EPI0_STATbits absolute 0x400D0060;

 typedef struct tagEPI0_RFIFOCNTBITS {
  union {
    struct {
      unsigned EPI_RFIFOCNT_COUNT : 4;
      unsigned : 28;
    };
  };
} typeEPI0_RFIFOCNTBITS;
sfr volatile typeEPI0_RFIFOCNTBITS EPI0_RFIFOCNTbits absolute 0x400D006C;

 typedef struct tagEPI0_READFIFO0BITS {
  union {
    struct {
      unsigned EPI_READFIFO0_DATA : 32;
    };
  };
} typeEPI0_READFIFO0BITS;
sfr volatile typeEPI0_READFIFO0BITS EPI0_READFIFO0bits absolute 0x400D0070;

 typedef struct tagEPI0_READFIFO1BITS {
  union {
    struct {
      unsigned EPI_READFIFO1_DATA : 32;
    };
  };
} typeEPI0_READFIFO1BITS;
sfr volatile typeEPI0_READFIFO1BITS EPI0_READFIFO1bits absolute 0x400D0074;

 typedef struct tagEPI0_READFIFO2BITS {
  union {
    struct {
      unsigned EPI_READFIFO2_DATA : 32;
    };
  };
} typeEPI0_READFIFO2BITS;
sfr volatile typeEPI0_READFIFO2BITS EPI0_READFIFO2bits absolute 0x400D0078;

 typedef struct tagEPI0_READFIFO3BITS {
  union {
    struct {
      unsigned EPI_READFIFO3_DATA : 32;
    };
  };
} typeEPI0_READFIFO3BITS;
sfr volatile typeEPI0_READFIFO3BITS EPI0_READFIFO3bits absolute 0x400D007C;

 typedef struct tagEPI0_READFIFO4BITS {
  union {
    struct {
      unsigned EPI_READFIFO4_DATA : 32;
    };
  };
} typeEPI0_READFIFO4BITS;
sfr volatile typeEPI0_READFIFO4BITS EPI0_READFIFO4bits absolute 0x400D0080;

 typedef struct tagEPI0_READFIFO5BITS {
  union {
    struct {
      unsigned EPI_READFIFO5_DATA : 32;
    };
  };
} typeEPI0_READFIFO5BITS;
sfr volatile typeEPI0_READFIFO5BITS EPI0_READFIFO5bits absolute 0x400D0084;

 typedef struct tagEPI0_READFIFO6BITS {
  union {
    struct {
      unsigned EPI_READFIFO6_DATA : 32;
    };
  };
} typeEPI0_READFIFO6BITS;
sfr volatile typeEPI0_READFIFO6BITS EPI0_READFIFO6bits absolute 0x400D0088;

 typedef struct tagEPI0_READFIFO7BITS {
  union {
    struct {
      unsigned EPI_READFIFO7_DATA : 32;
    };
  };
} typeEPI0_READFIFO7BITS;
sfr volatile typeEPI0_READFIFO7BITS EPI0_READFIFO7bits absolute 0x400D008C;

 typedef struct tagEPI0_FIFOLVLBITS {
  union {
    struct {
      unsigned EPI_FIFOLVL_RDFIFO : 3;
      unsigned : 1;
      unsigned EPI_FIFOLVL_WRFIFO : 3;
      unsigned : 9;
      unsigned EPI_FIFOLVL_RSERR : 1;
      unsigned EPI_FIFOLVL_WFERR : 1;
      unsigned : 14;
    };
  };
} typeEPI0_FIFOLVLBITS;
sfr volatile typeEPI0_FIFOLVLBITS EPI0_FIFOLVLbits absolute 0x400D0200;

 typedef struct tagEPI0_WFIFOCNTBITS {
  union {
    struct {
      unsigned EPI_WFIFOCNT_WTAV : 3;
      unsigned : 29;
    };
  };
} typeEPI0_WFIFOCNTBITS;
sfr volatile typeEPI0_WFIFOCNTBITS EPI0_WFIFOCNTbits absolute 0x400D0204;

 typedef struct tagEPI0_DMATXCNTBITS {
  union {
    struct {
      unsigned EPI_DMATXCNT_TXCNT : 16;
      unsigned : 16;
    };
  };
} typeEPI0_DMATXCNTBITS;
sfr volatile typeEPI0_DMATXCNTBITS EPI0_DMATXCNTbits absolute 0x400D0208;

 typedef struct tagEPI0_IMBITS {
  union {
    struct {
      unsigned EPI_IM_ERRIM : 1;
      unsigned EPI_IM_RDIM : 1;
      unsigned EPI_IM_WRIM : 1;
      unsigned EPI_IM_DMARDIM : 1;
      unsigned EPI_IM_DMAWRIM : 1;
      unsigned : 27;
    };
  };
} typeEPI0_IMBITS;
sfr volatile typeEPI0_IMBITS EPI0_IMbits absolute 0x400D0210;

 typedef struct tagEPI0_RISBITS {
  union {
    struct {
      unsigned EPI_RIS_ERRRIS : 1;
      unsigned EPI_RIS_RDRIS : 1;
      unsigned EPI_RIS_WRRIS : 1;
      unsigned EPI_RIS_DMARDRIS : 1;
      unsigned EPI_RIS_DMAWRRIS : 1;
      unsigned : 27;
    };
  };
} typeEPI0_RISBITS;
sfr volatile typeEPI0_RISBITS EPI0_RISbits absolute 0x400D0214;

 typedef struct tagEPI0_MISBITS {
  union {
    struct {
      unsigned EPI_MIS_ERRMIS : 1;
      unsigned EPI_MIS_RDMIS : 1;
      unsigned EPI_MIS_WRMIS : 1;
      unsigned EPI_MIS_DMARDMIS : 1;
      unsigned EPI_MIS_DMAWRMIS : 1;
      unsigned : 27;
    };
  };
} typeEPI0_MISBITS;
sfr volatile typeEPI0_MISBITS EPI0_MISbits absolute 0x400D0218;

 typedef struct tagEPI0_EISCBITS {
  union {
    struct {
      unsigned EPI_EISC_TOUT : 1;
      unsigned EPI_EISC_RSTALL : 1;
      unsigned EPI_EISC_WTFULL : 1;
      unsigned EPI_EISC_DMARDIC : 1;
      unsigned EPI_EISC_DMAWRIC : 1;
      unsigned : 27;
    };
  };
} typeEPI0_EISCBITS;
sfr volatile typeEPI0_EISCBITS EPI0_EISCbits absolute 0x400D021C;

 typedef struct tagEPI0_HB8CFG3BITS {
  union {
    struct {
      unsigned EPI_HB8CFG3_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB8CFG3_RDWS : 2;
      unsigned EPI_HB8CFG3_WRWS : 2;
      unsigned : 11;
      unsigned EPI_HB8CFG3_ALEHIGH : 1;
      unsigned EPI_HB8CFG3_RDHIGH : 1;
      unsigned EPI_HB8CFG3_WRHIGH : 1;
      unsigned : 10;
    };
  };
} typeEPI0_HB8CFG3BITS;
sfr volatile typeEPI0_HB8CFG3BITS EPI0_HB8CFG3bits absolute 0x400D0308;

 typedef struct tagEPI0_HB16CFG3BITS {
  union {
    struct {
      unsigned EPI_HB16CFG3_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB16CFG3_RDWS : 2;
      unsigned EPI_HB16CFG3_WRWS : 2;
      unsigned : 8;
      unsigned EPI_HB16CFG3_BURST : 1;
      unsigned EPI_HB16CFG3_RDCRE : 1;
      unsigned EPI_HB16CFG3_WRCRE : 1;
      unsigned EPI_HB16CFG3_ALEHIGH : 1;
      unsigned EPI_HB16CFG3_RDHIGH : 1;
      unsigned EPI_HB16CFG3_WRHIGH : 1;
      unsigned : 10;
    };
  };
} typeEPI0_HB16CFG3BITS;
sfr volatile typeEPI0_HB16CFG3BITS EPI0_HB16CFG3bits absolute 0x400D0308;

 typedef struct tagEPI0_HB16CFG4BITS {
  union {
    struct {
      unsigned EPI_HB16CFG4_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB16CFG4_RDWS : 2;
      unsigned EPI_HB16CFG4_WRWS : 2;
      unsigned : 8;
      unsigned EPI_HB16CFG4_BURST : 1;
      unsigned EPI_HB16CFG4_RDCRE : 1;
      unsigned EPI_HB16CFG4_WRCRE : 1;
      unsigned EPI_HB16CFG4_ALEHIGH : 1;
      unsigned EPI_HB16CFG4_RDHIGH : 1;
      unsigned EPI_HB16CFG4_WRHIGH : 1;
      unsigned : 10;
    };
  };
} typeEPI0_HB16CFG4BITS;
sfr volatile typeEPI0_HB16CFG4BITS EPI0_HB16CFG4bits absolute 0x400D030C;

 typedef struct tagEPI0_HB8CFG4BITS {
  union {
    struct {
      unsigned EPI_HB8CFG4_MODE : 2;
      unsigned : 2;
      unsigned EPI_HB8CFG4_RDWS : 2;
      unsigned EPI_HB8CFG4_WRWS : 2;
      unsigned : 11;
      unsigned EPI_HB8CFG4_ALEHIGH : 1;
      unsigned EPI_HB8CFG4_RDHIGH : 1;
      unsigned EPI_HB8CFG4_WRHIGH : 1;
      unsigned : 10;
    };
  };
} typeEPI0_HB8CFG4BITS;
sfr volatile typeEPI0_HB8CFG4BITS EPI0_HB8CFG4bits absolute 0x400D030C;

 typedef struct tagEPI0_HB8TIMEBITS {
  union {
    struct {
      unsigned EPI_HB8TIME_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB8TIME_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB8TIME_CAPWIDTH : 2;
      unsigned : 10;
      unsigned EPI_HB8TIME_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB8TIMEBITS;
sfr volatile typeEPI0_HB8TIMEBITS EPI0_HB8TIMEbits absolute 0x400D0310;

 typedef struct tagEPI0_HB16TIMEBITS {
  union {
    struct {
      unsigned EPI_HB16TIME_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB16TIME_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB16TIME_CAPWIDTH : 2;
      unsigned : 2;
      unsigned EPI_HB16TIME_PSRAMSZ : 3;
      unsigned : 5;
      unsigned EPI_HB16TIME_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB16TIMEBITS;
sfr volatile typeEPI0_HB16TIMEBITS EPI0_HB16TIMEbits absolute 0x400D0310;

 typedef struct tagEPI0_HB8TIME2BITS {
  union {
    struct {
      unsigned EPI_HB8TIME2_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB8TIME2_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB8TIME2_CAPWIDTH : 2;
      unsigned : 10;
      unsigned EPI_HB8TIME2_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB8TIME2BITS;
sfr volatile typeEPI0_HB8TIME2BITS EPI0_HB8TIME2bits absolute 0x400D0314;

 typedef struct tagEPI0_HB16TIME2BITS {
  union {
    struct {
      unsigned EPI_HB16TIME2_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB16TIME2_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB16TIME2_CAPWIDTH : 2;
      unsigned : 2;
      unsigned EPI_HB16TIME2_PSRAMSZ : 3;
      unsigned : 5;
      unsigned EPI_HB16TIME2_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB16TIME2BITS;
sfr volatile typeEPI0_HB16TIME2BITS EPI0_HB16TIME2bits absolute 0x400D0314;

 typedef struct tagEPI0_HB16TIME3BITS {
  union {
    struct {
      unsigned EPI_HB16TIME3_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB16TIME3_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB16TIME3_CAPWIDTH : 2;
      unsigned : 2;
      unsigned EPI_HB16TIME3_PSRAMSZ : 3;
      unsigned : 5;
      unsigned EPI_HB16TIME3_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB16TIME3BITS;
sfr volatile typeEPI0_HB16TIME3BITS EPI0_HB16TIME3bits absolute 0x400D0318;

 typedef struct tagEPI0_HB8TIME3BITS {
  union {
    struct {
      unsigned EPI_HB8TIME3_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB8TIME3_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB8TIME3_CAPWIDTH : 2;
      unsigned : 10;
      unsigned EPI_HB8TIME3_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB8TIME3BITS;
sfr volatile typeEPI0_HB8TIME3BITS EPI0_HB8TIME3bits absolute 0x400D0318;

 typedef struct tagEPI0_HB8TIME4BITS {
  union {
    struct {
      unsigned EPI_HB8TIME4_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB8TIME4_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB8TIME4_CAPWIDTH : 2;
      unsigned : 10;
      unsigned EPI_HB8TIME4_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB8TIME4BITS;
sfr volatile typeEPI0_HB8TIME4BITS EPI0_HB8TIME4bits absolute 0x400D031C;

 typedef struct tagEPI0_HB16TIME4BITS {
  union {
    struct {
      unsigned EPI_HB16TIME4_RDWSM : 1;
      unsigned : 3;
      unsigned EPI_HB16TIME4_WRWSM : 1;
      unsigned : 7;
      unsigned EPI_HB16TIME4_CAPWIDTH : 2;
      unsigned : 2;
      unsigned EPI_HB16TIME4_PSRAMSZ : 3;
      unsigned : 5;
      unsigned EPI_HB16TIME4_IRDYDLY : 2;
      unsigned : 6;
    };
  };
} typeEPI0_HB16TIME4BITS;
sfr volatile typeEPI0_HB16TIME4BITS EPI0_HB16TIME4bits absolute 0x400D031C;

 typedef struct tagEPI0_HBPSRAMBITS {
  union {
    struct {
      unsigned EPI_HBPSRAM_CR : 21;
      unsigned : 11;
    };
  };
} typeEPI0_HBPSRAMBITS;
sfr volatile typeEPI0_HBPSRAMBITS EPI0_HBPSRAMbits absolute 0x400D0360;

 typedef struct tagTIMER6_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER6_CFGBITS;
sfr volatile typeTIMER6_CFGBITS TIMER6_CFGbits absolute 0x400E0000;

 typedef struct tagTIMER6_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER6_TAMRBITS;
sfr volatile typeTIMER6_TAMRBITS TIMER6_TAMRbits absolute 0x400E0004;

 typedef struct tagTIMER6_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER6_TBMRBITS;
sfr volatile typeTIMER6_TBMRBITS TIMER6_TBMRbits absolute 0x400E0008;

 typedef struct tagTIMER6_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER6_CTLBITS;
sfr volatile typeTIMER6_CTLBITS TIMER6_CTLbits absolute 0x400E000C;

 typedef struct tagTIMER6_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER6_SYNCBITS;
sfr volatile typeTIMER6_SYNCBITS TIMER6_SYNCbits absolute 0x400E0010;

 typedef struct tagTIMER6_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER6_IMRBITS;
sfr volatile typeTIMER6_IMRBITS TIMER6_IMRbits absolute 0x400E0018;

 typedef struct tagTIMER6_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER6_RISBITS;
sfr volatile typeTIMER6_RISBITS TIMER6_RISbits absolute 0x400E001C;

 typedef struct tagTIMER6_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER6_MISBITS;
sfr volatile typeTIMER6_MISBITS TIMER6_MISbits absolute 0x400E0020;

 typedef struct tagTIMER6_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER6_ICRBITS;
sfr volatile typeTIMER6_ICRBITS TIMER6_ICRbits absolute 0x400E0024;

 typedef struct tagTIMER6_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER6_TAPRBITS;
sfr volatile typeTIMER6_TAPRBITS TIMER6_TAPRbits absolute 0x400E0038;

 typedef struct tagTIMER6_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER6_TBPRBITS;
sfr volatile typeTIMER6_TBPRBITS TIMER6_TBPRbits absolute 0x400E003C;

 typedef struct tagTIMER6_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER6_TAPMRBITS;
sfr volatile typeTIMER6_TAPMRBITS TIMER6_TAPMRbits absolute 0x400E0040;

 typedef struct tagTIMER6_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER6_TBPMRBITS;
sfr volatile typeTIMER6_TBPMRBITS TIMER6_TBPMRbits absolute 0x400E0044;

 typedef struct tagTIMER6_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER6_RTCPDBITS;
sfr volatile typeTIMER6_RTCPDBITS TIMER6_RTCPDbits absolute 0x400E0058;

 typedef struct tagTIMER6_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER6_TAPSBITS;
sfr volatile typeTIMER6_TAPSBITS TIMER6_TAPSbits absolute 0x400E005C;

 typedef struct tagTIMER6_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER6_TBPSBITS;
sfr volatile typeTIMER6_TBPSBITS TIMER6_TBPSbits absolute 0x400E0060;

 typedef struct tagTIMER6_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER6_DMAEVBITS;
sfr volatile typeTIMER6_DMAEVBITS TIMER6_DMAEVbits absolute 0x400E006C;

 typedef struct tagTIMER6_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER6_ADCEVBITS;
sfr volatile typeTIMER6_ADCEVBITS TIMER6_ADCEVbits absolute 0x400E0070;

 typedef struct tagTIMER6_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER6_PPBITS;
sfr volatile typeTIMER6_PPBITS TIMER6_PPbits absolute 0x400E0FC0;

 typedef struct tagTIMER6_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER6_CCBITS;
sfr volatile typeTIMER6_CCBITS TIMER6_CCbits absolute 0x400E0FC8;

 typedef struct tagTIMER7_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER7_CFGBITS;
sfr volatile typeTIMER7_CFGBITS TIMER7_CFGbits absolute 0x400E1000;

 typedef struct tagTIMER7_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned TIMER_TAMR_TACINTD : 1;
      unsigned TIMER_TAMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER7_TAMRBITS;
sfr volatile typeTIMER7_TAMRBITS TIMER7_TAMRbits absolute 0x400E1004;

 typedef struct tagTIMER7_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned TIMER_TBMR_TBCINTD : 1;
      unsigned TIMER_TBMR_TCACT : 3;
      unsigned : 16;
    };
  };
} typeTIMER7_TBMRBITS;
sfr volatile typeTIMER7_TBMRBITS TIMER7_TBMRbits absolute 0x400E1008;

 typedef struct tagTIMER7_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER7_CTLBITS;
sfr volatile typeTIMER7_CTLBITS TIMER7_CTLbits absolute 0x400E100C;

 typedef struct tagTIMER7_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCT6 : 2;
      unsigned TIMER_SYNC_SYNCT7 : 2;
      unsigned : 16;
    };
  };
} typeTIMER7_SYNCBITS;
sfr volatile typeTIMER7_SYNCBITS TIMER7_SYNCbits absolute 0x400E1010;

 typedef struct tagTIMER7_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned TIMER_IMR_DMAAIM : 1;
      unsigned : 2;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 1;
      unsigned TIMER_IMR_DMABIM : 1;
      unsigned : 18;
    };
  };
} typeTIMER7_IMRBITS;
sfr volatile typeTIMER7_IMRBITS TIMER7_IMRbits absolute 0x400E1018;

 typedef struct tagTIMER7_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned TIMER_RIS_DMAARIS : 1;
      unsigned : 2;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 1;
      unsigned TIMER_RIS_DMABRIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER7_RISBITS;
sfr volatile typeTIMER7_RISBITS TIMER7_RISbits absolute 0x400E101C;

 typedef struct tagTIMER7_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned TIMER_MIS_DMAAMIS : 1;
      unsigned : 2;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 1;
      unsigned TIMER_MIS_DMABMIS : 1;
      unsigned : 18;
    };
  };
} typeTIMER7_MISBITS;
sfr volatile typeTIMER7_MISBITS TIMER7_MISbits absolute 0x400E1020;

 typedef struct tagTIMER7_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned TIMER_ICR_DMAAINT : 1;
      unsigned : 2;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 1;
      unsigned TIMER_ICR_DMABINT : 1;
      unsigned : 18;
    };
  };
} typeTIMER7_ICRBITS;
sfr volatile typeTIMER7_ICRBITS TIMER7_ICRbits absolute 0x400E1024;

 typedef struct tagTIMER7_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER7_TAPRBITS;
sfr volatile typeTIMER7_TAPRBITS TIMER7_TAPRbits absolute 0x400E1038;

 typedef struct tagTIMER7_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned : 24;
    };
  };
} typeTIMER7_TBPRBITS;
sfr volatile typeTIMER7_TBPRBITS TIMER7_TBPRbits absolute 0x400E103C;

 typedef struct tagTIMER7_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER7_TAPMRBITS;
sfr volatile typeTIMER7_TAPMRBITS TIMER7_TAPMRbits absolute 0x400E1040;

 typedef struct tagTIMER7_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned : 24;
    };
  };
} typeTIMER7_TBPMRBITS;
sfr volatile typeTIMER7_TBPMRBITS TIMER7_TBPMRbits absolute 0x400E1044;

 typedef struct tagTIMER7_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER7_RTCPDBITS;
sfr volatile typeTIMER7_RTCPDBITS TIMER7_RTCPDbits absolute 0x400E1058;

 typedef struct tagTIMER7_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER7_TAPSBITS;
sfr volatile typeTIMER7_TAPSBITS TIMER7_TAPSbits absolute 0x400E105C;

 typedef struct tagTIMER7_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER7_TBPSBITS;
sfr volatile typeTIMER7_TBPSBITS TIMER7_TBPSbits absolute 0x400E1060;

 typedef struct tagTIMER7_DMAEVBITS {
  union {
    struct {
      unsigned TIMER_DMAEV_TATODMAEN : 1;
      unsigned TIMER_DMAEV_CAMDMAEN : 1;
      unsigned TIMER_DMAEV_CAEDMAEN : 1;
      unsigned TIMER_DMAEV_RTCDMAEN : 1;
      unsigned TIMER_DMAEV_TAMDMAEN : 1;
      unsigned : 3;
      unsigned TIMER_DMAEV_TBTODMAEN : 1;
      unsigned TIMER_DMAEV_CBMDMAEN : 1;
      unsigned TIMER_DMAEV_CBEDMAEN : 1;
      unsigned TIMER_DMAEV_TBMDMAEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER7_DMAEVBITS;
sfr volatile typeTIMER7_DMAEVBITS TIMER7_DMAEVbits absolute 0x400E106C;

 typedef struct tagTIMER7_ADCEVBITS {
  union {
    struct {
      unsigned TIMER_ADCEV_TATOADCEN : 1;
      unsigned TIMER_ADCEV_CAMADCEN : 1;
      unsigned TIMER_ADCEV_CAEADCEN : 1;
      unsigned TIMER_ADCEV_RTCADCEN : 1;
      unsigned TIMER_ADCEV_TAMADCEN : 1;
      unsigned : 3;
      unsigned TIMER_ADCEV_TBTOADCEN : 1;
      unsigned TIMER_ADCEV_CBMADCEN : 1;
      unsigned TIMER_ADCEV_CBEADCEN : 1;
      unsigned TIMER_ADCEV_TBMADCEN : 1;
      unsigned : 20;
    };
  };
} typeTIMER7_ADCEVBITS;
sfr volatile typeTIMER7_ADCEVBITS TIMER7_ADCEVbits absolute 0x400E1070;

 typedef struct tagTIMER7_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned TIMER_PP_CHAIN : 1;
      unsigned TIMER_PP_SYNCCNT : 1;
      unsigned TIMER_PP_ALTCLK : 1;
      unsigned : 25;
    };
  };
} typeTIMER7_PPBITS;
sfr volatile typeTIMER7_PPBITS TIMER7_PPbits absolute 0x400E1FC0;

 typedef struct tagTIMER7_CCBITS {
  union {
    struct {
      unsigned TIMER_CC_ALTCLK : 1;
      unsigned : 31;
    };
  };
} typeTIMER7_CCBITS;
sfr volatile typeTIMER7_CCBITS TIMER7_CCbits absolute 0x400E1FC8;

 typedef struct tagEMAC0_CFGBITS {
  union {
    struct {
      unsigned EMAC_CFG_PRELEN : 2;
      unsigned EMAC_CFG_RE : 1;
      unsigned EMAC_CFG_TE : 1;
      unsigned EMAC_CFG_DC : 1;
      unsigned EMAC_CFG_BL : 2;
      unsigned EMAC_CFG_ACS : 1;
      unsigned : 1;
      unsigned EMAC_CFG_DR : 1;
      unsigned EMAC_CFG_IPC : 1;
      unsigned EMAC_CFG_DUPM : 1;
      unsigned EMAC_CFG_LOOPBM : 1;
      unsigned EMAC_CFG_DRO : 1;
      unsigned EMAC_CFG_FES : 1;
      unsigned EMAC_CFG_PS : 1;
      unsigned EMAC_CFG_DISCRS : 1;
      unsigned EMAC_CFG_IFG : 3;
      unsigned EMAC_CFG_JFEN : 1;
      unsigned : 1;
      unsigned EMAC_CFG_JD : 1;
      unsigned EMAC_CFG_WDDIS : 1;
      unsigned : 1;
      unsigned EMAC_CFG_CST : 1;
      unsigned : 1;
      unsigned EMAC_CFG_TWOKPEN : 1;
      unsigned : 4;
    };
  };
} typeEMAC0_CFGBITS;
sfr volatile typeEMAC0_CFGBITS EMAC0_CFGbits absolute 0x400EC000;

 typedef struct tagEMAC0_FRAMEFLTRBITS {
  union {
    struct {
      unsigned EMAC_FRAMEFLTR_PR : 1;
      unsigned EMAC_FRAMEFLTR_HUC : 1;
      unsigned EMAC_FRAMEFLTR_HMC : 1;
      unsigned EMAC_FRAMEFLTR_DAIF : 1;
      unsigned EMAC_FRAMEFLTR_PM : 1;
      unsigned EMAC_FRAMEFLTR_DBF : 1;
      unsigned EMAC_FRAMEFLTR_PCF : 2;
      unsigned EMAC_FRAMEFLTR_SAIF : 1;
      unsigned EMAC_FRAMEFLTR_SAF : 1;
      unsigned EMAC_FRAMEFLTR_HPF : 1;
      unsigned : 5;
      unsigned EMAC_FRAMEFLTR_VTFE : 1;
      unsigned : 14;
      unsigned EMAC_FRAMEFLTR_RA : 1;
    };
  };
} typeEMAC0_FRAMEFLTRBITS;
sfr volatile typeEMAC0_FRAMEFLTRBITS EMAC0_FRAMEFLTRbits absolute 0x400EC004;

 typedef struct tagEMAC0_HASHTBLHBITS {
  union {
    struct {
      unsigned EMAC_HASHTBLH_HTH : 32;
    };
  };
} typeEMAC0_HASHTBLHBITS;
sfr volatile typeEMAC0_HASHTBLHBITS EMAC0_HASHTBLHbits absolute 0x400EC008;

 typedef struct tagEMAC0_HASHTBLLBITS {
  union {
    struct {
      unsigned EMAC_HASHTBLL_HTL : 32;
    };
  };
} typeEMAC0_HASHTBLLBITS;
sfr volatile typeEMAC0_HASHTBLLBITS EMAC0_HASHTBLLbits absolute 0x400EC00C;

 typedef struct tagEMAC0_MIIADDRBITS {
  union {
    struct {
      unsigned EMAC_MIIADDR_MIIB : 1;
      unsigned EMAC_MIIADDR_MIIW : 1;
      unsigned EMAC_MIIADDR_CR : 4;
      unsigned EMAC_MIIADDR_MII : 5;
      unsigned EMAC_MIIADDR_PLA : 5;
      unsigned : 16;
    };
  };
} typeEMAC0_MIIADDRBITS;
sfr volatile typeEMAC0_MIIADDRBITS EMAC0_MIIADDRbits absolute 0x400EC010;

 typedef struct tagEMAC0_MIIDATABITS {
  union {
    struct {
      unsigned EMAC_MIIDATA_DATA : 16;
      unsigned : 16;
    };
  };
} typeEMAC0_MIIDATABITS;
sfr volatile typeEMAC0_MIIDATABITS EMAC0_MIIDATAbits absolute 0x400EC014;

 typedef struct tagEMAC0_FLOWCTLBITS {
  union {
    struct {
      unsigned EMAC_FLOWCTL_FCBBPA : 1;
      unsigned EMAC_FLOWCTL_TFE : 1;
      unsigned EMAC_FLOWCTL_RFE : 1;
      unsigned EMAC_FLOWCTL_UP : 1;
      unsigned EMAC_FLOWCTL_PLT : 2;
      unsigned : 1;
      unsigned EMAC_FLOWCTL_DZQP : 1;
      unsigned : 8;
      unsigned EMAC_FLOWCTL_PT : 16;
    };
  };
} typeEMAC0_FLOWCTLBITS;
sfr volatile typeEMAC0_FLOWCTLBITS EMAC0_FLOWCTLbits absolute 0x400EC018;

 typedef struct tagEMAC0_VLANTGBITS {
  union {
    struct {
      unsigned EMAC_VLANTG_VL : 16;
      unsigned EMAC_VLANTG_ETV : 1;
      unsigned EMAC_VLANTG_VTIM : 1;
      unsigned EMAC_VLANTG_ESVL : 1;
      unsigned EMAC_VLANTG_VTHM : 1;
      unsigned : 12;
    };
  };
} typeEMAC0_VLANTGBITS;
sfr volatile typeEMAC0_VLANTGBITS EMAC0_VLANTGbits absolute 0x400EC01C;

 typedef struct tagEMAC0_STATUSBITS {
  union {
    struct {
      unsigned EMAC_STATUS_RPE : 1;
      unsigned EMAC_STATUS_RFCFC : 2;
      unsigned : 1;
      unsigned EMAC_STATUS_RWC : 1;
      unsigned EMAC_STATUS_RRC : 2;
      unsigned : 1;
      unsigned EMAC_STATUS_RXF : 2;
      unsigned : 6;
      unsigned EMAC_STATUS_TPE : 1;
      unsigned EMAC_STATUS_TFC : 2;
      unsigned EMAC_STATUS_TXPAUSED : 1;
      unsigned EMAC_STATUS_TRC : 2;
      unsigned EMAC_STATUS_TWC : 1;
      unsigned : 1;
      unsigned EMAC_STATUS_TXFE : 1;
      unsigned EMAC_STATUS_TXFF : 1;
      unsigned : 6;
    };
  };
} typeEMAC0_STATUSBITS;
sfr volatile typeEMAC0_STATUSBITS EMAC0_STATUSbits absolute 0x400EC024;

 typedef struct tagEMAC0_RWUFFBITS {
  union {
    struct {
      unsigned EMAC_RWUFF_WAKEUPFIL : 32;
    };
  };
} typeEMAC0_RWUFFBITS;
sfr volatile typeEMAC0_RWUFFBITS EMAC0_RWUFFbits absolute 0x400EC028;

 typedef struct tagEMAC0_PMTCTLSTATBITS {
  union {
    struct {
      unsigned EMAC_PMTCTLSTAT_PWRDWN : 1;
      unsigned EMAC_PMTCTLSTAT_MGKPKTEN : 1;
      unsigned EMAC_PMTCTLSTAT_WUPFREN : 1;
      unsigned : 2;
      unsigned EMAC_PMTCTLSTAT_MGKPRX : 1;
      unsigned EMAC_PMTCTLSTAT_WUPRX : 1;
      unsigned : 2;
      unsigned EMAC_PMTCTLSTAT_GLBLUCAST : 1;
      unsigned : 14;
      unsigned EMAC_PMTCTLSTAT_RWKPTR : 3;
      unsigned : 4;
      unsigned EMAC_PMTCTLSTAT_WUPFRRST : 1;
    };
  };
} typeEMAC0_PMTCTLSTATBITS;
sfr volatile typeEMAC0_PMTCTLSTATBITS EMAC0_PMTCTLSTATbits absolute 0x400EC02C;

 typedef struct tagEMAC0_RISBITS {
  union {
    struct {
      unsigned : 3;
      unsigned EMAC_RIS_PMT : 1;
      unsigned EMAC_RIS_MMC : 1;
      unsigned EMAC_RIS_MMCRX : 1;
      unsigned EMAC_RIS_MMCTX : 1;
      unsigned : 2;
      unsigned EMAC_RIS_TS : 1;
      unsigned : 22;
    };
  };
} typeEMAC0_RISBITS;
sfr volatile typeEMAC0_RISBITS EMAC0_RISbits absolute 0x400EC038;

 typedef struct tagEMAC0_IMBITS {
  union {
    struct {
      unsigned : 3;
      unsigned EMAC_IM_PMT : 1;
      unsigned : 5;
      unsigned EMAC_IM_TSI : 1;
      unsigned : 22;
    };
  };
} typeEMAC0_IMBITS;
sfr volatile typeEMAC0_IMBITS EMAC0_IMbits absolute 0x400EC03C;

 typedef struct tagEMAC0_ADDR0HBITS {
  union {
    struct {
      unsigned EMAC_ADDR0H_ADDRHI : 16;
      unsigned : 15;
      unsigned EMAC_ADDR0H_AE : 1;
    };
  };
} typeEMAC0_ADDR0HBITS;
sfr volatile typeEMAC0_ADDR0HBITS EMAC0_ADDR0Hbits absolute 0x400EC040;

 typedef struct tagEMAC0_ADDR0LBITS {
  union {
    struct {
      unsigned EMAC_ADDR0L_ADDRLO : 32;
    };
  };
} typeEMAC0_ADDR0LBITS;
sfr volatile typeEMAC0_ADDR0LBITS EMAC0_ADDR0Lbits absolute 0x400EC044;

 typedef struct tagEMAC0_ADDR1HBITS {
  union {
    struct {
      unsigned EMAC_ADDR1H_ADDRHI : 16;
      unsigned : 8;
      unsigned EMAC_ADDR1H_MBC : 6;
      unsigned EMAC_ADDR1H_SA : 1;
      unsigned EMAC_ADDR1H_AE : 1;
    };
  };
} typeEMAC0_ADDR1HBITS;
sfr volatile typeEMAC0_ADDR1HBITS EMAC0_ADDR1Hbits absolute 0x400EC048;

 typedef struct tagEMAC0_ADDR1LBITS {
  union {
    struct {
      unsigned EMAC_ADDR1L_ADDRLO : 32;
    };
  };
} typeEMAC0_ADDR1LBITS;
sfr volatile typeEMAC0_ADDR1LBITS EMAC0_ADDR1Lbits absolute 0x400EC04C;

 typedef struct tagEMAC0_ADDR2HBITS {
  union {
    struct {
      unsigned EMAC_ADDR2H_ADDRHI : 16;
      unsigned : 8;
      unsigned EMAC_ADDR2H_MBC : 6;
      unsigned EMAC_ADDR2H_SA : 1;
      unsigned EMAC_ADDR2H_AE : 1;
    };
  };
} typeEMAC0_ADDR2HBITS;
sfr volatile typeEMAC0_ADDR2HBITS EMAC0_ADDR2Hbits absolute 0x400EC050;

 typedef struct tagEMAC0_ADDR2LBITS {
  union {
    struct {
      unsigned EMAC_ADDR2L_ADDRLO : 32;
    };
  };
} typeEMAC0_ADDR2LBITS;
sfr volatile typeEMAC0_ADDR2LBITS EMAC0_ADDR2Lbits absolute 0x400EC054;

 typedef struct tagEMAC0_ADDR3HBITS {
  union {
    struct {
      unsigned EMAC_ADDR3H_ADDRHI : 16;
      unsigned : 8;
      unsigned EMAC_ADDR3H_MBC : 6;
      unsigned EMAC_ADDR3H_SA : 1;
      unsigned EMAC_ADDR3H_AE : 1;
    };
  };
} typeEMAC0_ADDR3HBITS;
sfr volatile typeEMAC0_ADDR3HBITS EMAC0_ADDR3Hbits absolute 0x400EC058;

 typedef struct tagEMAC0_ADDR3LBITS {
  union {
    struct {
      unsigned EMAC_ADDR3L_ADDRLO : 32;
    };
  };
} typeEMAC0_ADDR3LBITS;
sfr volatile typeEMAC0_ADDR3LBITS EMAC0_ADDR3Lbits absolute 0x400EC05C;

 typedef struct tagEMAC0_WDOGTOBITS {
  union {
    struct {
      unsigned EMAC_WDOGTO_WTO : 14;
      unsigned : 2;
      unsigned EMAC_WDOGTO_PWE : 1;
      unsigned : 15;
    };
  };
} typeEMAC0_WDOGTOBITS;
sfr volatile typeEMAC0_WDOGTOBITS EMAC0_WDOGTObits absolute 0x400EC0DC;

 typedef struct tagEMAC0_MMCCTRLBITS {
  union {
    struct {
      unsigned EMAC_MMCCTRL_CNTRST : 1;
      unsigned EMAC_MMCCTRL_CNTSTPRO : 1;
      unsigned EMAC_MMCCTRL_RSTONRD : 1;
      unsigned EMAC_MMCCTRL_CNTFREEZ : 1;
      unsigned EMAC_MMCCTRL_CNTPRST : 1;
      unsigned EMAC_MMCCTRL_CNTPRSTLVL : 1;
      unsigned : 2;
      unsigned EMAC_MMCCTRL_UCDBC : 1;
      unsigned : 23;
    };
  };
} typeEMAC0_MMCCTRLBITS;
sfr volatile typeEMAC0_MMCCTRLBITS EMAC0_MMCCTRLbits absolute 0x400EC100;

 typedef struct tagEMAC0_MMCRXRISBITS {
  union {
    struct {
      unsigned EMAC_MMCRXRIS_GBF : 1;
      unsigned : 4;
      unsigned EMAC_MMCRXRIS_CRCERR : 1;
      unsigned EMAC_MMCRXRIS_ALGNERR : 1;
      unsigned : 10;
      unsigned EMAC_MMCRXRIS_UCGF : 1;
      unsigned : 14;
    };
  };
} typeEMAC0_MMCRXRISBITS;
sfr volatile typeEMAC0_MMCRXRISBITS EMAC0_MMCRXRISbits absolute 0x400EC104;

 typedef struct tagEMAC0_MMCTXRISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EMAC_MMCTXRIS_GBF : 1;
      unsigned : 12;
      unsigned EMAC_MMCTXRIS_SCOLLGF : 1;
      unsigned EMAC_MMCTXRIS_MCOLLGF : 1;
      unsigned : 4;
      unsigned EMAC_MMCTXRIS_OCTCNT : 1;
      unsigned : 11;
    };
  };
} typeEMAC0_MMCTXRISBITS;
sfr volatile typeEMAC0_MMCTXRISBITS EMAC0_MMCTXRISbits absolute 0x400EC108;

 typedef struct tagEMAC0_MMCRXIMBITS {
  union {
    struct {
      unsigned EMAC_MMCRXIM_GBF : 1;
      unsigned : 4;
      unsigned EMAC_MMCRXIM_CRCERR : 1;
      unsigned EMAC_MMCRXIM_ALGNERR : 1;
      unsigned : 10;
      unsigned EMAC_MMCRXIM_UCGF : 1;
      unsigned : 14;
    };
  };
} typeEMAC0_MMCRXIMBITS;
sfr volatile typeEMAC0_MMCRXIMBITS EMAC0_MMCRXIMbits absolute 0x400EC10C;

 typedef struct tagEMAC0_MMCTXIMBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EMAC_MMCTXIM_GBF : 1;
      unsigned : 12;
      unsigned EMAC_MMCTXIM_SCOLLGF : 1;
      unsigned EMAC_MMCTXIM_MCOLLGF : 1;
      unsigned : 4;
      unsigned EMAC_MMCTXIM_OCTCNT : 1;
      unsigned : 11;
    };
  };
} typeEMAC0_MMCTXIMBITS;
sfr volatile typeEMAC0_MMCTXIMBITS EMAC0_MMCTXIMbits absolute 0x400EC110;

 typedef struct tagEMAC0_TXCNTGBBITS {
  union {
    struct {
      unsigned EMAC_TXCNTGB_TXFRMGB : 32;
    };
  };
} typeEMAC0_TXCNTGBBITS;
sfr volatile typeEMAC0_TXCNTGBBITS EMAC0_TXCNTGBbits absolute 0x400EC118;

 typedef struct tagEMAC0_TXCNTSCOLBITS {
  union {
    struct {
      unsigned EMAC_TXCNTSCOL_TXSNGLCOLG : 32;
    };
  };
} typeEMAC0_TXCNTSCOLBITS;
sfr volatile typeEMAC0_TXCNTSCOLBITS EMAC0_TXCNTSCOLbits absolute 0x400EC14C;

 typedef struct tagEMAC0_TXCNTMCOLBITS {
  union {
    struct {
      unsigned EMAC_TXCNTMCOL_TXMULTCOLG : 32;
    };
  };
} typeEMAC0_TXCNTMCOLBITS;
sfr volatile typeEMAC0_TXCNTMCOLBITS EMAC0_TXCNTMCOLbits absolute 0x400EC150;

 typedef struct tagEMAC0_TXOCTCNTGBITS {
  union {
    struct {
      unsigned EMAC_TXOCTCNTG_TXOCTG : 32;
    };
  };
} typeEMAC0_TXOCTCNTGBITS;
sfr volatile typeEMAC0_TXOCTCNTGBITS EMAC0_TXOCTCNTGbits absolute 0x400EC164;

 typedef struct tagEMAC0_RXCNTGBBITS {
  union {
    struct {
      unsigned EMAC_RXCNTGB_RXFRMGB : 32;
    };
  };
} typeEMAC0_RXCNTGBBITS;
sfr volatile typeEMAC0_RXCNTGBBITS EMAC0_RXCNTGBbits absolute 0x400EC180;

 typedef struct tagEMAC0_RXCNTCRCERRBITS {
  union {
    struct {
      unsigned EMAC_RXCNTCRCERR_RXCRCERR : 32;
    };
  };
} typeEMAC0_RXCNTCRCERRBITS;
sfr volatile typeEMAC0_RXCNTCRCERRBITS EMAC0_RXCNTCRCERRbits absolute 0x400EC194;

 typedef struct tagEMAC0_RXCNTALGNERRBITS {
  union {
    struct {
      unsigned EMAC_RXCNTALGNERR_RXALGNERR : 32;
    };
  };
} typeEMAC0_RXCNTALGNERRBITS;
sfr volatile typeEMAC0_RXCNTALGNERRBITS EMAC0_RXCNTALGNERRbits absolute 0x400EC198;

 typedef struct tagEMAC0_RXCNTGUNIBITS {
  union {
    struct {
      unsigned EMAC_RXCNTGUNI_RXUCASTG : 32;
    };
  };
} typeEMAC0_RXCNTGUNIBITS;
sfr volatile typeEMAC0_RXCNTGUNIBITS EMAC0_RXCNTGUNIbits absolute 0x400EC1C4;

 typedef struct tagEMAC0_VLNINCREPBITS {
  union {
    struct {
      unsigned EMAC_VLNINCREP_VLT : 16;
      unsigned EMAC_VLNINCREP_VLC : 2;
      unsigned EMAC_VLNINCREP_VLP : 1;
      unsigned EMAC_VLNINCREP_CSVL : 1;
      unsigned : 12;
    };
  };
} typeEMAC0_VLNINCREPBITS;
sfr volatile typeEMAC0_VLNINCREPBITS EMAC0_VLNINCREPbits absolute 0x400EC584;

 typedef struct tagEMAC0_VLANHASHBITS {
  union {
    struct {
      unsigned EMAC_VLANHASH_VLHT : 16;
      unsigned : 16;
    };
  };
} typeEMAC0_VLANHASHBITS;
sfr volatile typeEMAC0_VLANHASHBITS EMAC0_VLANHASHbits absolute 0x400EC588;

 typedef struct tagEMAC0_TIMSTCTRLBITS {
  union {
    struct {
      unsigned EMAC_TIMSTCTRL_TSEN : 1;
      unsigned EMAC_TIMSTCTRL_TSFCUPDT : 1;
      unsigned EMAC_TIMSTCTRL_TSINIT : 1;
      unsigned EMAC_TIMSTCTRL_TSUPDT : 1;
      unsigned EMAC_TIMSTCTRL_INTTRIG : 1;
      unsigned EMAC_TIMSTCTRL_ADDREGUP : 1;
      unsigned : 2;
      unsigned EMAC_TIMSTCTRL_ALLF : 1;
      unsigned EMAC_TIMSTCTRL_DGTLBIN : 1;
      unsigned EMAC_TIMSTCTRL_PTPVER2 : 1;
      unsigned EMAC_TIMSTCTRL_PTPETH : 1;
      unsigned EMAC_TIMSTCTRL_PTPIPV6 : 1;
      unsigned EMAC_TIMSTCTRL_PTPIPV4 : 1;
      unsigned EMAC_TIMSTCTRL_TSEVNT : 1;
      unsigned EMAC_TIMSTCTRL_TSMAST : 1;
      unsigned EMAC_TIMSTCTRL_SELPTP : 2;
      unsigned EMAC_TIMSTCTRL_PTPFLTR : 1;
      unsigned : 13;
    };
  };
} typeEMAC0_TIMSTCTRLBITS;
sfr volatile typeEMAC0_TIMSTCTRLBITS EMAC0_TIMSTCTRLbits absolute 0x400EC700;

 typedef struct tagEMAC0_SUBSECINCBITS {
  union {
    struct {
      unsigned EMAC_SUBSECINC_SSINC : 8;
      unsigned : 24;
    };
  };
} typeEMAC0_SUBSECINCBITS;
sfr volatile typeEMAC0_SUBSECINCBITS EMAC0_SUBSECINCbits absolute 0x400EC704;

 typedef struct tagEMAC0_TIMSECBITS {
  union {
    struct {
      unsigned EMAC_TIMSEC_TSS : 32;
    };
  };
} typeEMAC0_TIMSECBITS;
sfr volatile typeEMAC0_TIMSECBITS EMAC0_TIMSECbits absolute 0x400EC708;

 typedef struct tagEMAC0_TIMNANOBITS {
  union {
    struct {
      unsigned EMAC_TIMNANO_TSSS : 31;
      unsigned : 1;
    };
  };
} typeEMAC0_TIMNANOBITS;
sfr volatile typeEMAC0_TIMNANOBITS EMAC0_TIMNANObits absolute 0x400EC70C;

 typedef struct tagEMAC0_TIMSECUBITS {
  union {
    struct {
      unsigned EMAC_TIMSECU_TSS : 32;
    };
  };
} typeEMAC0_TIMSECUBITS;
sfr volatile typeEMAC0_TIMSECUBITS EMAC0_TIMSECUbits absolute 0x400EC710;

 typedef struct tagEMAC0_TIMNANOUBITS {
  union {
    struct {
      unsigned EMAC_TIMNANOU_TSSS : 31;
      unsigned EMAC_TIMNANOU_ADDSUB : 1;
    };
  };
} typeEMAC0_TIMNANOUBITS;
sfr volatile typeEMAC0_TIMNANOUBITS EMAC0_TIMNANOUbits absolute 0x400EC714;

 typedef struct tagEMAC0_TIMADDBITS {
  union {
    struct {
      unsigned EMAC_TIMADD_TSAR : 32;
    };
  };
} typeEMAC0_TIMADDBITS;
sfr volatile typeEMAC0_TIMADDBITS EMAC0_TIMADDbits absolute 0x400EC718;

 typedef struct tagEMAC0_TARGSECBITS {
  union {
    struct {
      unsigned EMAC_TARGSEC_TSTR : 32;
    };
  };
} typeEMAC0_TARGSECBITS;
sfr volatile typeEMAC0_TARGSECBITS EMAC0_TARGSECbits absolute 0x400EC71C;

 typedef struct tagEMAC0_TARGNANOBITS {
  union {
    struct {
      unsigned EMAC_TARGNANO_TTSLO : 31;
      unsigned EMAC_TARGNANO_TRGTBUSY : 1;
    };
  };
} typeEMAC0_TARGNANOBITS;
sfr volatile typeEMAC0_TARGNANOBITS EMAC0_TARGNANObits absolute 0x400EC720;

 typedef struct tagEMAC0_HWORDSECBITS {
  union {
    struct {
      unsigned EMAC_HWORDSEC_TSHWR : 16;
      unsigned : 16;
    };
  };
} typeEMAC0_HWORDSECBITS;
sfr volatile typeEMAC0_HWORDSECBITS EMAC0_HWORDSECbits absolute 0x400EC724;

 typedef struct tagEMAC0_TIMSTATBITS {
  union {
    struct {
      unsigned EMAC_TIMSTAT_TSSOVF : 1;
      unsigned EMAC_TIMSTAT_TSTARGT : 1;
      unsigned : 30;
    };
  };
} typeEMAC0_TIMSTATBITS;
sfr volatile typeEMAC0_TIMSTATBITS EMAC0_TIMSTATbits absolute 0x400EC728;

 typedef struct tagEMAC0_PPSCTRLBITS {
  union {
    struct {
      unsigned EMAC_PPSCTRL_PPSCTRL : 4;
      unsigned EMAC_PPSCTRL_PPSEN0 : 1;
      unsigned EMAC_PPSCTRL_TRGMODS0 : 2;
      unsigned : 25;
    };
  };
} typeEMAC0_PPSCTRLBITS;
sfr volatile typeEMAC0_PPSCTRLBITS EMAC0_PPSCTRLbits absolute 0x400EC72C;

 typedef struct tagEMAC0_PPS0INTVLBITS {
  union {
    struct {
      unsigned EMAC_PPS0INTVL_PPS0INT : 32;
    };
  };
} typeEMAC0_PPS0INTVLBITS;
sfr volatile typeEMAC0_PPS0INTVLBITS EMAC0_PPS0INTVLbits absolute 0x400EC760;

 typedef struct tagEMAC0_PPS0WIDTHBITS {
  union {
    struct {
      unsigned EMAC_PPS0WIDTH : 32;
    };
  };
} typeEMAC0_PPS0WIDTHBITS;
sfr volatile typeEMAC0_PPS0WIDTHBITS EMAC0_PPS0WIDTHbits absolute 0x400EC764;

 typedef struct tagEMAC0_DMABUSMODBITS {
  union {
    struct {
      unsigned EMAC_DMABUSMOD_SWR : 1;
      unsigned EMAC_DMABUSMOD_DA : 1;
      unsigned EMAC_DMABUSMOD_DSL : 5;
      unsigned EMAC_DMABUSMOD_ATDS : 1;
      unsigned EMAC_DMABUSMOD_PBL : 6;
      unsigned EMAC_DMABUSMOD_PR : 2;
      unsigned EMAC_DMABUSMOD_FB : 1;
      unsigned EMAC_DMABUSMOD_RPBL : 6;
      unsigned EMAC_DMABUSMOD_USP : 1;
      unsigned EMAC_DMABUSMOD_8XPBL : 1;
      unsigned EMAC_DMABUSMOD_AAL : 1;
      unsigned EMAC_DMABUSMOD_MB : 1;
      unsigned EMAC_DMABUSMOD_TXPR : 1;
      unsigned : 3;
      unsigned EMAC_DMABUSMOD_RIB : 1;
    };
  };
} typeEMAC0_DMABUSMODBITS;
sfr volatile typeEMAC0_DMABUSMODBITS EMAC0_DMABUSMODbits absolute 0x400ECC00;

 typedef struct tagEMAC0_TXPOLLDBITS {
  union {
    struct {
      unsigned EMAC_TXPOLLD_TPD : 32;
    };
  };
} typeEMAC0_TXPOLLDBITS;
sfr volatile typeEMAC0_TXPOLLDBITS EMAC0_TXPOLLDbits absolute 0x400ECC04;

 typedef struct tagEMAC0_RXPOLLDBITS {
  union {
    struct {
      unsigned EMAC_RXPOLLD_RPD : 32;
    };
  };
} typeEMAC0_RXPOLLDBITS;
sfr volatile typeEMAC0_RXPOLLDBITS EMAC0_RXPOLLDbits absolute 0x400ECC08;

 typedef struct tagEMAC0_RXDLADDRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned EMAC_RXDLADDR_STRXLIST : 30;
    };
  };
} typeEMAC0_RXDLADDRBITS;
sfr volatile typeEMAC0_RXDLADDRBITS EMAC0_RXDLADDRbits absolute 0x400ECC0C;

 typedef struct tagEMAC0_TXDLADDRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned EMAC_TXDLADDR_TXDLADDR : 30;
    };
  };
} typeEMAC0_TXDLADDRBITS;
sfr volatile typeEMAC0_TXDLADDRBITS EMAC0_TXDLADDRbits absolute 0x400ECC10;

 typedef struct tagEMAC0_DMARISBITS {
  union {
    struct {
      unsigned EMAC_DMARIS_TI : 1;
      unsigned EMAC_DMARIS_TPS : 1;
      unsigned EMAC_DMARIS_TU : 1;
      unsigned EMAC_DMARIS_TJT : 1;
      unsigned EMAC_DMARIS_OVF : 1;
      unsigned EMAC_DMARIS_UNF : 1;
      unsigned EMAC_DMARIS_RI : 1;
      unsigned EMAC_DMARIS_RU : 1;
      unsigned EMAC_DMARIS_RPS : 1;
      unsigned EMAC_DMARIS_RWT : 1;
      unsigned EMAC_DMARIS_ETI : 1;
      unsigned : 2;
      unsigned EMAC_DMARIS_FBI : 1;
      unsigned EMAC_DMARIS_ERI : 1;
      unsigned EMAC_DMARIS_AIS : 1;
      unsigned EMAC_DMARIS_NIS : 1;
      unsigned EMAC_DMARIS_RS : 3;
      unsigned EMAC_DMARIS_TS : 3;
      unsigned EMAC_DMARIS_AE : 3;
      unsigned : 1;
      unsigned EMAC_DMARIS_MMC : 1;
      unsigned EMAC_DMARIS_PMT : 1;
      unsigned EMAC_DMARIS_TT : 1;
      unsigned : 2;
    };
  };
} typeEMAC0_DMARISBITS;
sfr volatile typeEMAC0_DMARISBITS EMAC0_DMARISbits absolute 0x400ECC14;

 typedef struct tagEMAC0_DMAOPMODEBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EMAC_DMAOPMODE_SR : 1;
      unsigned EMAC_DMAOPMODE_OSF : 1;
      unsigned EMAC_DMAOPMODE_RTC : 2;
      unsigned EMAC_DMAOPMODE_DGF : 1;
      unsigned EMAC_DMAOPMODE_FUF : 1;
      unsigned EMAC_DMAOPMODE_FEF : 1;
      unsigned : 5;
      unsigned EMAC_DMAOPMODE_ST : 1;
      unsigned EMAC_DMAOPMODE_TTC : 3;
      unsigned : 3;
      unsigned EMAC_DMAOPMODE_FTF : 1;
      unsigned EMAC_DMAOPMODE_TSF : 1;
      unsigned : 2;
      unsigned EMAC_DMAOPMODE_DFF : 1;
      unsigned EMAC_DMAOPMODE_RSF : 1;
      unsigned EMAC_DMAOPMODE_DT : 1;
      unsigned : 5;
    };
  };
} typeEMAC0_DMAOPMODEBITS;
sfr volatile typeEMAC0_DMAOPMODEBITS EMAC0_DMAOPMODEbits absolute 0x400ECC18;

 typedef struct tagEMAC0_DMAIMBITS {
  union {
    struct {
      unsigned EMAC_DMAIM_TIE : 1;
      unsigned EMAC_DMAIM_TSE : 1;
      unsigned EMAC_DMAIM_TUE : 1;
      unsigned EMAC_DMAIM_TJE : 1;
      unsigned EMAC_DMAIM_OVE : 1;
      unsigned EMAC_DMAIM_UNE : 1;
      unsigned EMAC_DMAIM_RIE : 1;
      unsigned EMAC_DMAIM_RUE : 1;
      unsigned EMAC_DMAIM_RSE : 1;
      unsigned EMAC_DMAIM_RWE : 1;
      unsigned EMAC_DMAIM_ETE : 1;
      unsigned : 2;
      unsigned EMAC_DMAIM_FBE : 1;
      unsigned EMAC_DMAIM_ERE : 1;
      unsigned EMAC_DMAIM_AIE : 1;
      unsigned EMAC_DMAIM_NIE : 1;
      unsigned : 15;
    };
  };
} typeEMAC0_DMAIMBITS;
sfr volatile typeEMAC0_DMAIMBITS EMAC0_DMAIMbits absolute 0x400ECC1C;

 typedef struct tagEMAC0_MFBOCBITS {
  union {
    struct {
      unsigned EMAC_MFBOC_MISFRMCNT : 16;
      unsigned EMAC_MFBOC_MISCNTOVF : 1;
      unsigned EMAC_MFBOC_OVFFRMCNT : 11;
      unsigned EMAC_MFBOC_OVFCNTOVF : 1;
      unsigned : 3;
    };
  };
} typeEMAC0_MFBOCBITS;
sfr volatile typeEMAC0_MFBOCBITS EMAC0_MFBOCbits absolute 0x400ECC20;

 typedef struct tagEMAC0_RXINTWDTBITS {
  union {
    struct {
      unsigned EMAC_RXINTWDT_RIWT : 8;
      unsigned : 24;
    };
  };
} typeEMAC0_RXINTWDTBITS;
sfr volatile typeEMAC0_RXINTWDTBITS EMAC0_RXINTWDTbits absolute 0x400ECC24;

 typedef struct tagEMAC0_HOSTXDESCBITS {
  union {
    struct {
      unsigned EMAC_HOSTXDESC_CURTXDESC : 32;
    };
  };
} typeEMAC0_HOSTXDESCBITS;
sfr volatile typeEMAC0_HOSTXDESCBITS EMAC0_HOSTXDESCbits absolute 0x400ECC48;

 typedef struct tagEMAC0_HOSRXDESCBITS {
  union {
    struct {
      unsigned EMAC_HOSRXDESC_CURRXDESC : 32;
    };
  };
} typeEMAC0_HOSRXDESCBITS;
sfr volatile typeEMAC0_HOSRXDESCBITS EMAC0_HOSRXDESCbits absolute 0x400ECC4C;

 typedef struct tagEMAC0_HOSTXBABITS {
  union {
    struct {
      unsigned EMAC_HOSTXBA_CURTXBUFA : 32;
    };
  };
} typeEMAC0_HOSTXBABITS;
sfr volatile typeEMAC0_HOSTXBABITS EMAC0_HOSTXBAbits absolute 0x400ECC50;

 typedef struct tagEMAC0_HOSRXBABITS {
  union {
    struct {
      unsigned EMAC_HOSRXBA_CURRXBUFA : 32;
    };
  };
} typeEMAC0_HOSRXBABITS;
sfr volatile typeEMAC0_HOSRXBABITS EMAC0_HOSRXBAbits absolute 0x400ECC54;

 typedef struct tagEMAC0_PPBITS {
  union {
    struct {
      unsigned EMAC_PP_PHYTYPE : 3;
      unsigned : 5;
      unsigned EMAC_PP_MACTYPE : 3;
      unsigned : 21;
    };
  };
} typeEMAC0_PPBITS;
sfr volatile typeEMAC0_PPBITS EMAC0_PPbits absolute 0x400ECFC0;

 typedef struct tagEMAC0_PCBITS {
  union {
    struct {
      unsigned EMAC_PC_PHYHOLD : 1;
      unsigned EMAC_PC_ANMODE : 2;
      unsigned EMAC_PC_ANEN : 1;
      unsigned EMAC_PC_FASTANSEL : 2;
      unsigned EMAC_PC_FASTANEN : 1;
      unsigned EMAC_PC_EXTFD : 1;
      unsigned EMAC_PC_FASTLUPD : 1;
      unsigned EMAC_PC_FASTRXDV : 1;
      unsigned EMAC_PC_MDIXEN : 1;
      unsigned EMAC_PC_FASTMDIX : 1;
      unsigned EMAC_PC_RBSTMDIX : 1;
      unsigned EMAC_PC_MDISWAP : 1;
      unsigned EMAC_PC_POLSWAP : 1;
      unsigned EMAC_PC_FASTLDMODE : 5;
      unsigned EMAC_PC_TDRRUN : 1;
      unsigned EMAC_PC_LRR : 1;
      unsigned EMAC_PC_ISOMIILL : 1;
      unsigned EMAC_PC_RXERIDLE : 1;
      unsigned EMAC_PC_NIBDETDIS : 1;
      unsigned EMAC_PC_DIGRESTART : 1;
      unsigned : 2;
      unsigned EMAC_PC_PINTFS : 3;
      unsigned EMAC_PC_PHYEXT : 1;
    };
  };
} typeEMAC0_PCBITS;
sfr volatile typeEMAC0_PCBITS EMAC0_PCbits absolute 0x400ECFC4;

 typedef struct tagEMAC0_CCBITS {
  union {
    struct {
      unsigned EMAC_CC_CS : 4;
      unsigned : 12;
      unsigned EMAC_CC_CLKEN : 1;
      unsigned EMAC_CC_ECEXT : 1;
      unsigned EMAC_CC_PTPCEN : 1;
      unsigned : 13;
    };
  };
} typeEMAC0_CCBITS;
sfr volatile typeEMAC0_CCBITS EMAC0_CCbits absolute 0x400ECFC8;

 typedef struct tagSYSEXC_RISBITS {
  union {
    struct {
      unsigned SYSEXC_RIS_FPIDCRIS : 1;
      unsigned SYSEXC_RIS_FPDZCRIS : 1;
      unsigned SYSEXC_RIS_FPIOCRIS : 1;
      unsigned SYSEXC_RIS_FPUFCRIS : 1;
      unsigned SYSEXC_RIS_FPOFCRIS : 1;
      unsigned SYSEXC_RIS_FPIXCRIS : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_RISBITS;
sfr volatile typeSYSEXC_RISBITS SYSEXC_RISbits absolute 0x400F9000;

 typedef struct tagSYSEXC_IMBITS {
  union {
    struct {
      unsigned SYSEXC_IM_FPIDCIM : 1;
      unsigned SYSEXC_IM_FPDZCIM : 1;
      unsigned SYSEXC_IM_FPIOCIM : 1;
      unsigned SYSEXC_IM_FPUFCIM : 1;
      unsigned SYSEXC_IM_FPOFCIM : 1;
      unsigned SYSEXC_IM_FPIXCIM : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_IMBITS;
sfr volatile typeSYSEXC_IMBITS SYSEXC_IMbits absolute 0x400F9004;

 typedef struct tagSYSEXC_MISBITS {
  union {
    struct {
      unsigned SYSEXC_MIS_FPIDCMIS : 1;
      unsigned SYSEXC_MIS_FPDZCMIS : 1;
      unsigned SYSEXC_MIS_FPIOCMIS : 1;
      unsigned SYSEXC_MIS_FPUFCMIS : 1;
      unsigned SYSEXC_MIS_FPOFCMIS : 1;
      unsigned SYSEXC_MIS_FPIXCMIS : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_MISBITS;
sfr volatile typeSYSEXC_MISBITS SYSEXC_MISbits absolute 0x400F9008;

 typedef struct tagSYSEXC_ICBITS {
  union {
    struct {
      unsigned SYSEXC_IC_FPIDCIC : 1;
      unsigned SYSEXC_IC_FPDZCIC : 1;
      unsigned SYSEXC_IC_FPIOCIC : 1;
      unsigned SYSEXC_IC_FPUFCIC : 1;
      unsigned SYSEXC_IC_FPOFCIC : 1;
      unsigned SYSEXC_IC_FPIXCIC : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_ICBITS;
sfr volatile typeSYSEXC_ICBITS SYSEXC_ICbits absolute 0x400F900C;

 typedef struct tagHIB_RTCCBITS {
  union {
    struct {
      unsigned HIB_RTCC : 32;
    };
  };
} typeHIB_RTCCBITS;
sfr volatile typeHIB_RTCCBITS HIB_RTCCbits absolute 0x400FC000;

 typedef struct tagHIB_RTCM0BITS {
  union {
    struct {
      unsigned HIB_RTCM0 : 32;
    };
  };
} typeHIB_RTCM0BITS;
sfr volatile typeHIB_RTCM0BITS HIB_RTCM0bits absolute 0x400FC004;

 typedef struct tagHIB_RTCLDBITS {
  union {
    struct {
      unsigned HIB_RTCLD : 32;
    };
  };
} typeHIB_RTCLDBITS;
sfr volatile typeHIB_RTCLDBITS HIB_RTCLDbits absolute 0x400FC00C;

 typedef struct tagHIB_CTLBITS {
  union {
    struct {
      unsigned HIB_CTL_RTCEN : 1;
      unsigned HIB_CTL_HIBREQ : 1;
      unsigned : 1;
      unsigned HIB_CTL_RTCWEN : 1;
      unsigned HIB_CTL_PINWEN : 1;
      unsigned : 1;
      unsigned HIB_CTL_CLK32EN : 1;
      unsigned HIB_CTL_VABORT : 1;
      unsigned HIB_CTL_VDD3ON : 1;
      unsigned HIB_CTL_BATWKEN : 1;
      unsigned HIB_CTL_BATCHK : 1;
      unsigned : 2;
      unsigned HIB_CTL_VBATSEL : 2;
      unsigned : 1;
      unsigned HIB_CTL_OSCBYP : 1;
      unsigned HIB_CTL_OSCDRV : 1;
      unsigned : 1;
      unsigned HIB_CTL_OSCSEL : 1;
      unsigned : 10;
      unsigned HIB_CTL_RETCLR : 1;
      unsigned HIB_CTL_WRC : 1;
    };
  };
} typeHIB_CTLBITS;
sfr volatile typeHIB_CTLBITS HIB_CTLbits absolute 0x400FC010;

 typedef struct tagHIB_IMBITS {
  union {
    struct {
      unsigned HIB_IM_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_IM_LOWBAT : 1;
      unsigned HIB_IM_EXTW : 1;
      unsigned HIB_IM_WC : 1;
      unsigned HIB_IM_PADIOWK : 1;
      unsigned HIB_IM_RSTWK : 1;
      unsigned HIB_IM_VDDFAIL : 1;
      unsigned : 24;
    };
  };
} typeHIB_IMBITS;
sfr volatile typeHIB_IMBITS HIB_IMbits absolute 0x400FC014;

 typedef struct tagHIB_RISBITS {
  union {
    struct {
      unsigned HIB_RIS_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_RIS_LOWBAT : 1;
      unsigned HIB_RIS_EXTW : 1;
      unsigned HIB_RIS_WC : 1;
      unsigned HIB_RIS_PADIOWK : 1;
      unsigned HIB_RIS_RSTWK : 1;
      unsigned HIB_RIS_VDDFAIL : 1;
      unsigned : 24;
    };
  };
} typeHIB_RISBITS;
sfr volatile typeHIB_RISBITS HIB_RISbits absolute 0x400FC018;

 typedef struct tagHIB_MISBITS {
  union {
    struct {
      unsigned HIB_MIS_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_MIS_LOWBAT : 1;
      unsigned HIB_MIS_EXTW : 1;
      unsigned HIB_MIS_WC : 1;
      unsigned HIB_MIS_PADIOWK : 1;
      unsigned HIB_MIS_RSTWK : 1;
      unsigned HIB_MIS_VDDFAIL : 1;
      unsigned : 24;
    };
  };
} typeHIB_MISBITS;
sfr volatile typeHIB_MISBITS HIB_MISbits absolute 0x400FC01C;

 typedef struct tagHIB_ICBITS {
  union {
    struct {
      unsigned HIB_IC_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_IC_LOWBAT : 1;
      unsigned HIB_IC_EXTW : 1;
      unsigned HIB_IC_WC : 1;
      unsigned HIB_IC_PADIOWK : 1;
      unsigned HIB_IC_RSTWK : 1;
      unsigned HIB_IC_VDDFAIL : 1;
      unsigned : 24;
    };
  };
} typeHIB_ICBITS;
sfr volatile typeHIB_ICBITS HIB_ICbits absolute 0x400FC020;

 typedef struct tagHIB_RTCTBITS {
  union {
    struct {
      unsigned HIB_RTCT_TRIM : 16;
      unsigned : 16;
    };
  };
} typeHIB_RTCTBITS;
sfr volatile typeHIB_RTCTBITS HIB_RTCTbits absolute 0x400FC024;

 typedef struct tagHIB_RTCSSBITS {
  union {
    struct {
      unsigned HIB_RTCSS_RTCSSC : 15;
      unsigned : 1;
      unsigned HIB_RTCSS_RTCSSM : 15;
      unsigned : 1;
    };
  };
} typeHIB_RTCSSBITS;
sfr volatile typeHIB_RTCSSBITS HIB_RTCSSbits absolute 0x400FC028;

 typedef struct tagHIB_IOBITS {
  union {
    struct {
      unsigned HIB_IO_WUUNLK : 1;
      unsigned : 3;
      unsigned HIB_IO_WURSTEN : 1;
      unsigned : 26;
      unsigned HIB_IO_IOWRC : 1;
    };
  };
} typeHIB_IOBITS;
sfr volatile typeHIB_IOBITS HIB_IObits absolute 0x400FC02C;

 typedef struct tagHIB_DATABITS {
  union {
    struct {
      unsigned HIB_DATA_RTD : 32;
    };
  };
} typeHIB_DATABITS;
sfr volatile typeHIB_DATABITS HIB_DATAbits absolute 0x400FC030;

 typedef struct tagHIB_CALCTLBITS {
  union {
    struct {
      unsigned HIB_CALCTL_CALEN : 1;
      unsigned : 1;
      unsigned HIB_CALCTL_CAL24 : 1;
      unsigned : 29;
    };
  };
} typeHIB_CALCTLBITS;
sfr volatile typeHIB_CALCTLBITS HIB_CALCTLbits absolute 0x400FC300;

 typedef struct tagHIB_CAL0BITS {
  union {
    struct {
      unsigned HIB_CAL0_SEC : 6;
      unsigned : 2;
      unsigned HIB_CAL0_MIN : 6;
      unsigned : 2;
      unsigned HIB_CAL0_HR : 5;
      unsigned : 1;
      unsigned HIB_CAL0_AMPM : 1;
      unsigned : 8;
      unsigned HIB_CAL0_VALID : 1;
    };
  };
} typeHIB_CAL0BITS;
sfr volatile typeHIB_CAL0BITS HIB_CAL0bits absolute 0x400FC310;

 typedef struct tagHIB_CAL1BITS {
  union {
    struct {
      unsigned HIB_CAL1_DOM : 5;
      unsigned : 3;
      unsigned HIB_CAL1_MON : 4;
      unsigned : 4;
      unsigned HIB_CAL1_YEAR : 7;
      unsigned : 1;
      unsigned HIB_CAL1_DOW : 3;
      unsigned : 4;
      unsigned HIB_CAL1_VALID : 1;
    };
  };
} typeHIB_CAL1BITS;
sfr volatile typeHIB_CAL1BITS HIB_CAL1bits absolute 0x400FC314;

 typedef struct tagHIB_CALLD0BITS {
  union {
    struct {
      unsigned HIB_CALLD0_SEC : 6;
      unsigned : 2;
      unsigned HIB_CALLD0_MIN : 6;
      unsigned : 2;
      unsigned HIB_CALLD0_HR : 5;
      unsigned : 1;
      unsigned HIB_CALLD0_AMPM : 1;
      unsigned : 9;
    };
  };
} typeHIB_CALLD0BITS;
sfr volatile typeHIB_CALLD0BITS HIB_CALLD0bits absolute 0x400FC320;

 typedef struct tagHIB_CALLD1BITS {
  union {
    struct {
      unsigned HIB_CALLD1_DOM : 5;
      unsigned : 3;
      unsigned HIB_CALLD1_MON : 4;
      unsigned : 4;
      unsigned HIB_CALLD1_YEAR : 7;
      unsigned : 1;
      unsigned HIB_CALLD1_DOW : 3;
      unsigned : 5;
    };
  };
} typeHIB_CALLD1BITS;
sfr volatile typeHIB_CALLD1BITS HIB_CALLD1bits absolute 0x400FC324;

 typedef struct tagHIB_CALM0BITS {
  union {
    struct {
      unsigned HIB_CALM0_SEC : 6;
      unsigned : 2;
      unsigned HIB_CALM0_MIN : 6;
      unsigned : 2;
      unsigned HIB_CALM0_HR : 5;
      unsigned : 1;
      unsigned HIB_CALM0_AMPM : 1;
      unsigned : 9;
    };
  };
} typeHIB_CALM0BITS;
sfr volatile typeHIB_CALM0BITS HIB_CALM0bits absolute 0x400FC330;

 typedef struct tagHIB_CALM1BITS {
  union {
    struct {
      unsigned HIB_CALM1_DOM : 5;
      unsigned : 27;
    };
  };
} typeHIB_CALM1BITS;
sfr volatile typeHIB_CALM1BITS HIB_CALM1bits absolute 0x400FC334;

 typedef struct tagHIB_LOCKBITS {
  union {
    struct {
      unsigned HIB_LOCK_HIBLOCK : 32;
    };
  };
} typeHIB_LOCKBITS;
sfr volatile typeHIB_LOCKBITS HIB_LOCKbits absolute 0x400FC360;

 typedef struct tagHIB_TPCTLBITS {
  union {
    struct {
      unsigned HIB_TPCTL_TPEN : 1;
      unsigned : 3;
      unsigned HIB_TPCTL_TPCLR : 1;
      unsigned : 3;
      unsigned HIB_TPCTL_MEMCLR : 2;
      unsigned : 1;
      unsigned HIB_TPCTL_WAKE : 1;
      unsigned : 20;
    };
  };
} typeHIB_TPCTLBITS;
sfr volatile typeHIB_TPCTLBITS HIB_TPCTLbits absolute 0x400FC400;

 typedef struct tagHIB_TPSTATBITS {
  union {
    struct {
      unsigned HIB_TPSTAT_XOSCFAIL : 1;
      unsigned HIB_TPSTAT_XOSCST : 1;
      unsigned HIB_TPSTAT_STATE : 2;
      unsigned : 28;
    };
  };
} typeHIB_TPSTATBITS;
sfr volatile typeHIB_TPSTATBITS HIB_TPSTATbits absolute 0x400FC404;

 typedef struct tagHIB_TPIOBITS {
  union {
    struct {
      unsigned HIB_TPIO_EN0 : 1;
      unsigned HIB_TPIO_LEV0 : 1;
      unsigned HIB_TPIO_PUEN0 : 1;
      unsigned HIB_TPIO_GFLTR0 : 1;
      unsigned : 4;
      unsigned HIB_TPIO_EN1 : 1;
      unsigned HIB_TPIO_LEV1 : 1;
      unsigned HIB_TPIO_PUEN1 : 1;
      unsigned HIB_TPIO_GFLTR1 : 1;
      unsigned : 4;
      unsigned HIB_TPIO_EN2 : 1;
      unsigned HIB_TPIO_LEV2 : 1;
      unsigned HIB_TPIO_PUEN2 : 1;
      unsigned HIB_TPIO_GFLTR2 : 1;
      unsigned : 4;
      unsigned HIB_TPIO_EN3 : 1;
      unsigned HIB_TPIO_LEV3 : 1;
      unsigned HIB_TPIO_PUEN3 : 1;
      unsigned HIB_TPIO_GFLTR3 : 1;
      unsigned : 4;
    };
  };
} typeHIB_TPIOBITS;
sfr volatile typeHIB_TPIOBITS HIB_TPIObits absolute 0x400FC410;

 typedef struct tagHIB_TPLOG0BITS {
  union {
    struct {
      unsigned HIB_TPLOG0_TIME : 32;
    };
  };
} typeHIB_TPLOG0BITS;
sfr volatile typeHIB_TPLOG0BITS HIB_TPLOG0bits absolute 0x400FC4E0;

 typedef struct tagHIB_TPLOG1BITS {
  union {
    struct {
      unsigned HIB_TPLOG1_TRIG0 : 1;
      unsigned HIB_TPLOG1_TRIG1 : 1;
      unsigned HIB_TPLOG1_TRIG2 : 1;
      unsigned HIB_TPLOG1_TRIG3 : 1;
      unsigned : 12;
      unsigned HIB_TPLOG1_XOSC : 1;
      unsigned : 15;
    };
  };
} typeHIB_TPLOG1BITS;
sfr volatile typeHIB_TPLOG1BITS HIB_TPLOG1bits absolute 0x400FC4E4;

 typedef struct tagHIB_TPLOG2BITS {
  union {
    struct {
      unsigned HIB_TPLOG2_TIME : 32;
    };
  };
} typeHIB_TPLOG2BITS;
sfr volatile typeHIB_TPLOG2BITS HIB_TPLOG2bits absolute 0x400FC4E8;

 typedef struct tagHIB_TPLOG3BITS {
  union {
    struct {
      unsigned HIB_TPLOG3_TRIG0 : 1;
      unsigned HIB_TPLOG3_TRIG1 : 1;
      unsigned HIB_TPLOG3_TRIG2 : 1;
      unsigned HIB_TPLOG3_TRIG3 : 1;
      unsigned : 12;
      unsigned HIB_TPLOG3_XOSC : 1;
      unsigned : 15;
    };
  };
} typeHIB_TPLOG3BITS;
sfr volatile typeHIB_TPLOG3BITS HIB_TPLOG3bits absolute 0x400FC4EC;

 typedef struct tagHIB_TPLOG4BITS {
  union {
    struct {
      unsigned HIB_TPLOG4_TIME : 32;
    };
  };
} typeHIB_TPLOG4BITS;
sfr volatile typeHIB_TPLOG4BITS HIB_TPLOG4bits absolute 0x400FC4F0;

 typedef struct tagHIB_TPLOG5BITS {
  union {
    struct {
      unsigned HIB_TPLOG5_TRIG0 : 1;
      unsigned HIB_TPLOG5_TRIG1 : 1;
      unsigned HIB_TPLOG5_TRIG2 : 1;
      unsigned HIB_TPLOG5_TRIG3 : 1;
      unsigned : 12;
      unsigned HIB_TPLOG5_XOSC : 1;
      unsigned : 15;
    };
  };
} typeHIB_TPLOG5BITS;
sfr volatile typeHIB_TPLOG5BITS HIB_TPLOG5bits absolute 0x400FC4F4;

 typedef struct tagHIB_TPLOG6BITS {
  union {
    struct {
      unsigned HIB_TPLOG6_TIME : 32;
    };
  };
} typeHIB_TPLOG6BITS;
sfr volatile typeHIB_TPLOG6BITS HIB_TPLOG6bits absolute 0x400FC4F8;

 typedef struct tagHIB_TPLOG7BITS {
  union {
    struct {
      unsigned HIB_TPLOG7_TRIG0 : 1;
      unsigned HIB_TPLOG7_TRIG1 : 1;
      unsigned HIB_TPLOG7_TRIG2 : 1;
      unsigned HIB_TPLOG7_TRIG3 : 1;
      unsigned : 12;
      unsigned HIB_TPLOG7_XOSC : 1;
      unsigned : 15;
    };
  };
} typeHIB_TPLOG7BITS;
sfr volatile typeHIB_TPLOG7BITS HIB_TPLOG7bits absolute 0x400FC4FC;

 typedef struct tagHIB_PPBITS {
  union {
    struct {
      unsigned HIB_PP_WAKENC : 1;
      unsigned HIB_PP_TAMPER : 1;
      unsigned : 30;
    };
  };
} typeHIB_PPBITS;
sfr volatile typeHIB_PPBITS HIB_PPbits absolute 0x400FCFC0;

 typedef struct tagHIB_CCBITS {
  union {
    struct {
      unsigned HIB_CC_SYSCLKEN : 1;
      unsigned : 31;
    };
  };
} typeHIB_CCBITS;
sfr volatile typeHIB_CCBITS HIB_CCbits absolute 0x400FCFC8;

 typedef struct tagFLASH_CTRL_FMABITS {
  union {
    struct {
      unsigned FLASH_FMA_OFFSET : 20;
      unsigned : 12;
    };
  };
} typeFLASH_CTRL_FMABITS;
sfr volatile typeFLASH_CTRL_FMABITS FLASH_CTRL_FMAbits absolute 0x400FD000;

 typedef struct tagFLASH_CTRL_FMDBITS {
  union {
    struct {
      unsigned FLASH_FMD_DATA : 32;
    };
  };
} typeFLASH_CTRL_FMDBITS;
sfr volatile typeFLASH_CTRL_FMDBITS FLASH_CTRL_FMDbits absolute 0x400FD004;

 typedef struct tagFLASH_CTRL_FMCBITS {
  union {
    struct {
      unsigned FLASH_FMC_WRITE : 1;
      unsigned FLASH_FMC_ERASE : 1;
      unsigned FLASH_FMC_MERASE : 1;
      unsigned FLASH_FMC_COMT : 1;
      unsigned : 13;
      unsigned FLASH_FMC_WRKEY : 15;
    };
  };
} typeFLASH_CTRL_FMCBITS;
sfr volatile typeFLASH_CTRL_FMCBITS FLASH_CTRL_FMCbits absolute 0x400FD008;

 typedef struct tagFLASH_CTRL_FCRISBITS {
  union {
    struct {
      unsigned FLASH_FCRIS_ARIS : 1;
      unsigned FLASH_FCRIS_PRIS : 1;
      unsigned FLASH_FCRIS_ERIS : 1;
      unsigned : 6;
      unsigned FLASH_FCRIS_VOLTRIS : 1;
      unsigned FLASH_FCRIS_INVDRIS : 1;
      unsigned FLASH_FCRIS_ERRIS : 1;
      unsigned : 1;
      unsigned FLASH_FCRIS_PROGRIS : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCRISBITS;
sfr volatile typeFLASH_CTRL_FCRISBITS FLASH_CTRL_FCRISbits absolute 0x400FD00C;

 typedef struct tagFLASH_CTRL_FCIMBITS {
  union {
    struct {
      unsigned FLASH_FCIM_AMASK : 1;
      unsigned FLASH_FCIM_PMASK : 1;
      unsigned FLASH_FCIM_EMASK : 1;
      unsigned : 6;
      unsigned FLASH_FCIM_VOLTMASK : 1;
      unsigned FLASH_FCIM_INVDMASK : 1;
      unsigned FLASH_FCIM_ERMASK : 1;
      unsigned : 1;
      unsigned FLASH_FCIM_PROGMASK : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCIMBITS;
sfr volatile typeFLASH_CTRL_FCIMBITS FLASH_CTRL_FCIMbits absolute 0x400FD010;

 typedef struct tagFLASH_CTRL_FCMISCBITS {
  union {
    struct {
      unsigned FLASH_FCMISC_AMISC : 1;
      unsigned FLASH_FCMISC_PMISC : 1;
      unsigned FLASH_FCMISC_EMISC : 1;
      unsigned : 6;
      unsigned FLASH_FCMISC_VOLTMISC : 1;
      unsigned FLASH_FCMISC_INVDMISC : 1;
      unsigned FLASH_FCMISC_ERMISC : 1;
      unsigned : 1;
      unsigned FLASH_FCMISC_PROGMISC : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCMISCBITS;
sfr volatile typeFLASH_CTRL_FCMISCBITS FLASH_CTRL_FCMISCbits absolute 0x400FD014;

 typedef struct tagFLASH_CTRL_FMC2BITS {
  union {
    struct {
      unsigned FLASH_FMC2_WRBUF : 1;
      unsigned : 31;
    };
  };
} typeFLASH_CTRL_FMC2BITS;
sfr volatile typeFLASH_CTRL_FMC2BITS FLASH_CTRL_FMC2bits absolute 0x400FD020;

 typedef struct tagFLASH_CTRL_FWBVALBITS {
  union {
    struct {
      unsigned FLASH_FWBVAL_FWB : 32;
    };
  };
} typeFLASH_CTRL_FWBVALBITS;
sfr volatile typeFLASH_CTRL_FWBVALBITS FLASH_CTRL_FWBVALbits absolute 0x400FD030;

 typedef struct tagFLASH_CTRL_FLPEKEYBITS {
  union {
    struct {
      unsigned FLASH_FLPEKEY_PEKEY : 16;
      unsigned : 16;
    };
  };
} typeFLASH_CTRL_FLPEKEYBITS;
sfr volatile typeFLASH_CTRL_FLPEKEYBITS FLASH_CTRL_FLPEKEYbits absolute 0x400FD03C;

 typedef struct tagFLASH_CTRL_FWBNBITS {
  union {
    struct {
      unsigned FLASH_FWBN_DATA : 32;
    };
  };
} typeFLASH_CTRL_FWBNBITS;
sfr volatile typeFLASH_CTRL_FWBNBITS FLASH_CTRL_FWBNbits absolute 0x400FD100;

 typedef struct tagFLASH_CTRL_PPBITS {
  union {
    struct {
      unsigned FLASH_PP_SIZE : 16;
      unsigned FLASH_PP_MAINSS : 3;
      unsigned FLASH_PP_EESS : 4;
      unsigned : 5;
      unsigned FLASH_PP_DFA : 1;
      unsigned FLASH_PP_FMM : 1;
      unsigned FLASH_PP_PFC : 1;
      unsigned : 1;
    };
  };
} typeFLASH_CTRL_PPBITS;
sfr volatile typeFLASH_CTRL_PPBITS FLASH_CTRL_PPbits absolute 0x400FDFC0;

 typedef struct tagFLASH_CTRL_SSIZEBITS {
  union {
    struct {
      unsigned FLASH_SSIZE_SIZE : 16;
      unsigned : 16;
    };
  };
} typeFLASH_CTRL_SSIZEBITS;
sfr volatile typeFLASH_CTRL_SSIZEBITS FLASH_CTRL_SSIZEbits absolute 0x400FDFC4;

 typedef struct tagFLASH_CTRL_CONFBITS {
  union {
    struct {
      unsigned : 16;
      unsigned FLASH_CONF_FPFOFF : 1;
      unsigned FLASH_CONF_FPFON : 1;
      unsigned : 2;
      unsigned FLASH_CONF_CLRTV : 1;
      unsigned : 8;
      unsigned FLASH_CONF_SPFE : 1;
      unsigned FLASH_CONF_FMME : 1;
      unsigned : 1;
    };
  };
} typeFLASH_CTRL_CONFBITS;
sfr volatile typeFLASH_CTRL_CONFBITS FLASH_CTRL_CONFbits absolute 0x400FDFC8;

 typedef struct tagFLASH_CTRL_ROMSWMAPBITS {
  union {
    struct {
      unsigned FLASH_ROMSWMAP_SW0EN : 2;
      unsigned FLASH_ROMSWMAP_SW1EN : 2;
      unsigned FLASH_ROMSWMAP_SW2EN : 2;
      unsigned FLASH_ROMSWMAP_SW3EN : 2;
      unsigned FLASH_ROMSWMAP_SW4EN : 2;
      unsigned FLASH_ROMSWMAP_SW5EN : 2;
      unsigned FLASH_ROMSWMAP_SW6EN : 2;
      unsigned FLASH_ROMSWMAP_SW7EN : 2;
      unsigned : 16;
    };
  };
} typeFLASH_CTRL_ROMSWMAPBITS;
sfr volatile typeFLASH_CTRL_ROMSWMAPBITS FLASH_CTRL_ROMSWMAPbits absolute 0x400FDFCC;

 typedef struct tagFLASH_CTRL_DMASZBITS {
  union {
    struct {
      unsigned FLASH_DMASZ_SIZE : 18;
      unsigned : 14;
    };
  };
} typeFLASH_CTRL_DMASZBITS;
sfr volatile typeFLASH_CTRL_DMASZBITS FLASH_CTRL_DMASZbits absolute 0x400FDFD0;

 typedef struct tagFLASH_CTRL_DMASTBITS {
  union {
    struct {
      unsigned : 11;
      unsigned FLASH_DMAST_ADDR : 18;
      unsigned : 3;
    };
  };
} typeFLASH_CTRL_DMASTBITS;
sfr volatile typeFLASH_CTRL_DMASTBITS FLASH_CTRL_DMASTbits absolute 0x400FDFD4;

 typedef struct tagFLASH_CTRL_RVPBITS {
  union {
    struct {
      unsigned FLASH_RVP_RV : 32;
    };
  };
} typeFLASH_CTRL_RVPBITS;
sfr volatile typeFLASH_CTRL_RVPBITS FLASH_CTRL_RVPbits absolute 0x400FE0D4;

 typedef struct tagFLASH_CTRL_BOOTCFGBITS {
  union {
    struct {
      unsigned FLASH_BOOTCFG_DBG0 : 1;
      unsigned FLASH_BOOTCFG_DBG1 : 1;
      unsigned : 2;
      unsigned FLASH_BOOTCFG_KEY : 1;
      unsigned : 3;
      unsigned FLASH_BOOTCFG_EN : 1;
      unsigned FLASH_BOOTCFG_POL : 1;
      unsigned FLASH_BOOTCFG_PIN : 3;
      unsigned FLASH_BOOTCFG_PORT : 3;
      unsigned : 15;
      unsigned FLASH_BOOTCFG_NW : 1;
    };
  };
} typeFLASH_CTRL_BOOTCFGBITS;
sfr volatile typeFLASH_CTRL_BOOTCFGBITS FLASH_CTRL_BOOTCFGbits absolute 0x400FE1D0;

 typedef struct tagFLASH_CTRL_USERREG0BITS {
  union {
    struct {
      unsigned FLASH_USERREG0_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG0BITS;
sfr volatile typeFLASH_CTRL_USERREG0BITS FLASH_CTRL_USERREG0bits absolute 0x400FE1E0;

 typedef struct tagFLASH_CTRL_USERREG1BITS {
  union {
    struct {
      unsigned FLASH_USERREG1_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG1BITS;
sfr volatile typeFLASH_CTRL_USERREG1BITS FLASH_CTRL_USERREG1bits absolute 0x400FE1E4;

 typedef struct tagFLASH_CTRL_USERREG2BITS {
  union {
    struct {
      unsigned FLASH_USERREG2_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG2BITS;
sfr volatile typeFLASH_CTRL_USERREG2BITS FLASH_CTRL_USERREG2bits absolute 0x400FE1E8;

 typedef struct tagFLASH_CTRL_USERREG3BITS {
  union {
    struct {
      unsigned FLASH_USERREG3_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG3BITS;
sfr volatile typeFLASH_CTRL_USERREG3BITS FLASH_CTRL_USERREG3bits absolute 0x400FE1EC;

 typedef struct tagFLASH_CTRL_FMPRE8BITS {
  union {
    struct {
      unsigned FLASH_FMPRE8_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE8BITS;
sfr volatile typeFLASH_CTRL_FMPRE8BITS FLASH_CTRL_FMPRE8bits absolute 0x400FE220;

 typedef struct tagFLASH_CTRL_FMPRE9BITS {
  union {
    struct {
      unsigned FLASH_FMPRE9_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE9BITS;
sfr volatile typeFLASH_CTRL_FMPRE9BITS FLASH_CTRL_FMPRE9bits absolute 0x400FE224;

 typedef struct tagFLASH_CTRL_FMPRE10BITS {
  union {
    struct {
      unsigned FLASH_FMPRE10_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE10BITS;
sfr volatile typeFLASH_CTRL_FMPRE10BITS FLASH_CTRL_FMPRE10bits absolute 0x400FE228;

 typedef struct tagFLASH_CTRL_FMPRE11BITS {
  union {
    struct {
      unsigned FLASH_FMPRE11_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE11BITS;
sfr volatile typeFLASH_CTRL_FMPRE11BITS FLASH_CTRL_FMPRE11bits absolute 0x400FE22C;

 typedef struct tagFLASH_CTRL_FMPRE12BITS {
  union {
    struct {
      unsigned FLASH_FMPRE12_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE12BITS;
sfr volatile typeFLASH_CTRL_FMPRE12BITS FLASH_CTRL_FMPRE12bits absolute 0x400FE230;

 typedef struct tagFLASH_CTRL_FMPRE13BITS {
  union {
    struct {
      unsigned FLASH_FMPRE13_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE13BITS;
sfr volatile typeFLASH_CTRL_FMPRE13BITS FLASH_CTRL_FMPRE13bits absolute 0x400FE234;

 typedef struct tagFLASH_CTRL_FMPRE14BITS {
  union {
    struct {
      unsigned FLASH_FMPRE14_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE14BITS;
sfr volatile typeFLASH_CTRL_FMPRE14BITS FLASH_CTRL_FMPRE14bits absolute 0x400FE238;

 typedef struct tagFLASH_CTRL_FMPRE15BITS {
  union {
    struct {
      unsigned FLASH_FMPRE15_READ_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPRE15BITS;
sfr volatile typeFLASH_CTRL_FMPRE15BITS FLASH_CTRL_FMPRE15bits absolute 0x400FE23C;

 typedef struct tagFLASH_CTRL_FMPPE8BITS {
  union {
    struct {
      unsigned FLASH_FMPPE8_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE8BITS;
sfr volatile typeFLASH_CTRL_FMPPE8BITS FLASH_CTRL_FMPPE8bits absolute 0x400FE420;

 typedef struct tagFLASH_CTRL_FMPPE9BITS {
  union {
    struct {
      unsigned FLASH_FMPPE9_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE9BITS;
sfr volatile typeFLASH_CTRL_FMPPE9BITS FLASH_CTRL_FMPPE9bits absolute 0x400FE424;

 typedef struct tagFLASH_CTRL_FMPPE10BITS {
  union {
    struct {
      unsigned FLASH_FMPPE10_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE10BITS;
sfr volatile typeFLASH_CTRL_FMPPE10BITS FLASH_CTRL_FMPPE10bits absolute 0x400FE428;

 typedef struct tagFLASH_CTRL_FMPPE11BITS {
  union {
    struct {
      unsigned FLASH_FMPPE11_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE11BITS;
sfr volatile typeFLASH_CTRL_FMPPE11BITS FLASH_CTRL_FMPPE11bits absolute 0x400FE42C;

 typedef struct tagFLASH_CTRL_FMPPE12BITS {
  union {
    struct {
      unsigned FLASH_FMPPE12_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE12BITS;
sfr volatile typeFLASH_CTRL_FMPPE12BITS FLASH_CTRL_FMPPE12bits absolute 0x400FE430;

 typedef struct tagFLASH_CTRL_FMPPE13BITS {
  union {
    struct {
      unsigned FLASH_FMPPE13_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE13BITS;
sfr volatile typeFLASH_CTRL_FMPPE13BITS FLASH_CTRL_FMPPE13bits absolute 0x400FE434;

 typedef struct tagFLASH_CTRL_FMPPE14BITS {
  union {
    struct {
      unsigned FLASH_FMPPE14_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE14BITS;
sfr volatile typeFLASH_CTRL_FMPPE14BITS FLASH_CTRL_FMPPE14bits absolute 0x400FE438;

 typedef struct tagFLASH_CTRL_FMPPE15BITS {
  union {
    struct {
      unsigned FLASH_FMPPE15_PROG_ENABLE : 32;
    };
  };
} typeFLASH_CTRL_FMPPE15BITS;
sfr volatile typeFLASH_CTRL_FMPPE15BITS FLASH_CTRL_FMPPE15bits absolute 0x400FE43C;

 typedef struct tagSYSCTL_DID0BITS {
  union {
    struct {
      unsigned SYSCTL_DID0_MIN : 8;
      unsigned SYSCTL_DID0_MAJ : 8;
      unsigned SYSCTL_DID0_CLASS : 8;
      unsigned : 4;
      unsigned SYSCTL_DID0_VER : 3;
      unsigned : 1;
    };
  };
} typeSYSCTL_DID0BITS;
sfr volatile typeSYSCTL_DID0BITS SYSCTL_DID0bits absolute 0x400FE000;

 typedef struct tagSYSCTL_DID1BITS {
  union {
    struct {
      unsigned SYSCTL_DID1_QUAL : 2;
      unsigned SYSCTL_DID1_ROHS : 1;
      unsigned SYSCTL_DID1_PKG : 2;
      unsigned SYSCTL_DID1_TEMP : 3;
      unsigned : 5;
      unsigned SYSCTL_DID1_PINCNT : 3;
      unsigned SYSCTL_DID1_PRTNO : 8;
      unsigned SYSCTL_DID1_FAM : 4;
      unsigned SYSCTL_DID1_VER : 4;
    };
  };
} typeSYSCTL_DID1BITS;
sfr volatile typeSYSCTL_DID1BITS SYSCTL_DID1bits absolute 0x400FE004;

 typedef struct tagSYSCTL_PTBOCTLBITS {
  union {
    struct {
      unsigned SYSCTL_PTBOCTL_VDD_UBOR : 2;
      unsigned : 6;
      unsigned SYSCTL_PTBOCTL_VDDA_UBOR : 2;
      unsigned : 22;
    };
  };
} typeSYSCTL_PTBOCTLBITS;
sfr volatile typeSYSCTL_PTBOCTLBITS SYSCTL_PTBOCTLbits absolute 0x400FE038;

 typedef struct tagSYSCTL_RISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_RIS_BORRIS : 1;
      unsigned : 1;
      unsigned SYSCTL_RIS_MOFRIS : 1;
      unsigned : 2;
      unsigned SYSCTL_RIS_PLLLRIS : 1;
      unsigned : 1;
      unsigned SYSCTL_RIS_MOSCPUPRIS : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_RISBITS;
sfr volatile typeSYSCTL_RISBITS SYSCTL_RISbits absolute 0x400FE050;

 typedef struct tagSYSCTL_IMCBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_IMC_BORIM : 1;
      unsigned : 1;
      unsigned SYSCTL_IMC_MOFIM : 1;
      unsigned : 2;
      unsigned SYSCTL_IMC_PLLLIM : 1;
      unsigned : 1;
      unsigned SYSCTL_IMC_MOSCPUPIM : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_IMCBITS;
sfr volatile typeSYSCTL_IMCBITS SYSCTL_IMCbits absolute 0x400FE054;

 typedef struct tagSYSCTL_MISCBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_MISC_BORMIS : 1;
      unsigned : 1;
      unsigned SYSCTL_MISC_MOFMIS : 1;
      unsigned : 2;
      unsigned SYSCTL_MISC_PLLLMIS : 1;
      unsigned : 1;
      unsigned SYSCTL_MISC_MOSCPUPMIS : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_MISCBITS;
sfr volatile typeSYSCTL_MISCBITS SYSCTL_MISCbits absolute 0x400FE058;

 typedef struct tagSYSCTL_RESCBITS {
  union {
    struct {
      unsigned SYSCTL_RESC_EXT : 1;
      unsigned SYSCTL_RESC_POR : 1;
      unsigned SYSCTL_RESC_BOR : 1;
      unsigned SYSCTL_RESC_WDT0 : 1;
      unsigned SYSCTL_RESC_SW : 1;
      unsigned SYSCTL_RESC_WDT1 : 1;
      unsigned SYSCTL_RESC_HIB : 1;
      unsigned : 5;
      unsigned SYSCTL_RESC_HSSR : 1;
      unsigned : 3;
      unsigned SYSCTL_RESC_MOSCFAIL : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_RESCBITS;
sfr volatile typeSYSCTL_RESCBITS SYSCTL_RESCbits absolute 0x400FE05C;

 typedef struct tagSYSCTL_PWRTCBITS {
  union {
    struct {
      unsigned SYSCTL_PWRTC_VDD_UBOR : 1;
      unsigned : 3;
      unsigned SYSCTL_PWRTC_VDDA_UBOR : 1;
      unsigned : 27;
    };
  };
} typeSYSCTL_PWRTCBITS;
sfr volatile typeSYSCTL_PWRTCBITS SYSCTL_PWRTCbits absolute 0x400FE060;

 typedef struct tagSYSCTL_NMICBITS {
  union {
    struct {
      unsigned SYSCTL_NMIC_EXTERNAL : 1;
      unsigned : 1;
      unsigned SYSCTL_NMIC_POWER : 1;
      unsigned SYSCTL_NMIC_WDT0 : 1;
      unsigned : 1;
      unsigned SYSCTL_NMIC_WDT1 : 1;
      unsigned : 3;
      unsigned SYSCTL_NMIC_TAMPER : 1;
      unsigned : 6;
      unsigned SYSCTL_NMIC_MOSCFAIL : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_NMICBITS;
sfr volatile typeSYSCTL_NMICBITS SYSCTL_NMICbits absolute 0x400FE064;

 typedef struct tagSYSCTL_MOSCCTLBITS {
  union {
    struct {
      unsigned SYSCTL_MOSCCTL_CVAL : 1;
      unsigned SYSCTL_MOSCCTL_MOSCIM : 1;
      unsigned SYSCTL_MOSCCTL_NOXTAL : 1;
      unsigned SYSCTL_MOSCCTL_PWRDN : 1;
      unsigned SYSCTL_MOSCCTL_OSCRNG : 1;
      unsigned : 27;
    };
  };
} typeSYSCTL_MOSCCTLBITS;
sfr volatile typeSYSCTL_MOSCCTLBITS SYSCTL_MOSCCTLbits absolute 0x400FE07C;

 typedef struct tagSYSCTL_RSCLKCFGBITS {
  union {
    struct {
      unsigned SYSCTL_RSCLKCFG_PSYSDIV : 10;
      unsigned SYSCTL_RSCLKCFG_OSYSDIV : 10;
      unsigned SYSCTL_RSCLKCFG_OSCSRC : 4;
      unsigned SYSCTL_RSCLKCFG_PLLSRC : 4;
      unsigned SYSCTL_RSCLKCFG_USEPLL : 1;
      unsigned SYSCTL_RSCLKCFG_ACG : 1;
      unsigned SYSCTL_RSCLKCFG_NEWFREQ : 1;
      unsigned SYSCTL_RSCLKCFG_MEMTIMU : 1;
    };
  };
} typeSYSCTL_RSCLKCFGBITS;
sfr volatile typeSYSCTL_RSCLKCFGBITS SYSCTL_RSCLKCFGbits absolute 0x400FE0B0;

 typedef struct tagSYSCTL_MEMTIM0BITS {
  union {
    struct {
      unsigned SYSCTL_MEMTIM0_FWS : 4;
      unsigned : 1;
      unsigned SYSCTL_MEMTIM0_FBCE : 1;
      unsigned SYSCTL_MEMTIM0_FBCHT : 4;
      unsigned : 6;
      unsigned SYSCTL_MEMTIM0_EWS : 4;
      unsigned : 1;
      unsigned SYSCTL_MEMTIM0_EBCE : 1;
      unsigned SYSCTL_MEMTIM0_EBCHT : 4;
      unsigned : 6;
    };
  };
} typeSYSCTL_MEMTIM0BITS;
sfr volatile typeSYSCTL_MEMTIM0BITS SYSCTL_MEMTIM0bits absolute 0x400FE0C0;

 typedef struct tagSYSCTL_ALTCLKCFGBITS {
  union {
    struct {
      unsigned SYSCTL_ALTCLKCFG_ALTCLK : 4;
      unsigned : 28;
    };
  };
} typeSYSCTL_ALTCLKCFGBITS;
sfr volatile typeSYSCTL_ALTCLKCFGBITS SYSCTL_ALTCLKCFGbits absolute 0x400FE138;

 typedef struct tagSYSCTL_DSCLKCFGBITS {
  union {
    struct {
      unsigned SYSCTL_DSCLKCFG_DSSYSDIV : 10;
      unsigned : 10;
      unsigned SYSCTL_DSCLKCFG_DSOSCSRC : 4;
      unsigned : 6;
      unsigned SYSCTL_DSCLKCFG_MOSCDPD : 1;
      unsigned SYSCTL_DSCLKCFG_PIOSCPD : 1;
    };
  };
} typeSYSCTL_DSCLKCFGBITS;
sfr volatile typeSYSCTL_DSCLKCFGBITS SYSCTL_DSCLKCFGbits absolute 0x400FE144;

 typedef struct tagSYSCTL_DIVSCLKBITS {
  union {
    struct {
      unsigned SYSCTL_DIVSCLK_DIV : 8;
      unsigned : 8;
      unsigned SYSCTL_DIVSCLK_SRC : 2;
      unsigned : 13;
      unsigned SYSCTL_DIVSCLK_EN : 1;
    };
  };
} typeSYSCTL_DIVSCLKBITS;
sfr volatile typeSYSCTL_DIVSCLKBITS SYSCTL_DIVSCLKbits absolute 0x400FE148;

 typedef struct tagSYSCTL_SYSPROPBITS {
  union {
    struct {
      unsigned SYSCTL_SYSPROP_FPU : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SYSPROPBITS;
sfr volatile typeSYSCTL_SYSPROPBITS SYSCTL_SYSPROPbits absolute 0x400FE14C;

 typedef struct tagSYSCTL_PIOSCCALBITS {
  union {
    struct {
      unsigned SYSCTL_PIOSCCAL_UT : 7;
      unsigned : 1;
      unsigned SYSCTL_PIOSCCAL_UPDATE : 1;
      unsigned SYSCTL_PIOSCCAL_CAL : 1;
      unsigned : 21;
      unsigned SYSCTL_PIOSCCAL_UTEN : 1;
    };
  };
} typeSYSCTL_PIOSCCALBITS;
sfr volatile typeSYSCTL_PIOSCCALBITS SYSCTL_PIOSCCALbits absolute 0x400FE150;

 typedef struct tagSYSCTL_PIOSCSTATBITS {
  union {
    struct {
      unsigned SYSCTL_PIOSCSTAT_CT : 7;
      unsigned : 1;
      unsigned SYSCTL_PIOSCSTAT_CR : 2;
      unsigned : 6;
      unsigned SYSCTL_PIOSCSTAT_DT : 7;
      unsigned : 9;
    };
  };
} typeSYSCTL_PIOSCSTATBITS;
sfr volatile typeSYSCTL_PIOSCSTATBITS SYSCTL_PIOSCSTATbits absolute 0x400FE154;

 typedef struct tagSYSCTL_PLLFREQ0BITS {
  union {
    struct {
      unsigned SYSCTL_PLLFREQ0_MINT : 10;
      unsigned SYSCTL_PLLFREQ0_MFRAC : 10;
      unsigned : 3;
      unsigned SYSCTL_PLLFREQ0_PLLPWR : 1;
      unsigned : 8;
    };
  };
} typeSYSCTL_PLLFREQ0BITS;
sfr volatile typeSYSCTL_PLLFREQ0BITS SYSCTL_PLLFREQ0bits absolute 0x400FE160;

 typedef struct tagSYSCTL_PLLFREQ1BITS {
  union {
    struct {
      unsigned SYSCTL_PLLFREQ1_N : 5;
      unsigned : 3;
      unsigned SYSCTL_PLLFREQ1_Q : 5;
      unsigned : 19;
    };
  };
} typeSYSCTL_PLLFREQ1BITS;
sfr volatile typeSYSCTL_PLLFREQ1BITS SYSCTL_PLLFREQ1bits absolute 0x400FE164;

 typedef struct tagSYSCTL_PLLSTATBITS {
  union {
    struct {
      unsigned SYSCTL_PLLSTAT_LOCK : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PLLSTATBITS;
sfr volatile typeSYSCTL_PLLSTATBITS SYSCTL_PLLSTATbits absolute 0x400FE168;

 typedef struct tagSYSCTL_SLPPWRCFGBITS {
  union {
    struct {
      unsigned SYSCTL_SLPPWRCFG_SRAMPM : 2;
      unsigned : 2;
      unsigned SYSCTL_SLPPWRCFG_FLASHPM : 2;
      unsigned : 26;
    };
  };
} typeSYSCTL_SLPPWRCFGBITS;
sfr volatile typeSYSCTL_SLPPWRCFGBITS SYSCTL_SLPPWRCFGbits absolute 0x400FE188;

 typedef struct tagSYSCTL_DSLPPWRCFGBITS {
  union {
    struct {
      unsigned SYSCTL_DSLPPWRCFG_SRAMPM : 2;
      unsigned : 2;
      unsigned SYSCTL_DSLPPWRCFG_FLASHPM : 2;
      unsigned : 2;
      unsigned SYSCTL_DSLPPWRCFG_TSPD : 1;
      unsigned SYSCTL_DSLPPWRCFG_LDOSM : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_DSLPPWRCFGBITS;
sfr volatile typeSYSCTL_DSLPPWRCFGBITS SYSCTL_DSLPPWRCFGbits absolute 0x400FE18C;

 typedef struct tagSYSCTL_NVMSTATBITS {
  union {
    struct {
      unsigned SYSCTL_NVMSTAT_FWB : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_NVMSTATBITS;
sfr volatile typeSYSCTL_NVMSTATBITS SYSCTL_NVMSTATbits absolute 0x400FE1A0;

 typedef struct tagSYSCTL_LDOSPCTLBITS {
  union {
    struct {
      unsigned SYSCTL_LDOSPCTL_VLDO : 8;
      unsigned : 23;
      unsigned SYSCTL_LDOSPCTL_VADJEN : 1;
    };
  };
} typeSYSCTL_LDOSPCTLBITS;
sfr volatile typeSYSCTL_LDOSPCTLBITS SYSCTL_LDOSPCTLbits absolute 0x400FE1B4;

 typedef struct tagSYSCTL_LDODPCTLBITS {
  union {
    struct {
      unsigned SYSCTL_LDODPCTL_VLDO : 8;
      unsigned : 23;
      unsigned SYSCTL_LDODPCTL_VADJEN : 1;
    };
  };
} typeSYSCTL_LDODPCTLBITS;
sfr volatile typeSYSCTL_LDODPCTLBITS SYSCTL_LDODPCTLbits absolute 0x400FE1BC;

 typedef struct tagSYSCTL_RESBEHAVCTLBITS {
  union {
    struct {
      unsigned SYSCTL_RESBEHAVCTL_EXTRES : 2;
      unsigned SYSCTL_RESBEHAVCTL_BOR : 2;
      unsigned SYSCTL_RESBEHAVCTL_WDOG0 : 2;
      unsigned SYSCTL_RESBEHAVCTL_WDOG1 : 2;
      unsigned : 24;
    };
  };
} typeSYSCTL_RESBEHAVCTLBITS;
sfr volatile typeSYSCTL_RESBEHAVCTLBITS SYSCTL_RESBEHAVCTLbits absolute 0x400FE1D8;

 typedef struct tagSYSCTL_HSSRBITS {
  union {
    struct {
      unsigned SYSCTL_HSSR_CDOFF : 24;
      unsigned SYSCTL_HSSR_KEY : 8;
    };
  };
} typeSYSCTL_HSSRBITS;
sfr volatile typeSYSCTL_HSSRBITS SYSCTL_HSSRbits absolute 0x400FE1F4;

 typedef struct tagSYSCTL_USBPDSBITS {
  union {
    struct {
      unsigned SYSCTL_USBPDS_PWRSTAT : 2;
      unsigned SYSCTL_USBPDS_MEMSTAT : 2;
      unsigned : 28;
    };
  };
} typeSYSCTL_USBPDSBITS;
sfr volatile typeSYSCTL_USBPDSBITS SYSCTL_USBPDSbits absolute 0x400FE280;

 typedef struct tagSYSCTL_USBMPCBITS {
  union {
    struct {
      unsigned SYSCTL_USBMPC_PWRCTL : 2;
      unsigned : 30;
    };
  };
} typeSYSCTL_USBMPCBITS;
sfr volatile typeSYSCTL_USBMPCBITS SYSCTL_USBMPCbits absolute 0x400FE284;

 typedef struct tagSYSCTL_EMACPDSBITS {
  union {
    struct {
      unsigned SYSCTL_EMACPDS_PWRSTAT : 2;
      unsigned SYSCTL_EMACPDS_MEMSTAT : 2;
      unsigned : 28;
    };
  };
} typeSYSCTL_EMACPDSBITS;
sfr volatile typeSYSCTL_EMACPDSBITS SYSCTL_EMACPDSbits absolute 0x400FE288;

 typedef struct tagSYSCTL_EMACMPCBITS {
  union {
    struct {
      unsigned SYSCTL_EMACMPC_PWRCTL : 2;
      unsigned : 30;
    };
  };
} typeSYSCTL_EMACMPCBITS;
sfr volatile typeSYSCTL_EMACMPCBITS SYSCTL_EMACMPCbits absolute 0x400FE28C;

 typedef struct tagSYSCTL_PPWDBITS {
  union {
    struct {
      unsigned SYSCTL_PPWD_P0 : 1;
      unsigned SYSCTL_PPWD_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPWDBITS;
sfr volatile typeSYSCTL_PPWDBITS SYSCTL_PPWDbits absolute 0x400FE300;

 typedef struct tagSYSCTL_PPTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PPTIMER_P0 : 1;
      unsigned SYSCTL_PPTIMER_P1 : 1;
      unsigned SYSCTL_PPTIMER_P2 : 1;
      unsigned SYSCTL_PPTIMER_P3 : 1;
      unsigned SYSCTL_PPTIMER_P4 : 1;
      unsigned SYSCTL_PPTIMER_P5 : 1;
      unsigned SYSCTL_PPTIMER_P6 : 1;
      unsigned SYSCTL_PPTIMER_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PPTIMERBITS;
sfr volatile typeSYSCTL_PPTIMERBITS SYSCTL_PPTIMERbits absolute 0x400FE304;

 typedef struct tagSYSCTL_PPGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PPGPIO_P0 : 1;
      unsigned SYSCTL_PPGPIO_P1 : 1;
      unsigned SYSCTL_PPGPIO_P2 : 1;
      unsigned SYSCTL_PPGPIO_P3 : 1;
      unsigned SYSCTL_PPGPIO_P4 : 1;
      unsigned SYSCTL_PPGPIO_P5 : 1;
      unsigned SYSCTL_PPGPIO_P6 : 1;
      unsigned SYSCTL_PPGPIO_P7 : 1;
      unsigned SYSCTL_PPGPIO_P8 : 1;
      unsigned SYSCTL_PPGPIO_P9 : 1;
      unsigned SYSCTL_PPGPIO_P10 : 1;
      unsigned SYSCTL_PPGPIO_P11 : 1;
      unsigned SYSCTL_PPGPIO_P12 : 1;
      unsigned SYSCTL_PPGPIO_P13 : 1;
      unsigned SYSCTL_PPGPIO_P14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PPGPIOBITS;
sfr volatile typeSYSCTL_PPGPIOBITS SYSCTL_PPGPIObits absolute 0x400FE308;

 typedef struct tagSYSCTL_PPDMABITS {
  union {
    struct {
      unsigned SYSCTL_PPDMA_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPDMABITS;
sfr volatile typeSYSCTL_PPDMABITS SYSCTL_PPDMAbits absolute 0x400FE30C;

 typedef struct tagSYSCTL_PPEPIBITS {
  union {
    struct {
      unsigned SYSCTL_PPEPI_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPEPIBITS;
sfr volatile typeSYSCTL_PPEPIBITS SYSCTL_PPEPIbits absolute 0x400FE310;

 typedef struct tagSYSCTL_PPHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PPHIB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPHIBBITS;
sfr volatile typeSYSCTL_PPHIBBITS SYSCTL_PPHIBbits absolute 0x400FE314;

 typedef struct tagSYSCTL_PPUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PPUART_P0 : 1;
      unsigned SYSCTL_PPUART_P1 : 1;
      unsigned SYSCTL_PPUART_P2 : 1;
      unsigned SYSCTL_PPUART_P3 : 1;
      unsigned SYSCTL_PPUART_P4 : 1;
      unsigned SYSCTL_PPUART_P5 : 1;
      unsigned SYSCTL_PPUART_P6 : 1;
      unsigned SYSCTL_PPUART_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PPUARTBITS;
sfr volatile typeSYSCTL_PPUARTBITS SYSCTL_PPUARTbits absolute 0x400FE318;

 typedef struct tagSYSCTL_PPSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PPSSI_P0 : 1;
      unsigned SYSCTL_PPSSI_P1 : 1;
      unsigned SYSCTL_PPSSI_P2 : 1;
      unsigned SYSCTL_PPSSI_P3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PPSSIBITS;
sfr volatile typeSYSCTL_PPSSIBITS SYSCTL_PPSSIbits absolute 0x400FE31C;

 typedef struct tagSYSCTL_PPI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PPI2C_P0 : 1;
      unsigned SYSCTL_PPI2C_P1 : 1;
      unsigned SYSCTL_PPI2C_P2 : 1;
      unsigned SYSCTL_PPI2C_P3 : 1;
      unsigned SYSCTL_PPI2C_P4 : 1;
      unsigned SYSCTL_PPI2C_P5 : 1;
      unsigned SYSCTL_PPI2C_P6 : 1;
      unsigned SYSCTL_PPI2C_P7 : 1;
      unsigned SYSCTL_PPI2C_P8 : 1;
      unsigned SYSCTL_PPI2C_P9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_PPI2CBITS;
sfr volatile typeSYSCTL_PPI2CBITS SYSCTL_PPI2Cbits absolute 0x400FE320;

 typedef struct tagSYSCTL_PPUSBBITS {
  union {
    struct {
      unsigned SYSCTL_PPUSB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPUSBBITS;
sfr volatile typeSYSCTL_PPUSBBITS SYSCTL_PPUSBbits absolute 0x400FE328;

 typedef struct tagSYSCTL_PPEPHYBITS {
  union {
    struct {
      unsigned SYSCTL_PPEPHY_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPEPHYBITS;
sfr volatile typeSYSCTL_PPEPHYBITS SYSCTL_PPEPHYbits absolute 0x400FE330;

 typedef struct tagSYSCTL_PPCANBITS {
  union {
    struct {
      unsigned SYSCTL_PPCAN_P0 : 1;
      unsigned SYSCTL_PPCAN_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPCANBITS;
sfr volatile typeSYSCTL_PPCANBITS SYSCTL_PPCANbits absolute 0x400FE334;

 typedef struct tagSYSCTL_PPADCBITS {
  union {
    struct {
      unsigned SYSCTL_PPADC_P0 : 1;
      unsigned SYSCTL_PPADC_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPADCBITS;
sfr volatile typeSYSCTL_PPADCBITS SYSCTL_PPADCbits absolute 0x400FE338;

 typedef struct tagSYSCTL_PPACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PPACMP_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPACMPBITS;
sfr volatile typeSYSCTL_PPACMPBITS SYSCTL_PPACMPbits absolute 0x400FE33C;

 typedef struct tagSYSCTL_PPPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PPPWM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPPWMBITS;
sfr volatile typeSYSCTL_PPPWMBITS SYSCTL_PPPWMbits absolute 0x400FE340;

 typedef struct tagSYSCTL_PPQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PPQEI_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPQEIBITS;
sfr volatile typeSYSCTL_PPQEIBITS SYSCTL_PPQEIbits absolute 0x400FE344;

 typedef struct tagSYSCTL_PPLPCBITS {
  union {
    struct {
      unsigned SYSCTL_PPLPC_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPLPCBITS;
sfr volatile typeSYSCTL_PPLPCBITS SYSCTL_PPLPCbits absolute 0x400FE348;

 typedef struct tagSYSCTL_PPPECIBITS {
  union {
    struct {
      unsigned SYSCTL_PPPECI_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPPECIBITS;
sfr volatile typeSYSCTL_PPPECIBITS SYSCTL_PPPECIbits absolute 0x400FE350;

 typedef struct tagSYSCTL_PPFANBITS {
  union {
    struct {
      unsigned SYSCTL_PPFAN_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPFANBITS;
sfr volatile typeSYSCTL_PPFANBITS SYSCTL_PPFANbits absolute 0x400FE354;

 typedef struct tagSYSCTL_PPEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PPEEPROM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPEEPROMBITS;
sfr volatile typeSYSCTL_PPEEPROMBITS SYSCTL_PPEEPROMbits absolute 0x400FE358;

 typedef struct tagSYSCTL_PPWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PPWTIMER_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPWTIMERBITS;
sfr volatile typeSYSCTL_PPWTIMERBITS SYSCTL_PPWTIMERbits absolute 0x400FE35C;

 typedef struct tagSYSCTL_PPRTSBITS {
  union {
    struct {
      unsigned SYSCTL_PPRTS_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPRTSBITS;
sfr volatile typeSYSCTL_PPRTSBITS SYSCTL_PPRTSbits absolute 0x400FE370;

 typedef struct tagSYSCTL_PPCCMBITS {
  union {
    struct {
      unsigned SYSCTL_PPCCM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPCCMBITS;
sfr volatile typeSYSCTL_PPCCMBITS SYSCTL_PPCCMbits absolute 0x400FE374;

 typedef struct tagSYSCTL_PPLCDBITS {
  union {
    struct {
      unsigned SYSCTL_PPLCD_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPLCDBITS;
sfr volatile typeSYSCTL_PPLCDBITS SYSCTL_PPLCDbits absolute 0x400FE390;

 typedef struct tagSYSCTL_PPOWIREBITS {
  union {
    struct {
      unsigned SYSCTL_PPOWIRE_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPOWIREBITS;
sfr volatile typeSYSCTL_PPOWIREBITS SYSCTL_PPOWIREbits absolute 0x400FE398;

 typedef struct tagSYSCTL_PPEMACBITS {
  union {
    struct {
      unsigned SYSCTL_PPEMAC_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPEMACBITS;
sfr volatile typeSYSCTL_PPEMACBITS SYSCTL_PPEMACbits absolute 0x400FE39C;

 typedef struct tagSYSCTL_PPHIMBITS {
  union {
    struct {
      unsigned SYSCTL_PPHIM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPHIMBITS;
sfr volatile typeSYSCTL_PPHIMBITS SYSCTL_PPHIMbits absolute 0x400FE3A4;

 typedef struct tagSYSCTL_SRWDBITS {
  union {
    struct {
      unsigned SYSCTL_SRWD_R0 : 1;
      unsigned SYSCTL_SRWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRWDBITS;
sfr volatile typeSYSCTL_SRWDBITS SYSCTL_SRWDbits absolute 0x400FE500;

 typedef struct tagSYSCTL_SRTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SRTIMER_R0 : 1;
      unsigned SYSCTL_SRTIMER_R1 : 1;
      unsigned SYSCTL_SRTIMER_R2 : 1;
      unsigned SYSCTL_SRTIMER_R3 : 1;
      unsigned SYSCTL_SRTIMER_R4 : 1;
      unsigned SYSCTL_SRTIMER_R5 : 1;
      unsigned SYSCTL_SRTIMER_R6 : 1;
      unsigned SYSCTL_SRTIMER_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SRTIMERBITS;
sfr volatile typeSYSCTL_SRTIMERBITS SYSCTL_SRTIMERbits absolute 0x400FE504;

 typedef struct tagSYSCTL_SRGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_SRGPIO_R0 : 1;
      unsigned SYSCTL_SRGPIO_R1 : 1;
      unsigned SYSCTL_SRGPIO_R2 : 1;
      unsigned SYSCTL_SRGPIO_R3 : 1;
      unsigned SYSCTL_SRGPIO_R4 : 1;
      unsigned SYSCTL_SRGPIO_R5 : 1;
      unsigned SYSCTL_SRGPIO_R6 : 1;
      unsigned SYSCTL_SRGPIO_R7 : 1;
      unsigned SYSCTL_SRGPIO_R8 : 1;
      unsigned SYSCTL_SRGPIO_R9 : 1;
      unsigned SYSCTL_SRGPIO_R10 : 1;
      unsigned SYSCTL_SRGPIO_R11 : 1;
      unsigned SYSCTL_SRGPIO_R12 : 1;
      unsigned SYSCTL_SRGPIO_R13 : 1;
      unsigned SYSCTL_SRGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_SRGPIOBITS;
sfr volatile typeSYSCTL_SRGPIOBITS SYSCTL_SRGPIObits absolute 0x400FE508;

 typedef struct tagSYSCTL_SRDMABITS {
  union {
    struct {
      unsigned SYSCTL_SRDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRDMABITS;
sfr volatile typeSYSCTL_SRDMABITS SYSCTL_SRDMAbits absolute 0x400FE50C;

 typedef struct tagSYSCTL_SREPIBITS {
  union {
    struct {
      unsigned SYSCTL_SREPI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SREPIBITS;
sfr volatile typeSYSCTL_SREPIBITS SYSCTL_SREPIbits absolute 0x400FE510;

 typedef struct tagSYSCTL_SRHIBBITS {
  union {
    struct {
      unsigned SYSCTL_SRHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRHIBBITS;
sfr volatile typeSYSCTL_SRHIBBITS SYSCTL_SRHIBbits absolute 0x400FE514;

 typedef struct tagSYSCTL_SRUARTBITS {
  union {
    struct {
      unsigned SYSCTL_SRUART_R0 : 1;
      unsigned SYSCTL_SRUART_R1 : 1;
      unsigned SYSCTL_SRUART_R2 : 1;
      unsigned SYSCTL_SRUART_R3 : 1;
      unsigned SYSCTL_SRUART_R4 : 1;
      unsigned SYSCTL_SRUART_R5 : 1;
      unsigned SYSCTL_SRUART_R6 : 1;
      unsigned SYSCTL_SRUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SRUARTBITS;
sfr volatile typeSYSCTL_SRUARTBITS SYSCTL_SRUARTbits absolute 0x400FE518;

 typedef struct tagSYSCTL_SRSSIBITS {
  union {
    struct {
      unsigned SYSCTL_SRSSI_R0 : 1;
      unsigned SYSCTL_SRSSI_R1 : 1;
      unsigned SYSCTL_SRSSI_R2 : 1;
      unsigned SYSCTL_SRSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_SRSSIBITS;
sfr volatile typeSYSCTL_SRSSIBITS SYSCTL_SRSSIbits absolute 0x400FE51C;

 typedef struct tagSYSCTL_SRI2CBITS {
  union {
    struct {
      unsigned SYSCTL_SRI2C_R0 : 1;
      unsigned SYSCTL_SRI2C_R1 : 1;
      unsigned SYSCTL_SRI2C_R2 : 1;
      unsigned SYSCTL_SRI2C_R3 : 1;
      unsigned SYSCTL_SRI2C_R4 : 1;
      unsigned SYSCTL_SRI2C_R5 : 1;
      unsigned SYSCTL_SRI2C_R6 : 1;
      unsigned SYSCTL_SRI2C_R7 : 1;
      unsigned SYSCTL_SRI2C_R8 : 1;
      unsigned SYSCTL_SRI2C_R9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_SRI2CBITS;
sfr volatile typeSYSCTL_SRI2CBITS SYSCTL_SRI2Cbits absolute 0x400FE520;

 typedef struct tagSYSCTL_SRUSBBITS {
  union {
    struct {
      unsigned SYSCTL_SRUSB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRUSBBITS;
sfr volatile typeSYSCTL_SRUSBBITS SYSCTL_SRUSBbits absolute 0x400FE528;

 typedef struct tagSYSCTL_SREPHYBITS {
  union {
    struct {
      unsigned SYSCTL_SREPHY_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SREPHYBITS;
sfr volatile typeSYSCTL_SREPHYBITS SYSCTL_SREPHYbits absolute 0x400FE530;

 typedef struct tagSYSCTL_SRCANBITS {
  union {
    struct {
      unsigned SYSCTL_SRCAN_R0 : 1;
      unsigned SYSCTL_SRCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRCANBITS;
sfr volatile typeSYSCTL_SRCANBITS SYSCTL_SRCANbits absolute 0x400FE534;

 typedef struct tagSYSCTL_SRADCBITS {
  union {
    struct {
      unsigned SYSCTL_SRADC_R0 : 1;
      unsigned SYSCTL_SRADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRADCBITS;
sfr volatile typeSYSCTL_SRADCBITS SYSCTL_SRADCbits absolute 0x400FE538;

 typedef struct tagSYSCTL_SRACMPBITS {
  union {
    struct {
      unsigned SYSCTL_SRACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRACMPBITS;
sfr volatile typeSYSCTL_SRACMPBITS SYSCTL_SRACMPbits absolute 0x400FE53C;

 typedef struct tagSYSCTL_SRPWMBITS {
  union {
    struct {
      unsigned SYSCTL_SRPWM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRPWMBITS;
sfr volatile typeSYSCTL_SRPWMBITS SYSCTL_SRPWMbits absolute 0x400FE540;

 typedef struct tagSYSCTL_SRQEIBITS {
  union {
    struct {
      unsigned SYSCTL_SRQEI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRQEIBITS;
sfr volatile typeSYSCTL_SRQEIBITS SYSCTL_SRQEIbits absolute 0x400FE544;

 typedef struct tagSYSCTL_SREEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_SREEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SREEPROMBITS;
sfr volatile typeSYSCTL_SREEPROMBITS SYSCTL_SREEPROMbits absolute 0x400FE558;

 typedef struct tagSYSCTL_SRCCMBITS {
  union {
    struct {
      unsigned SYSCTL_SRCCM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRCCMBITS;
sfr volatile typeSYSCTL_SRCCMBITS SYSCTL_SRCCMbits absolute 0x400FE574;

 typedef struct tagSYSCTL_SREMACBITS {
  union {
    struct {
      unsigned SYSCTL_SREMAC_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SREMACBITS;
sfr volatile typeSYSCTL_SREMACBITS SYSCTL_SREMACbits absolute 0x400FE59C;

 typedef struct tagSYSCTL_RCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCWD_R0 : 1;
      unsigned SYSCTL_RCGCWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCWDBITS;
sfr volatile typeSYSCTL_RCGCWDBITS SYSCTL_RCGCWDbits absolute 0x400FE600;

 typedef struct tagSYSCTL_RCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCTIMER_R0 : 1;
      unsigned SYSCTL_RCGCTIMER_R1 : 1;
      unsigned SYSCTL_RCGCTIMER_R2 : 1;
      unsigned SYSCTL_RCGCTIMER_R3 : 1;
      unsigned SYSCTL_RCGCTIMER_R4 : 1;
      unsigned SYSCTL_RCGCTIMER_R5 : 1;
      unsigned SYSCTL_RCGCTIMER_R6 : 1;
      unsigned SYSCTL_RCGCTIMER_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_RCGCTIMERBITS;
sfr volatile typeSYSCTL_RCGCTIMERBITS SYSCTL_RCGCTIMERbits absolute 0x400FE604;

 typedef struct tagSYSCTL_RCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCGPIO_R0 : 1;
      unsigned SYSCTL_RCGCGPIO_R1 : 1;
      unsigned SYSCTL_RCGCGPIO_R2 : 1;
      unsigned SYSCTL_RCGCGPIO_R3 : 1;
      unsigned SYSCTL_RCGCGPIO_R4 : 1;
      unsigned SYSCTL_RCGCGPIO_R5 : 1;
      unsigned SYSCTL_RCGCGPIO_R6 : 1;
      unsigned SYSCTL_RCGCGPIO_R7 : 1;
      unsigned SYSCTL_RCGCGPIO_R8 : 1;
      unsigned SYSCTL_RCGCGPIO_R9 : 1;
      unsigned SYSCTL_RCGCGPIO_R10 : 1;
      unsigned SYSCTL_RCGCGPIO_R11 : 1;
      unsigned SYSCTL_RCGCGPIO_R12 : 1;
      unsigned SYSCTL_RCGCGPIO_R13 : 1;
      unsigned SYSCTL_RCGCGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_RCGCGPIOBITS;
sfr volatile typeSYSCTL_RCGCGPIOBITS SYSCTL_RCGCGPIObits absolute 0x400FE608;

 typedef struct tagSYSCTL_RCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_RCGCDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCDMABITS;
sfr volatile typeSYSCTL_RCGCDMABITS SYSCTL_RCGCDMAbits absolute 0x400FE60C;

 typedef struct tagSYSCTL_RCGCEPIBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCEPI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCEPIBITS;
sfr volatile typeSYSCTL_RCGCEPIBITS SYSCTL_RCGCEPIbits absolute 0x400FE610;

 typedef struct tagSYSCTL_RCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCHIBBITS;
sfr volatile typeSYSCTL_RCGCHIBBITS SYSCTL_RCGCHIBbits absolute 0x400FE614;

 typedef struct tagSYSCTL_RCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCUART_R0 : 1;
      unsigned SYSCTL_RCGCUART_R1 : 1;
      unsigned SYSCTL_RCGCUART_R2 : 1;
      unsigned SYSCTL_RCGCUART_R3 : 1;
      unsigned SYSCTL_RCGCUART_R4 : 1;
      unsigned SYSCTL_RCGCUART_R5 : 1;
      unsigned SYSCTL_RCGCUART_R6 : 1;
      unsigned SYSCTL_RCGCUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_RCGCUARTBITS;
sfr volatile typeSYSCTL_RCGCUARTBITS SYSCTL_RCGCUARTbits absolute 0x400FE618;

 typedef struct tagSYSCTL_RCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCSSI_R0 : 1;
      unsigned SYSCTL_RCGCSSI_R1 : 1;
      unsigned SYSCTL_RCGCSSI_R2 : 1;
      unsigned SYSCTL_RCGCSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_RCGCSSIBITS;
sfr volatile typeSYSCTL_RCGCSSIBITS SYSCTL_RCGCSSIbits absolute 0x400FE61C;

 typedef struct tagSYSCTL_RCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCI2C_R0 : 1;
      unsigned SYSCTL_RCGCI2C_R1 : 1;
      unsigned SYSCTL_RCGCI2C_R2 : 1;
      unsigned SYSCTL_RCGCI2C_R3 : 1;
      unsigned SYSCTL_RCGCI2C_R4 : 1;
      unsigned SYSCTL_RCGCI2C_R5 : 1;
      unsigned SYSCTL_RCGCI2C_R6 : 1;
      unsigned SYSCTL_RCGCI2C_R7 : 1;
      unsigned SYSCTL_RCGCI2C_R8 : 1;
      unsigned SYSCTL_RCGCI2C_R9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_RCGCI2CBITS;
sfr volatile typeSYSCTL_RCGCI2CBITS SYSCTL_RCGCI2Cbits absolute 0x400FE620;

 typedef struct tagSYSCTL_RCGCUSBBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCUSB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCUSBBITS;
sfr volatile typeSYSCTL_RCGCUSBBITS SYSCTL_RCGCUSBbits absolute 0x400FE628;

 typedef struct tagSYSCTL_RCGCEPHYBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCEPHY_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCEPHYBITS;
sfr volatile typeSYSCTL_RCGCEPHYBITS SYSCTL_RCGCEPHYbits absolute 0x400FE630;

 typedef struct tagSYSCTL_RCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCCAN_R0 : 1;
      unsigned SYSCTL_RCGCCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCCANBITS;
sfr volatile typeSYSCTL_RCGCCANBITS SYSCTL_RCGCCANbits absolute 0x400FE634;

 typedef struct tagSYSCTL_RCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCADC_R0 : 1;
      unsigned SYSCTL_RCGCADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCADCBITS;
sfr volatile typeSYSCTL_RCGCADCBITS SYSCTL_RCGCADCbits absolute 0x400FE638;

 typedef struct tagSYSCTL_RCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCACMPBITS;
sfr volatile typeSYSCTL_RCGCACMPBITS SYSCTL_RCGCACMPbits absolute 0x400FE63C;

 typedef struct tagSYSCTL_RCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCPWM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCPWMBITS;
sfr volatile typeSYSCTL_RCGCPWMBITS SYSCTL_RCGCPWMbits absolute 0x400FE640;

 typedef struct tagSYSCTL_RCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCQEI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCQEIBITS;
sfr volatile typeSYSCTL_RCGCQEIBITS SYSCTL_RCGCQEIbits absolute 0x400FE644;

 typedef struct tagSYSCTL_RCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCEEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCEEPROMBITS;
sfr volatile typeSYSCTL_RCGCEEPROMBITS SYSCTL_RCGCEEPROMbits absolute 0x400FE658;

 typedef struct tagSYSCTL_RCGCCCMBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCCCM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCCCMBITS;
sfr volatile typeSYSCTL_RCGCCCMBITS SYSCTL_RCGCCCMbits absolute 0x400FE674;

 typedef struct tagSYSCTL_RCGCEMACBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCEMAC_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCEMACBITS;
sfr volatile typeSYSCTL_RCGCEMACBITS SYSCTL_RCGCEMACbits absolute 0x400FE69C;

 typedef struct tagSYSCTL_SCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCWD_S0 : 1;
      unsigned SYSCTL_SCGCWD_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCWDBITS;
sfr volatile typeSYSCTL_SCGCWDBITS SYSCTL_SCGCWDbits absolute 0x400FE700;

 typedef struct tagSYSCTL_SCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCTIMER_S0 : 1;
      unsigned SYSCTL_SCGCTIMER_S1 : 1;
      unsigned SYSCTL_SCGCTIMER_S2 : 1;
      unsigned SYSCTL_SCGCTIMER_S3 : 1;
      unsigned SYSCTL_SCGCTIMER_S4 : 1;
      unsigned SYSCTL_SCGCTIMER_S5 : 1;
      unsigned SYSCTL_SCGCTIMER_S6 : 1;
      unsigned SYSCTL_SCGCTIMER_S7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SCGCTIMERBITS;
sfr volatile typeSYSCTL_SCGCTIMERBITS SYSCTL_SCGCTIMERbits absolute 0x400FE704;

 typedef struct tagSYSCTL_SCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCGPIO_S0 : 1;
      unsigned SYSCTL_SCGCGPIO_S1 : 1;
      unsigned SYSCTL_SCGCGPIO_S2 : 1;
      unsigned SYSCTL_SCGCGPIO_S3 : 1;
      unsigned SYSCTL_SCGCGPIO_S4 : 1;
      unsigned SYSCTL_SCGCGPIO_S5 : 1;
      unsigned SYSCTL_SCGCGPIO_S6 : 1;
      unsigned SYSCTL_SCGCGPIO_S7 : 1;
      unsigned SYSCTL_SCGCGPIO_S8 : 1;
      unsigned SYSCTL_SCGCGPIO_S9 : 1;
      unsigned SYSCTL_SCGCGPIO_S10 : 1;
      unsigned SYSCTL_SCGCGPIO_S11 : 1;
      unsigned SYSCTL_SCGCGPIO_S12 : 1;
      unsigned SYSCTL_SCGCGPIO_S13 : 1;
      unsigned SYSCTL_SCGCGPIO_S14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_SCGCGPIOBITS;
sfr volatile typeSYSCTL_SCGCGPIOBITS SYSCTL_SCGCGPIObits absolute 0x400FE708;

 typedef struct tagSYSCTL_SCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_SCGCDMA_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCDMABITS;
sfr volatile typeSYSCTL_SCGCDMABITS SYSCTL_SCGCDMAbits absolute 0x400FE70C;

 typedef struct tagSYSCTL_SCGCEPIBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCEPI_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCEPIBITS;
sfr volatile typeSYSCTL_SCGCEPIBITS SYSCTL_SCGCEPIbits absolute 0x400FE710;

 typedef struct tagSYSCTL_SCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCHIB_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCHIBBITS;
sfr volatile typeSYSCTL_SCGCHIBBITS SYSCTL_SCGCHIBbits absolute 0x400FE714;

 typedef struct tagSYSCTL_SCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCUART_S0 : 1;
      unsigned SYSCTL_SCGCUART_S1 : 1;
      unsigned SYSCTL_SCGCUART_S2 : 1;
      unsigned SYSCTL_SCGCUART_S3 : 1;
      unsigned SYSCTL_SCGCUART_S4 : 1;
      unsigned SYSCTL_SCGCUART_S5 : 1;
      unsigned SYSCTL_SCGCUART_S6 : 1;
      unsigned SYSCTL_SCGCUART_S7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SCGCUARTBITS;
sfr volatile typeSYSCTL_SCGCUARTBITS SYSCTL_SCGCUARTbits absolute 0x400FE718;

 typedef struct tagSYSCTL_SCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCSSI_S0 : 1;
      unsigned SYSCTL_SCGCSSI_S1 : 1;
      unsigned SYSCTL_SCGCSSI_S2 : 1;
      unsigned SYSCTL_SCGCSSI_S3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_SCGCSSIBITS;
sfr volatile typeSYSCTL_SCGCSSIBITS SYSCTL_SCGCSSIbits absolute 0x400FE71C;

 typedef struct tagSYSCTL_SCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCI2C_S0 : 1;
      unsigned SYSCTL_SCGCI2C_S1 : 1;
      unsigned SYSCTL_SCGCI2C_S2 : 1;
      unsigned SYSCTL_SCGCI2C_S3 : 1;
      unsigned SYSCTL_SCGCI2C_S4 : 1;
      unsigned SYSCTL_SCGCI2C_S5 : 1;
      unsigned SYSCTL_SCGCI2C_S6 : 1;
      unsigned SYSCTL_SCGCI2C_S7 : 1;
      unsigned SYSCTL_SCGCI2C_S8 : 1;
      unsigned SYSCTL_SCGCI2C_S9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_SCGCI2CBITS;
sfr volatile typeSYSCTL_SCGCI2CBITS SYSCTL_SCGCI2Cbits absolute 0x400FE720;

 typedef struct tagSYSCTL_SCGCUSBBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCUSB_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCUSBBITS;
sfr volatile typeSYSCTL_SCGCUSBBITS SYSCTL_SCGCUSBbits absolute 0x400FE728;

 typedef struct tagSYSCTL_SCGCEPHYBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCEPHY_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCEPHYBITS;
sfr volatile typeSYSCTL_SCGCEPHYBITS SYSCTL_SCGCEPHYbits absolute 0x400FE730;

 typedef struct tagSYSCTL_SCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCCAN_S0 : 1;
      unsigned SYSCTL_SCGCCAN_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCCANBITS;
sfr volatile typeSYSCTL_SCGCCANBITS SYSCTL_SCGCCANbits absolute 0x400FE734;

 typedef struct tagSYSCTL_SCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCADC_S0 : 1;
      unsigned SYSCTL_SCGCADC_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCADCBITS;
sfr volatile typeSYSCTL_SCGCADCBITS SYSCTL_SCGCADCbits absolute 0x400FE738;

 typedef struct tagSYSCTL_SCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCACMP_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCACMPBITS;
sfr volatile typeSYSCTL_SCGCACMPBITS SYSCTL_SCGCACMPbits absolute 0x400FE73C;

 typedef struct tagSYSCTL_SCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCPWM_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCPWMBITS;
sfr volatile typeSYSCTL_SCGCPWMBITS SYSCTL_SCGCPWMbits absolute 0x400FE740;

 typedef struct tagSYSCTL_SCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCQEI_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCQEIBITS;
sfr volatile typeSYSCTL_SCGCQEIBITS SYSCTL_SCGCQEIbits absolute 0x400FE744;

 typedef struct tagSYSCTL_SCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCEEPROM_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCEEPROMBITS;
sfr volatile typeSYSCTL_SCGCEEPROMBITS SYSCTL_SCGCEEPROMbits absolute 0x400FE758;

 typedef struct tagSYSCTL_SCGCCCMBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCCCM_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCCCMBITS;
sfr volatile typeSYSCTL_SCGCCCMBITS SYSCTL_SCGCCCMbits absolute 0x400FE774;

 typedef struct tagSYSCTL_SCGCEMACBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCEMAC_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCEMACBITS;
sfr volatile typeSYSCTL_SCGCEMACBITS SYSCTL_SCGCEMACbits absolute 0x400FE79C;

 typedef struct tagSYSCTL_DCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCWD_D0 : 1;
      unsigned SYSCTL_DCGCWD_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCWDBITS;
sfr volatile typeSYSCTL_DCGCWDBITS SYSCTL_DCGCWDbits absolute 0x400FE800;

 typedef struct tagSYSCTL_DCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCTIMER_D0 : 1;
      unsigned SYSCTL_DCGCTIMER_D1 : 1;
      unsigned SYSCTL_DCGCTIMER_D2 : 1;
      unsigned SYSCTL_DCGCTIMER_D3 : 1;
      unsigned SYSCTL_DCGCTIMER_D4 : 1;
      unsigned SYSCTL_DCGCTIMER_D5 : 1;
      unsigned SYSCTL_DCGCTIMER_D6 : 1;
      unsigned SYSCTL_DCGCTIMER_D7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_DCGCTIMERBITS;
sfr volatile typeSYSCTL_DCGCTIMERBITS SYSCTL_DCGCTIMERbits absolute 0x400FE804;

 typedef struct tagSYSCTL_DCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCGPIO_D0 : 1;
      unsigned SYSCTL_DCGCGPIO_D1 : 1;
      unsigned SYSCTL_DCGCGPIO_D2 : 1;
      unsigned SYSCTL_DCGCGPIO_D3 : 1;
      unsigned SYSCTL_DCGCGPIO_D4 : 1;
      unsigned SYSCTL_DCGCGPIO_D5 : 1;
      unsigned SYSCTL_DCGCGPIO_D6 : 1;
      unsigned SYSCTL_DCGCGPIO_D7 : 1;
      unsigned SYSCTL_DCGCGPIO_D8 : 1;
      unsigned SYSCTL_DCGCGPIO_D9 : 1;
      unsigned SYSCTL_DCGCGPIO_D10 : 1;
      unsigned SYSCTL_DCGCGPIO_D11 : 1;
      unsigned SYSCTL_DCGCGPIO_D12 : 1;
      unsigned SYSCTL_DCGCGPIO_D13 : 1;
      unsigned SYSCTL_DCGCGPIO_D14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_DCGCGPIOBITS;
sfr volatile typeSYSCTL_DCGCGPIOBITS SYSCTL_DCGCGPIObits absolute 0x400FE808;

 typedef struct tagSYSCTL_DCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_DCGCDMA_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCDMABITS;
sfr volatile typeSYSCTL_DCGCDMABITS SYSCTL_DCGCDMAbits absolute 0x400FE80C;

 typedef struct tagSYSCTL_DCGCEPIBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCEPI_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCEPIBITS;
sfr volatile typeSYSCTL_DCGCEPIBITS SYSCTL_DCGCEPIbits absolute 0x400FE810;

 typedef struct tagSYSCTL_DCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCHIB_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCHIBBITS;
sfr volatile typeSYSCTL_DCGCHIBBITS SYSCTL_DCGCHIBbits absolute 0x400FE814;

 typedef struct tagSYSCTL_DCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCUART_D0 : 1;
      unsigned SYSCTL_DCGCUART_D1 : 1;
      unsigned SYSCTL_DCGCUART_D2 : 1;
      unsigned SYSCTL_DCGCUART_D3 : 1;
      unsigned SYSCTL_DCGCUART_D4 : 1;
      unsigned SYSCTL_DCGCUART_D5 : 1;
      unsigned SYSCTL_DCGCUART_D6 : 1;
      unsigned SYSCTL_DCGCUART_D7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_DCGCUARTBITS;
sfr volatile typeSYSCTL_DCGCUARTBITS SYSCTL_DCGCUARTbits absolute 0x400FE818;

 typedef struct tagSYSCTL_DCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCSSI_D0 : 1;
      unsigned SYSCTL_DCGCSSI_D1 : 1;
      unsigned SYSCTL_DCGCSSI_D2 : 1;
      unsigned SYSCTL_DCGCSSI_D3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_DCGCSSIBITS;
sfr volatile typeSYSCTL_DCGCSSIBITS SYSCTL_DCGCSSIbits absolute 0x400FE81C;

 typedef struct tagSYSCTL_DCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCI2C_D0 : 1;
      unsigned SYSCTL_DCGCI2C_D1 : 1;
      unsigned SYSCTL_DCGCI2C_D2 : 1;
      unsigned SYSCTL_DCGCI2C_D3 : 1;
      unsigned SYSCTL_DCGCI2C_D4 : 1;
      unsigned SYSCTL_DCGCI2C_D5 : 1;
      unsigned SYSCTL_DCGCI2C_D6 : 1;
      unsigned SYSCTL_DCGCI2C_D7 : 1;
      unsigned SYSCTL_DCGCI2C_D8 : 1;
      unsigned SYSCTL_DCGCI2C_D9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_DCGCI2CBITS;
sfr volatile typeSYSCTL_DCGCI2CBITS SYSCTL_DCGCI2Cbits absolute 0x400FE820;

 typedef struct tagSYSCTL_DCGCUSBBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCUSB_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCUSBBITS;
sfr volatile typeSYSCTL_DCGCUSBBITS SYSCTL_DCGCUSBbits absolute 0x400FE828;

 typedef struct tagSYSCTL_DCGCEPHYBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCEPHY_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCEPHYBITS;
sfr volatile typeSYSCTL_DCGCEPHYBITS SYSCTL_DCGCEPHYbits absolute 0x400FE830;

 typedef struct tagSYSCTL_DCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCCAN_D0 : 1;
      unsigned SYSCTL_DCGCCAN_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCCANBITS;
sfr volatile typeSYSCTL_DCGCCANBITS SYSCTL_DCGCCANbits absolute 0x400FE834;

 typedef struct tagSYSCTL_DCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCADC_D0 : 1;
      unsigned SYSCTL_DCGCADC_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCADCBITS;
sfr volatile typeSYSCTL_DCGCADCBITS SYSCTL_DCGCADCbits absolute 0x400FE838;

 typedef struct tagSYSCTL_DCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCACMP_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCACMPBITS;
sfr volatile typeSYSCTL_DCGCACMPBITS SYSCTL_DCGCACMPbits absolute 0x400FE83C;

 typedef struct tagSYSCTL_DCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCPWM_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCPWMBITS;
sfr volatile typeSYSCTL_DCGCPWMBITS SYSCTL_DCGCPWMbits absolute 0x400FE840;

 typedef struct tagSYSCTL_DCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCQEI_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCQEIBITS;
sfr volatile typeSYSCTL_DCGCQEIBITS SYSCTL_DCGCQEIbits absolute 0x400FE844;

 typedef struct tagSYSCTL_DCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCEEPROM_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCEEPROMBITS;
sfr volatile typeSYSCTL_DCGCEEPROMBITS SYSCTL_DCGCEEPROMbits absolute 0x400FE858;

 typedef struct tagSYSCTL_DCGCCCMBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCCCM_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCCCMBITS;
sfr volatile typeSYSCTL_DCGCCCMBITS SYSCTL_DCGCCCMbits absolute 0x400FE874;

 typedef struct tagSYSCTL_DCGCEMACBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCEMAC_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCEMACBITS;
sfr volatile typeSYSCTL_DCGCEMACBITS SYSCTL_DCGCEMACbits absolute 0x400FE89C;

 typedef struct tagSYSCTL_PCWDBITS {
  union {
    struct {
      unsigned SYSCTL_PCWD_P0 : 1;
      unsigned SYSCTL_PCWD_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCWDBITS;
sfr volatile typeSYSCTL_PCWDBITS SYSCTL_PCWDbits absolute 0x400FE900;

 typedef struct tagSYSCTL_PCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PCTIMER_P0 : 1;
      unsigned SYSCTL_PCTIMER_P1 : 1;
      unsigned SYSCTL_PCTIMER_P2 : 1;
      unsigned SYSCTL_PCTIMER_P3 : 1;
      unsigned SYSCTL_PCTIMER_P4 : 1;
      unsigned SYSCTL_PCTIMER_P5 : 1;
      unsigned SYSCTL_PCTIMER_P6 : 1;
      unsigned SYSCTL_PCTIMER_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PCTIMERBITS;
sfr volatile typeSYSCTL_PCTIMERBITS SYSCTL_PCTIMERbits absolute 0x400FE904;

 typedef struct tagSYSCTL_PCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PCGPIO_P0 : 1;
      unsigned SYSCTL_PCGPIO_P1 : 1;
      unsigned SYSCTL_PCGPIO_P2 : 1;
      unsigned SYSCTL_PCGPIO_P3 : 1;
      unsigned SYSCTL_PCGPIO_P4 : 1;
      unsigned SYSCTL_PCGPIO_P5 : 1;
      unsigned SYSCTL_PCGPIO_P6 : 1;
      unsigned SYSCTL_PCGPIO_P7 : 1;
      unsigned SYSCTL_PCGPIO_P8 : 1;
      unsigned SYSCTL_PCGPIO_P9 : 1;
      unsigned SYSCTL_PCGPIO_P10 : 1;
      unsigned SYSCTL_PCGPIO_P11 : 1;
      unsigned SYSCTL_PCGPIO_P12 : 1;
      unsigned SYSCTL_PCGPIO_P13 : 1;
      unsigned SYSCTL_PCGPIO_P14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PCGPIOBITS;
sfr volatile typeSYSCTL_PCGPIOBITS SYSCTL_PCGPIObits absolute 0x400FE908;

 typedef struct tagSYSCTL_PCDMABITS {
  union {
    struct {
      unsigned SYSCTL_PCDMA_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCDMABITS;
sfr volatile typeSYSCTL_PCDMABITS SYSCTL_PCDMAbits absolute 0x400FE90C;

 typedef struct tagSYSCTL_PCEPIBITS {
  union {
    struct {
      unsigned SYSCTL_PCEPI_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCEPIBITS;
sfr volatile typeSYSCTL_PCEPIBITS SYSCTL_PCEPIbits absolute 0x400FE910;

 typedef struct tagSYSCTL_PCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PCHIB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCHIBBITS;
sfr volatile typeSYSCTL_PCHIBBITS SYSCTL_PCHIBbits absolute 0x400FE914;

 typedef struct tagSYSCTL_PCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PCUART_P0 : 1;
      unsigned SYSCTL_PCUART_P1 : 1;
      unsigned SYSCTL_PCUART_P2 : 1;
      unsigned SYSCTL_PCUART_P3 : 1;
      unsigned SYSCTL_PCUART_P4 : 1;
      unsigned SYSCTL_PCUART_P5 : 1;
      unsigned SYSCTL_PCUART_P6 : 1;
      unsigned SYSCTL_PCUART_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PCUARTBITS;
sfr volatile typeSYSCTL_PCUARTBITS SYSCTL_PCUARTbits absolute 0x400FE918;

 typedef struct tagSYSCTL_PCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PCSSI_P0 : 1;
      unsigned SYSCTL_PCSSI_P1 : 1;
      unsigned SYSCTL_PCSSI_P2 : 1;
      unsigned SYSCTL_PCSSI_P3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PCSSIBITS;
sfr volatile typeSYSCTL_PCSSIBITS SYSCTL_PCSSIbits absolute 0x400FE91C;

 typedef struct tagSYSCTL_PCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PCI2C_P0 : 1;
      unsigned SYSCTL_PCI2C_P1 : 1;
      unsigned SYSCTL_PCI2C_P2 : 1;
      unsigned SYSCTL_PCI2C_P3 : 1;
      unsigned SYSCTL_PCI2C_P4 : 1;
      unsigned SYSCTL_PCI2C_P5 : 1;
      unsigned SYSCTL_PCI2C_P6 : 1;
      unsigned SYSCTL_PCI2C_P7 : 1;
      unsigned SYSCTL_PCI2C_P8 : 1;
      unsigned SYSCTL_PCI2C_P9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_PCI2CBITS;
sfr volatile typeSYSCTL_PCI2CBITS SYSCTL_PCI2Cbits absolute 0x400FE920;

 typedef struct tagSYSCTL_PCUSBBITS {
  union {
    struct {
      unsigned SYSCTL_PCUSB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCUSBBITS;
sfr volatile typeSYSCTL_PCUSBBITS SYSCTL_PCUSBbits absolute 0x400FE928;

 typedef struct tagSYSCTL_PCEPHYBITS {
  union {
    struct {
      unsigned SYSCTL_PCEPHY_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCEPHYBITS;
sfr volatile typeSYSCTL_PCEPHYBITS SYSCTL_PCEPHYbits absolute 0x400FE930;

 typedef struct tagSYSCTL_PCCANBITS {
  union {
    struct {
      unsigned SYSCTL_PCCAN_P0 : 1;
      unsigned SYSCTL_PCCAN_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCCANBITS;
sfr volatile typeSYSCTL_PCCANBITS SYSCTL_PCCANbits absolute 0x400FE934;

 typedef struct tagSYSCTL_PCADCBITS {
  union {
    struct {
      unsigned SYSCTL_PCADC_P0 : 1;
      unsigned SYSCTL_PCADC_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCADCBITS;
sfr volatile typeSYSCTL_PCADCBITS SYSCTL_PCADCbits absolute 0x400FE938;

 typedef struct tagSYSCTL_PCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PCACMP_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCACMPBITS;
sfr volatile typeSYSCTL_PCACMPBITS SYSCTL_PCACMPbits absolute 0x400FE93C;

 typedef struct tagSYSCTL_PCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PCPWM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCPWMBITS;
sfr volatile typeSYSCTL_PCPWMBITS SYSCTL_PCPWMbits absolute 0x400FE940;

 typedef struct tagSYSCTL_PCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PCQEI_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCQEIBITS;
sfr volatile typeSYSCTL_PCQEIBITS SYSCTL_PCQEIbits absolute 0x400FE944;

 typedef struct tagSYSCTL_PCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PCEEPROM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCEEPROMBITS;
sfr volatile typeSYSCTL_PCEEPROMBITS SYSCTL_PCEEPROMbits absolute 0x400FE958;

 typedef struct tagSYSCTL_PCCCMBITS {
  union {
    struct {
      unsigned SYSCTL_PCCCM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCCCMBITS;
sfr volatile typeSYSCTL_PCCCMBITS SYSCTL_PCCCMbits absolute 0x400FE974;

 typedef struct tagSYSCTL_PCEMACBITS {
  union {
    struct {
      unsigned SYSCTL_PCEMAC_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCEMACBITS;
sfr volatile typeSYSCTL_PCEMACBITS SYSCTL_PCEMACbits absolute 0x400FE99C;

 typedef struct tagSYSCTL_PRWDBITS {
  union {
    struct {
      unsigned SYSCTL_PRWD_R0 : 1;
      unsigned SYSCTL_PRWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRWDBITS;
sfr volatile typeSYSCTL_PRWDBITS SYSCTL_PRWDbits absolute 0x400FEA00;

 typedef struct tagSYSCTL_PRTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PRTIMER_R0 : 1;
      unsigned SYSCTL_PRTIMER_R1 : 1;
      unsigned SYSCTL_PRTIMER_R2 : 1;
      unsigned SYSCTL_PRTIMER_R3 : 1;
      unsigned SYSCTL_PRTIMER_R4 : 1;
      unsigned SYSCTL_PRTIMER_R5 : 1;
      unsigned SYSCTL_PRTIMER_R6 : 1;
      unsigned SYSCTL_PRTIMER_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PRTIMERBITS;
sfr volatile typeSYSCTL_PRTIMERBITS SYSCTL_PRTIMERbits absolute 0x400FEA04;

 typedef struct tagSYSCTL_PRGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PRGPIO_R0 : 1;
      unsigned SYSCTL_PRGPIO_R1 : 1;
      unsigned SYSCTL_PRGPIO_R2 : 1;
      unsigned SYSCTL_PRGPIO_R3 : 1;
      unsigned SYSCTL_PRGPIO_R4 : 1;
      unsigned SYSCTL_PRGPIO_R5 : 1;
      unsigned SYSCTL_PRGPIO_R6 : 1;
      unsigned SYSCTL_PRGPIO_R7 : 1;
      unsigned SYSCTL_PRGPIO_R8 : 1;
      unsigned SYSCTL_PRGPIO_R9 : 1;
      unsigned SYSCTL_PRGPIO_R10 : 1;
      unsigned SYSCTL_PRGPIO_R11 : 1;
      unsigned SYSCTL_PRGPIO_R12 : 1;
      unsigned SYSCTL_PRGPIO_R13 : 1;
      unsigned SYSCTL_PRGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PRGPIOBITS;
sfr volatile typeSYSCTL_PRGPIOBITS SYSCTL_PRGPIObits absolute 0x400FEA08;

 typedef struct tagSYSCTL_PRDMABITS {
  union {
    struct {
      unsigned SYSCTL_PRDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRDMABITS;
sfr volatile typeSYSCTL_PRDMABITS SYSCTL_PRDMAbits absolute 0x400FEA0C;

 typedef struct tagSYSCTL_PREPIBITS {
  union {
    struct {
      unsigned SYSCTL_PREPI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PREPIBITS;
sfr volatile typeSYSCTL_PREPIBITS SYSCTL_PREPIbits absolute 0x400FEA10;

 typedef struct tagSYSCTL_PRHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PRHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRHIBBITS;
sfr volatile typeSYSCTL_PRHIBBITS SYSCTL_PRHIBbits absolute 0x400FEA14;

 typedef struct tagSYSCTL_PRUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PRUART_R0 : 1;
      unsigned SYSCTL_PRUART_R1 : 1;
      unsigned SYSCTL_PRUART_R2 : 1;
      unsigned SYSCTL_PRUART_R3 : 1;
      unsigned SYSCTL_PRUART_R4 : 1;
      unsigned SYSCTL_PRUART_R5 : 1;
      unsigned SYSCTL_PRUART_R6 : 1;
      unsigned SYSCTL_PRUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PRUARTBITS;
sfr volatile typeSYSCTL_PRUARTBITS SYSCTL_PRUARTbits absolute 0x400FEA18;

 typedef struct tagSYSCTL_PRSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PRSSI_R0 : 1;
      unsigned SYSCTL_PRSSI_R1 : 1;
      unsigned SYSCTL_PRSSI_R2 : 1;
      unsigned SYSCTL_PRSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PRSSIBITS;
sfr volatile typeSYSCTL_PRSSIBITS SYSCTL_PRSSIbits absolute 0x400FEA1C;

 typedef struct tagSYSCTL_PRI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PRI2C_R0 : 1;
      unsigned SYSCTL_PRI2C_R1 : 1;
      unsigned SYSCTL_PRI2C_R2 : 1;
      unsigned SYSCTL_PRI2C_R3 : 1;
      unsigned SYSCTL_PRI2C_R4 : 1;
      unsigned SYSCTL_PRI2C_R5 : 1;
      unsigned SYSCTL_PRI2C_R6 : 1;
      unsigned SYSCTL_PRI2C_R7 : 1;
      unsigned SYSCTL_PRI2C_R8 : 1;
      unsigned SYSCTL_PRI2C_R9 : 1;
      unsigned : 22;
    };
  };
} typeSYSCTL_PRI2CBITS;
sfr volatile typeSYSCTL_PRI2CBITS SYSCTL_PRI2Cbits absolute 0x400FEA20;

 typedef struct tagSYSCTL_PRUSBBITS {
  union {
    struct {
      unsigned SYSCTL_PRUSB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRUSBBITS;
sfr volatile typeSYSCTL_PRUSBBITS SYSCTL_PRUSBbits absolute 0x400FEA28;

 typedef struct tagSYSCTL_PREPHYBITS {
  union {
    struct {
      unsigned SYSCTL_PREPHY_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PREPHYBITS;
sfr volatile typeSYSCTL_PREPHYBITS SYSCTL_PREPHYbits absolute 0x400FEA30;

 typedef struct tagSYSCTL_PRCANBITS {
  union {
    struct {
      unsigned SYSCTL_PRCAN_R0 : 1;
      unsigned SYSCTL_PRCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRCANBITS;
sfr volatile typeSYSCTL_PRCANBITS SYSCTL_PRCANbits absolute 0x400FEA34;

 typedef struct tagSYSCTL_PRADCBITS {
  union {
    struct {
      unsigned SYSCTL_PRADC_R0 : 1;
      unsigned SYSCTL_PRADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRADCBITS;
sfr volatile typeSYSCTL_PRADCBITS SYSCTL_PRADCbits absolute 0x400FEA38;

 typedef struct tagSYSCTL_PRACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PRACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRACMPBITS;
sfr volatile typeSYSCTL_PRACMPBITS SYSCTL_PRACMPbits absolute 0x400FEA3C;

 typedef struct tagSYSCTL_PRPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PRPWM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRPWMBITS;
sfr volatile typeSYSCTL_PRPWMBITS SYSCTL_PRPWMbits absolute 0x400FEA40;

 typedef struct tagSYSCTL_PRQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PRQEI_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRQEIBITS;
sfr volatile typeSYSCTL_PRQEIBITS SYSCTL_PRQEIbits absolute 0x400FEA44;

 typedef struct tagSYSCTL_PREEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PREEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PREEPROMBITS;
sfr volatile typeSYSCTL_PREEPROMBITS SYSCTL_PREEPROMbits absolute 0x400FEA58;

 typedef struct tagSYSCTL_PRCCMBITS {
  union {
    struct {
      unsigned SYSCTL_PRCCM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRCCMBITS;
sfr volatile typeSYSCTL_PRCCMBITS SYSCTL_PRCCMbits absolute 0x400FEA74;

 typedef struct tagSYSCTL_PREMACBITS {
  union {
    struct {
      unsigned SYSCTL_PREMAC_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PREMACBITS;
sfr volatile typeSYSCTL_PREMACBITS SYSCTL_PREMACbits absolute 0x400FEA9C;

 typedef struct tagUDMA_STATBITS {
  union {
    struct {
      unsigned UDMA_STAT_MASTEN : 1;
      unsigned : 3;
      unsigned UDMA_STAT_STATE : 4;
      unsigned : 8;
      unsigned UDMA_STAT_DMACHANS : 5;
      unsigned : 11;
    };
  };
} typeUDMA_STATBITS;
sfr volatile typeUDMA_STATBITS UDMA_STATbits absolute 0x400FF000;

 typedef struct tagUDMA_CFGBITS {
  union {
    struct {
      unsigned UDMA_CFG_MASTEN : 1;
      unsigned : 31;
    };
  };
} typeUDMA_CFGBITS;
sfr volatile typeUDMA_CFGBITS UDMA_CFGbits absolute 0x400FF004;

 typedef struct tagUDMA_CTLBASEBITS {
  union {
    struct {
      unsigned : 10;
      unsigned UDMA_CTLBASE_ADDR : 22;
    };
  };
} typeUDMA_CTLBASEBITS;
sfr volatile typeUDMA_CTLBASEBITS UDMA_CTLBASEbits absolute 0x400FF008;

 typedef struct tagUDMA_ALTBASEBITS {
  union {
    struct {
      unsigned UDMA_ALTBASE_ADDR : 32;
    };
  };
} typeUDMA_ALTBASEBITS;
sfr volatile typeUDMA_ALTBASEBITS UDMA_ALTBASEbits absolute 0x400FF00C;

 typedef struct tagUDMA_WAITSTATBITS {
  union {
    struct {
      unsigned UDMA_WAITSTAT_WAITREQ : 32;
    };
  };
} typeUDMA_WAITSTATBITS;
sfr volatile typeUDMA_WAITSTATBITS UDMA_WAITSTATbits absolute 0x400FF010;

 typedef struct tagUDMA_SWREQBITS {
  union {
    struct {
      unsigned UDMA_SWREQ : 32;
    };
  };
} typeUDMA_SWREQBITS;
sfr volatile typeUDMA_SWREQBITS UDMA_SWREQbits absolute 0x400FF014;

 typedef struct tagUDMA_USEBURSTSETBITS {
  union {
    struct {
      unsigned UDMA_USEBURSTSET_SET : 32;
    };
  };
} typeUDMA_USEBURSTSETBITS;
sfr volatile typeUDMA_USEBURSTSETBITS UDMA_USEBURSTSETbits absolute 0x400FF018;

 typedef struct tagUDMA_USEBURSTCLRBITS {
  union {
    struct {
      unsigned UDMA_USEBURSTCLR_CLR : 32;
    };
  };
} typeUDMA_USEBURSTCLRBITS;
sfr volatile typeUDMA_USEBURSTCLRBITS UDMA_USEBURSTCLRbits absolute 0x400FF01C;

 typedef struct tagUDMA_REQMASKSETBITS {
  union {
    struct {
      unsigned UDMA_REQMASKSET_SET : 32;
    };
  };
} typeUDMA_REQMASKSETBITS;
sfr volatile typeUDMA_REQMASKSETBITS UDMA_REQMASKSETbits absolute 0x400FF020;

 typedef struct tagUDMA_REQMASKCLRBITS {
  union {
    struct {
      unsigned UDMA_REQMASKCLR_CLR : 32;
    };
  };
} typeUDMA_REQMASKCLRBITS;
sfr volatile typeUDMA_REQMASKCLRBITS UDMA_REQMASKCLRbits absolute 0x400FF024;

 typedef struct tagUDMA_ENASETBITS {
  union {
    struct {
      unsigned UDMA_ENASET_SET : 32;
    };
  };
} typeUDMA_ENASETBITS;
sfr volatile typeUDMA_ENASETBITS UDMA_ENASETbits absolute 0x400FF028;

 typedef struct tagUDMA_ENACLRBITS {
  union {
    struct {
      unsigned UDMA_ENACLR_CLR : 32;
    };
  };
} typeUDMA_ENACLRBITS;
sfr volatile typeUDMA_ENACLRBITS UDMA_ENACLRbits absolute 0x400FF02C;

 typedef struct tagUDMA_ALTSETBITS {
  union {
    struct {
      unsigned UDMA_ALTSET_SET : 32;
    };
  };
} typeUDMA_ALTSETBITS;
sfr volatile typeUDMA_ALTSETBITS UDMA_ALTSETbits absolute 0x400FF030;

 typedef struct tagUDMA_ALTCLRBITS {
  union {
    struct {
      unsigned UDMA_ALTCLR_CLR : 32;
    };
  };
} typeUDMA_ALTCLRBITS;
sfr volatile typeUDMA_ALTCLRBITS UDMA_ALTCLRbits absolute 0x400FF034;

 typedef struct tagUDMA_PRIOSETBITS {
  union {
    struct {
      unsigned UDMA_PRIOSET_SET : 32;
    };
  };
} typeUDMA_PRIOSETBITS;
sfr volatile typeUDMA_PRIOSETBITS UDMA_PRIOSETbits absolute 0x400FF038;

 typedef struct tagUDMA_PRIOCLRBITS {
  union {
    struct {
      unsigned UDMA_PRIOCLR_CLR : 32;
    };
  };
} typeUDMA_PRIOCLRBITS;
sfr volatile typeUDMA_PRIOCLRBITS UDMA_PRIOCLRbits absolute 0x400FF03C;

 typedef struct tagUDMA_ERRCLRBITS {
  union {
    struct {
      unsigned UDMA_ERRCLR_ERRCLR : 1;
      unsigned : 31;
    };
  };
} typeUDMA_ERRCLRBITS;
sfr volatile typeUDMA_ERRCLRBITS UDMA_ERRCLRbits absolute 0x400FF04C;

 typedef struct tagUDMA_CHASGNBITS {
  union {
    struct {
      unsigned UDMA_CHASGN : 32;
    };
  };
} typeUDMA_CHASGNBITS;
sfr volatile typeUDMA_CHASGNBITS UDMA_CHASGNbits absolute 0x400FF500;

 typedef struct tagUDMA_CHMAP0BITS {
  union {
    struct {
      unsigned UDMA_CHMAP0_CH0SEL : 4;
      unsigned UDMA_CHMAP0_CH1SEL : 4;
      unsigned UDMA_CHMAP0_CH2SEL : 4;
      unsigned UDMA_CHMAP0_CH3SEL : 4;
      unsigned UDMA_CHMAP0_CH4SEL : 4;
      unsigned UDMA_CHMAP0_CH5SEL : 4;
      unsigned UDMA_CHMAP0_CH6SEL : 4;
      unsigned UDMA_CHMAP0_CH7SEL : 4;
    };
  };
} typeUDMA_CHMAP0BITS;
sfr volatile typeUDMA_CHMAP0BITS UDMA_CHMAP0bits absolute 0x400FF510;

 typedef struct tagUDMA_CHMAP1BITS {
  union {
    struct {
      unsigned UDMA_CHMAP1_CH8SEL : 4;
      unsigned UDMA_CHMAP1_CH9SEL : 4;
      unsigned UDMA_CHMAP1_CH10SEL : 4;
      unsigned UDMA_CHMAP1_CH11SEL : 4;
      unsigned UDMA_CHMAP1_CH12SEL : 4;
      unsigned UDMA_CHMAP1_CH13SEL : 4;
      unsigned UDMA_CHMAP1_CH14SEL : 4;
      unsigned UDMA_CHMAP1_CH15SEL : 4;
    };
  };
} typeUDMA_CHMAP1BITS;
sfr volatile typeUDMA_CHMAP1BITS UDMA_CHMAP1bits absolute 0x400FF514;

 typedef struct tagUDMA_CHMAP2BITS {
  union {
    struct {
      unsigned UDMA_CHMAP2_CH16SEL : 4;
      unsigned UDMA_CHMAP2_CH17SEL : 4;
      unsigned UDMA_CHMAP2_CH18SEL : 4;
      unsigned UDMA_CHMAP2_CH19SEL : 4;
      unsigned UDMA_CHMAP2_CH20SEL : 4;
      unsigned UDMA_CHMAP2_CH21SEL : 4;
      unsigned UDMA_CHMAP2_CH22SEL : 4;
      unsigned UDMA_CHMAP2_CH23SEL : 4;
    };
  };
} typeUDMA_CHMAP2BITS;
sfr volatile typeUDMA_CHMAP2BITS UDMA_CHMAP2bits absolute 0x400FF518;

 typedef struct tagUDMA_CHMAP3BITS {
  union {
    struct {
      unsigned UDMA_CHMAP3_CH24SEL : 4;
      unsigned UDMA_CHMAP3_CH25SEL : 4;
      unsigned UDMA_CHMAP3_CH26SEL : 4;
      unsigned UDMA_CHMAP3_CH27SEL : 4;
      unsigned UDMA_CHMAP3_CH28SEL : 4;
      unsigned UDMA_CHMAP3_CH29SEL : 4;
      unsigned UDMA_CHMAP3_CH30SEL : 4;
      unsigned UDMA_CHMAP3_CH31SEL : 4;
    };
  };
} typeUDMA_CHMAP3BITS;
sfr volatile typeUDMA_CHMAP3BITS UDMA_CHMAP3bits absolute 0x400FF51C;

 typedef struct tagCCM0_CRCCTRLBITS {
  union {
    struct {
      unsigned CCM_CRCCTRL_TYPE : 4;
      unsigned CCM_CRCCTRL_ENDIAN : 2;
      unsigned : 1;
      unsigned CCM_CRCCTRL_BR : 1;
      unsigned CCM_CRCCTRL_OBR : 1;
      unsigned CCM_CRCCTRL_RESINV : 1;
      unsigned : 2;
      unsigned CCM_CRCCTRL_SIZE : 1;
      unsigned CCM_CRCCTRL_INIT : 2;
      unsigned : 17;
    };
  };
} typeCCM0_CRCCTRLBITS;
sfr far volatile typeCCM0_CRCCTRLBITS CCM0_CRCCTRLbits absolute 0x44030400;

 typedef struct tagCCM0_CRCSEEDBITS {
  union {
    struct {
      unsigned CCM_CRCSEED_SEED : 32;
    };
  };
} typeCCM0_CRCSEEDBITS;
sfr far volatile typeCCM0_CRCSEEDBITS CCM0_CRCSEEDbits absolute 0x44030410;

 typedef struct tagCCM0_CRCDINBITS {
  union {
    struct {
      unsigned CCM_CRCDIN_DATAIN : 32;
    };
  };
} typeCCM0_CRCDINBITS;
sfr far volatile typeCCM0_CRCDINBITS CCM0_CRCDINbits absolute 0x44030414;

 typedef struct tagCCM0_CRCRSLTPPBITS {
  union {
    struct {
      unsigned CCM_CRCRSLTPP_RSLTPP : 32;
    };
  };
} typeCCM0_CRCRSLTPPBITS;
sfr far volatile typeCCM0_CRCRSLTPPBITS CCM0_CRCRSLTPPbits absolute 0x44030418;

 typedef struct tagNVIC_INT_TYPEBITS {
  union {
    struct {
      unsigned NVIC_INT_TYPE_LINES : 5;
      unsigned : 27;
    };
  };
} typeNVIC_INT_TYPEBITS;
sfr far volatile typeNVIC_INT_TYPEBITS NVIC_INT_TYPEbits absolute 0xE000E004;

 typedef struct tagNVIC_ACTLRBITS {
  union {
    struct {
      unsigned NVIC_ACTLR_DISMCYC : 1;
      unsigned NVIC_ACTLR_DISWBUF : 1;
      unsigned NVIC_ACTLR_DISFOLD : 1;
      unsigned : 5;
      unsigned NVIC_ACTLR_DISFPCA : 1;
      unsigned NVIC_ACTLR_DISOOFP : 1;
      unsigned : 22;
    };
  };
} typeNVIC_ACTLRBITS;
sfr far volatile typeNVIC_ACTLRBITS NVIC_ACTLRbits absolute 0xE000E008;

 typedef struct tagNVIC_ST_CTRLBITS {
  union {
    struct {
      unsigned NVIC_ST_CTRL_ENABLE : 1;
      unsigned NVIC_ST_CTRL_INTEN : 1;
      unsigned NVIC_ST_CTRL_CLK_SRC : 1;
      unsigned : 13;
      unsigned NVIC_ST_CTRL_COUNT : 1;
      unsigned : 15;
    };
  };
} typeNVIC_ST_CTRLBITS;
sfr far volatile typeNVIC_ST_CTRLBITS NVIC_ST_CTRLbits absolute 0xE000E010;

 typedef struct tagNVIC_ST_RELOADBITS {
  union {
    struct {
      unsigned NVIC_ST_RELOAD : 24;
      unsigned : 8;
    };
  };
} typeNVIC_ST_RELOADBITS;
sfr far volatile typeNVIC_ST_RELOADBITS NVIC_ST_RELOADbits absolute 0xE000E014;

 typedef struct tagNVIC_ST_CURRENTBITS {
  union {
    struct {
      unsigned NVIC_ST_CURRENT : 24;
      unsigned : 8;
    };
  };
} typeNVIC_ST_CURRENTBITS;
sfr far volatile typeNVIC_ST_CURRENTBITS NVIC_ST_CURRENTbits absolute 0xE000E018;

 typedef struct tagNVIC_ST_CALBITS {
  union {
    struct {
      unsigned NVIC_ST_CAL_ONEMS : 24;
      unsigned : 6;
      unsigned NVIC_ST_CAL_SKEW : 1;
      unsigned NVIC_ST_CAL_NOREF : 1;
    };
  };
} typeNVIC_ST_CALBITS;
sfr far volatile typeNVIC_ST_CALBITS NVIC_ST_CALbits absolute 0xE000E01C;

 typedef struct tagNVIC_EN0BITS {
  union {
    struct {
      unsigned NVIC_EN0_INT : 32;
    };
  };
} typeNVIC_EN0BITS;
sfr far volatile typeNVIC_EN0BITS NVIC_EN0bits absolute 0xE000E100;

 typedef struct tagNVIC_EN1BITS {
  union {
    struct {
      unsigned NVIC_EN1_INT : 32;
    };
  };
} typeNVIC_EN1BITS;
sfr far volatile typeNVIC_EN1BITS NVIC_EN1bits absolute 0xE000E104;

 typedef struct tagNVIC_EN2BITS {
  union {
    struct {
      unsigned NVIC_EN2_INT : 32;
    };
  };
} typeNVIC_EN2BITS;
sfr far volatile typeNVIC_EN2BITS NVIC_EN2bits absolute 0xE000E108;

 typedef struct tagNVIC_EN3BITS {
  union {
    struct {
      unsigned NVIC_EN3_INT : 32;
    };
  };
} typeNVIC_EN3BITS;
sfr far volatile typeNVIC_EN3BITS NVIC_EN3bits absolute 0xE000E10C;

 typedef struct tagNVIC_DIS0BITS {
  union {
    struct {
      unsigned NVIC_DIS0_INT : 32;
    };
  };
} typeNVIC_DIS0BITS;
sfr far volatile typeNVIC_DIS0BITS NVIC_DIS0bits absolute 0xE000E180;

 typedef struct tagNVIC_DIS1BITS {
  union {
    struct {
      unsigned NVIC_DIS1_INT : 32;
    };
  };
} typeNVIC_DIS1BITS;
sfr far volatile typeNVIC_DIS1BITS NVIC_DIS1bits absolute 0xE000E184;

 typedef struct tagNVIC_DIS2BITS {
  union {
    struct {
      unsigned NVIC_DIS2_INT : 32;
    };
  };
} typeNVIC_DIS2BITS;
sfr far volatile typeNVIC_DIS2BITS NVIC_DIS2bits absolute 0xE000E188;

 typedef struct tagNVIC_DIS3BITS {
  union {
    struct {
      unsigned NVIC_DIS3_INT : 32;
    };
  };
} typeNVIC_DIS3BITS;
sfr far volatile typeNVIC_DIS3BITS NVIC_DIS3bits absolute 0xE000E18C;

 typedef struct tagNVIC_PEND0BITS {
  union {
    struct {
      unsigned NVIC_PEND0_INT : 32;
    };
  };
} typeNVIC_PEND0BITS;
sfr far volatile typeNVIC_PEND0BITS NVIC_PEND0bits absolute 0xE000E200;

 typedef struct tagNVIC_PEND1BITS {
  union {
    struct {
      unsigned NVIC_PEND1_INT : 32;
    };
  };
} typeNVIC_PEND1BITS;
sfr far volatile typeNVIC_PEND1BITS NVIC_PEND1bits absolute 0xE000E204;

 typedef struct tagNVIC_PEND2BITS {
  union {
    struct {
      unsigned NVIC_PEND2_INT : 32;
    };
  };
} typeNVIC_PEND2BITS;
sfr far volatile typeNVIC_PEND2BITS NVIC_PEND2bits absolute 0xE000E208;

 typedef struct tagNVIC_PEND3BITS {
  union {
    struct {
      unsigned NVIC_PEND3_INT : 32;
    };
  };
} typeNVIC_PEND3BITS;
sfr far volatile typeNVIC_PEND3BITS NVIC_PEND3bits absolute 0xE000E20C;

 typedef struct tagNVIC_UNPEND0BITS {
  union {
    struct {
      unsigned NVIC_UNPEND0_INT : 32;
    };
  };
} typeNVIC_UNPEND0BITS;
sfr far volatile typeNVIC_UNPEND0BITS NVIC_UNPEND0bits absolute 0xE000E280;

 typedef struct tagNVIC_UNPEND1BITS {
  union {
    struct {
      unsigned NVIC_UNPEND1_INT : 32;
    };
  };
} typeNVIC_UNPEND1BITS;
sfr far volatile typeNVIC_UNPEND1BITS NVIC_UNPEND1bits absolute 0xE000E284;

 typedef struct tagNVIC_UNPEND2BITS {
  union {
    struct {
      unsigned NVIC_UNPEND2_INT : 32;
    };
  };
} typeNVIC_UNPEND2BITS;
sfr far volatile typeNVIC_UNPEND2BITS NVIC_UNPEND2bits absolute 0xE000E288;

 typedef struct tagNVIC_UNPEND3BITS {
  union {
    struct {
      unsigned NVIC_UNPEND3_INT : 32;
    };
  };
} typeNVIC_UNPEND3BITS;
sfr far volatile typeNVIC_UNPEND3BITS NVIC_UNPEND3bits absolute 0xE000E28C;

 typedef struct tagNVIC_ACTIVE0BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE0_INT : 32;
    };
  };
} typeNVIC_ACTIVE0BITS;
sfr far volatile typeNVIC_ACTIVE0BITS NVIC_ACTIVE0bits absolute 0xE000E300;

 typedef struct tagNVIC_ACTIVE1BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE1_INT : 32;
    };
  };
} typeNVIC_ACTIVE1BITS;
sfr far volatile typeNVIC_ACTIVE1BITS NVIC_ACTIVE1bits absolute 0xE000E304;

 typedef struct tagNVIC_ACTIVE2BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE2_INT : 32;
    };
  };
} typeNVIC_ACTIVE2BITS;
sfr far volatile typeNVIC_ACTIVE2BITS NVIC_ACTIVE2bits absolute 0xE000E308;

 typedef struct tagNVIC_ACTIVE3BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE3_INT : 32;
    };
  };
} typeNVIC_ACTIVE3BITS;
sfr far volatile typeNVIC_ACTIVE3BITS NVIC_ACTIVE3bits absolute 0xE000E30C;

 typedef struct tagNVIC_PRI0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI0_INT0 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT1 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT2 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT3 : 3;
    };
  };
} typeNVIC_PRI0BITS;
sfr far volatile typeNVIC_PRI0BITS NVIC_PRI0bits absolute 0xE000E400;

 typedef struct tagNVIC_PRI1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI1_INT4 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT5 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT6 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT7 : 3;
    };
  };
} typeNVIC_PRI1BITS;
sfr far volatile typeNVIC_PRI1BITS NVIC_PRI1bits absolute 0xE000E404;

 typedef struct tagNVIC_PRI2BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI2_INT8 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT9 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT10 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT11 : 3;
    };
  };
} typeNVIC_PRI2BITS;
sfr far volatile typeNVIC_PRI2BITS NVIC_PRI2bits absolute 0xE000E408;

 typedef struct tagNVIC_PRI3BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI3_INT12 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT13 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT14 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT15 : 3;
    };
  };
} typeNVIC_PRI3BITS;
sfr far volatile typeNVIC_PRI3BITS NVIC_PRI3bits absolute 0xE000E40C;

 typedef struct tagNVIC_PRI4BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI4_INT16 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT17 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT18 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT19 : 3;
    };
  };
} typeNVIC_PRI4BITS;
sfr far volatile typeNVIC_PRI4BITS NVIC_PRI4bits absolute 0xE000E410;

 typedef struct tagNVIC_PRI5BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI5_INT20 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT21 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT22 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT23 : 3;
    };
  };
} typeNVIC_PRI5BITS;
sfr far volatile typeNVIC_PRI5BITS NVIC_PRI5bits absolute 0xE000E414;

 typedef struct tagNVIC_PRI6BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI6_INT24 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT25 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT26 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT27 : 3;
    };
  };
} typeNVIC_PRI6BITS;
sfr far volatile typeNVIC_PRI6BITS NVIC_PRI6bits absolute 0xE000E418;

 typedef struct tagNVIC_PRI7BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI7_INT28 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT29 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT30 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT31 : 3;
    };
  };
} typeNVIC_PRI7BITS;
sfr far volatile typeNVIC_PRI7BITS NVIC_PRI7bits absolute 0xE000E41C;

 typedef struct tagNVIC_PRI8BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI8_INT32 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT33 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT34 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT35 : 3;
    };
  };
} typeNVIC_PRI8BITS;
sfr far volatile typeNVIC_PRI8BITS NVIC_PRI8bits absolute 0xE000E420;

 typedef struct tagNVIC_PRI9BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI9_INT36 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT37 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT38 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT39 : 3;
    };
  };
} typeNVIC_PRI9BITS;
sfr far volatile typeNVIC_PRI9BITS NVIC_PRI9bits absolute 0xE000E424;

 typedef struct tagNVIC_PRI10BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI10_INT40 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT41 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT42 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT43 : 3;
    };
  };
} typeNVIC_PRI10BITS;
sfr far volatile typeNVIC_PRI10BITS NVIC_PRI10bits absolute 0xE000E428;

 typedef struct tagNVIC_PRI11BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI11_INT44 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT45 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT46 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT47 : 3;
    };
  };
} typeNVIC_PRI11BITS;
sfr far volatile typeNVIC_PRI11BITS NVIC_PRI11bits absolute 0xE000E42C;

 typedef struct tagNVIC_PRI12BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI12_INT48 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT49 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT50 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT51 : 3;
    };
  };
} typeNVIC_PRI12BITS;
sfr far volatile typeNVIC_PRI12BITS NVIC_PRI12bits absolute 0xE000E430;

 typedef struct tagNVIC_PRI13BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI13_INT52 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT53 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT54 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT55 : 3;
    };
  };
} typeNVIC_PRI13BITS;
sfr far volatile typeNVIC_PRI13BITS NVIC_PRI13bits absolute 0xE000E434;

 typedef struct tagNVIC_PRI14BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI14_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTD : 3;
    };
  };
} typeNVIC_PRI14BITS;
sfr far volatile typeNVIC_PRI14BITS NVIC_PRI14bits absolute 0xE000E438;

 typedef struct tagNVIC_PRI15BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI15_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTD : 3;
    };
  };
} typeNVIC_PRI15BITS;
sfr far volatile typeNVIC_PRI15BITS NVIC_PRI15bits absolute 0xE000E43C;

 typedef struct tagNVIC_PRI16BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI16_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTD : 3;
    };
  };
} typeNVIC_PRI16BITS;
sfr far volatile typeNVIC_PRI16BITS NVIC_PRI16bits absolute 0xE000E440;

 typedef struct tagNVIC_PRI17BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI17_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTD : 3;
    };
  };
} typeNVIC_PRI17BITS;
sfr far volatile typeNVIC_PRI17BITS NVIC_PRI17bits absolute 0xE000E444;

 typedef struct tagNVIC_PRI18BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI18_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTD : 3;
    };
  };
} typeNVIC_PRI18BITS;
sfr far volatile typeNVIC_PRI18BITS NVIC_PRI18bits absolute 0xE000E448;

 typedef struct tagNVIC_PRI19BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI19_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTD : 3;
    };
  };
} typeNVIC_PRI19BITS;
sfr far volatile typeNVIC_PRI19BITS NVIC_PRI19bits absolute 0xE000E44C;

 typedef struct tagNVIC_PRI20BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI20_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTD : 3;
    };
  };
} typeNVIC_PRI20BITS;
sfr far volatile typeNVIC_PRI20BITS NVIC_PRI20bits absolute 0xE000E450;

 typedef struct tagNVIC_PRI21BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI21_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTD : 3;
    };
  };
} typeNVIC_PRI21BITS;
sfr far volatile typeNVIC_PRI21BITS NVIC_PRI21bits absolute 0xE000E454;

 typedef struct tagNVIC_PRI22BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI22_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTD : 3;
    };
  };
} typeNVIC_PRI22BITS;
sfr far volatile typeNVIC_PRI22BITS NVIC_PRI22bits absolute 0xE000E458;

 typedef struct tagNVIC_PRI23BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI23_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTD : 3;
    };
  };
} typeNVIC_PRI23BITS;
sfr far volatile typeNVIC_PRI23BITS NVIC_PRI23bits absolute 0xE000E45C;

 typedef struct tagNVIC_PRI24BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI24_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTD : 3;
    };
  };
} typeNVIC_PRI24BITS;
sfr far volatile typeNVIC_PRI24BITS NVIC_PRI24bits absolute 0xE000E460;

 typedef struct tagNVIC_PRI25BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI25_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTD : 3;
    };
  };
} typeNVIC_PRI25BITS;
sfr far volatile typeNVIC_PRI25BITS NVIC_PRI25bits absolute 0xE000E464;

 typedef struct tagNVIC_PRI26BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI26_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTD : 3;
    };
  };
} typeNVIC_PRI26BITS;
sfr far volatile typeNVIC_PRI26BITS NVIC_PRI26bits absolute 0xE000E468;

 typedef struct tagNVIC_PRI27BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI27_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTD : 3;
    };
  };
} typeNVIC_PRI27BITS;
sfr far volatile typeNVIC_PRI27BITS NVIC_PRI27bits absolute 0xE000E46C;

 typedef struct tagNVIC_PRI28BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI28_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTD : 3;
    };
  };
} typeNVIC_PRI28BITS;
sfr far volatile typeNVIC_PRI28BITS NVIC_PRI28bits absolute 0xE000E470;

 typedef struct tagNVIC_CPUIDBITS {
  union {
    struct {
      unsigned NVIC_CPUID_REV : 4;
      unsigned NVIC_CPUID_PARTNO : 12;
      unsigned NVIC_CPUID_CON : 4;
      unsigned NVIC_CPUID_VAR : 4;
      unsigned NVIC_CPUID_IMP : 8;
    };
  };
} typeNVIC_CPUIDBITS;
sfr far volatile typeNVIC_CPUIDBITS NVIC_CPUIDbits absolute 0xE000ED00;

 typedef struct tagNVIC_INT_CTRLBITS {
  union {
    struct {
      unsigned NVIC_INT_CTRL_VEC_ACT : 8;
      unsigned : 3;
      unsigned NVIC_INT_CTRL_RET_BASE : 1;
      unsigned NVIC_INT_CTRL_VEC_PEN : 8;
      unsigned : 2;
      unsigned NVIC_INT_CTRL_ISR_PEND : 1;
      unsigned NVIC_INT_CTRL_ISR_PRE : 1;
      unsigned : 1;
      unsigned NVIC_INT_CTRL_PENDSTCLR : 1;
      unsigned NVIC_INT_CTRL_PENDSTSET : 1;
      unsigned NVIC_INT_CTRL_UNPEND_SV : 1;
      unsigned NVIC_INT_CTRL_PEND_SV : 1;
      unsigned : 2;
      unsigned NVIC_INT_CTRL_NMI_SET : 1;
    };
  };
} typeNVIC_INT_CTRLBITS;
sfr far volatile typeNVIC_INT_CTRLBITS NVIC_INT_CTRLbits absolute 0xE000ED04;

 typedef struct tagNVIC_VTABLEBITS {
  union {
    struct {
      unsigned : 10;
      unsigned NVIC_VTABLE_OFFSET : 22;
    };
  };
} typeNVIC_VTABLEBITS;
sfr far volatile typeNVIC_VTABLEBITS NVIC_VTABLEbits absolute 0xE000ED08;

 typedef struct tagNVIC_APINTBITS {
  union {
    struct {
      unsigned NVIC_APINT_VECT_RESET : 1;
      unsigned NVIC_APINT_VECT_CLR_ACT : 1;
      unsigned NVIC_APINT_SYSRESETREQ : 1;
      unsigned : 5;
      unsigned NVIC_APINT_PRIGROUP : 3;
      unsigned : 4;
      unsigned NVIC_APINT_ENDIANESS : 1;
      unsigned NVIC_APINT_VECTKEY : 16;
    };
  };
} typeNVIC_APINTBITS;
sfr far volatile typeNVIC_APINTBITS NVIC_APINTbits absolute 0xE000ED0C;

 typedef struct tagNVIC_SYS_CTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned NVIC_SYS_CTRL_SLEEPEXIT : 1;
      unsigned NVIC_SYS_CTRL_SLEEPDEEP : 1;
      unsigned : 1;
      unsigned NVIC_SYS_CTRL_SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeNVIC_SYS_CTRLBITS;
sfr far volatile typeNVIC_SYS_CTRLBITS NVIC_SYS_CTRLbits absolute 0xE000ED10;

 typedef struct tagNVIC_CFG_CTRLBITS {
  union {
    struct {
      unsigned NVIC_CFG_CTRL_BASE_THR : 1;
      unsigned NVIC_CFG_CTRL_MAIN_PEND : 1;
      unsigned : 1;
      unsigned NVIC_CFG_CTRL_UNALIGNED : 1;
      unsigned NVIC_CFG_CTRL_DIV0 : 1;
      unsigned : 3;
      unsigned NVIC_CFG_CTRL_BFHFNMIGN : 1;
      unsigned NVIC_CFG_CTRL_STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeNVIC_CFG_CTRLBITS;
sfr far volatile typeNVIC_CFG_CTRLBITS NVIC_CFG_CTRLbits absolute 0xE000ED14;

 typedef struct tagNVIC_SYS_PRI1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_MEM : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_BUS : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_USAGE : 3;
      unsigned : 8;
    };
  };
} typeNVIC_SYS_PRI1BITS;
sfr far volatile typeNVIC_SYS_PRI1BITS NVIC_SYS_PRI1bits absolute 0xE000ED18;

 typedef struct tagNVIC_SYS_PRI2BITS {
  union {
    struct {
      unsigned : 29;
      unsigned NVIC_SYS_PRI2_SVC : 3;
    };
  };
} typeNVIC_SYS_PRI2BITS;
sfr far volatile typeNVIC_SYS_PRI2BITS NVIC_SYS_PRI2bits absolute 0xE000ED1C;

 typedef struct tagNVIC_SYS_PRI3BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_SYS_PRI3_DEBUG : 3;
      unsigned : 13;
      unsigned NVIC_SYS_PRI3_PENDSV : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI3_TICK : 3;
    };
  };
} typeNVIC_SYS_PRI3BITS;
sfr far volatile typeNVIC_SYS_PRI3BITS NVIC_SYS_PRI3bits absolute 0xE000ED20;

 typedef struct tagNVIC_SYS_HND_CTRLBITS {
  union {
    struct {
      unsigned NVIC_SYS_HND_CTRL_MEMA : 1;
      unsigned NVIC_SYS_HND_CTRL_BUSA : 1;
      unsigned : 1;
      unsigned NVIC_SYS_HND_CTRL_USGA : 1;
      unsigned : 3;
      unsigned NVIC_SYS_HND_CTRL_SVCA : 1;
      unsigned NVIC_SYS_HND_CTRL_MON : 1;
      unsigned : 1;
      unsigned NVIC_SYS_HND_CTRL_PNDSV : 1;
      unsigned NVIC_SYS_HND_CTRL_TICK : 1;
      unsigned NVIC_SYS_HND_CTRL_USAGEP : 1;
      unsigned NVIC_SYS_HND_CTRL_MEMP : 1;
      unsigned NVIC_SYS_HND_CTRL_BUSP : 1;
      unsigned NVIC_SYS_HND_CTRL_SVC : 1;
      unsigned NVIC_SYS_HND_CTRL_MEM : 1;
      unsigned NVIC_SYS_HND_CTRL_BUS : 1;
      unsigned NVIC_SYS_HND_CTRL_USAGE : 1;
      unsigned : 13;
    };
  };
} typeNVIC_SYS_HND_CTRLBITS;
sfr far volatile typeNVIC_SYS_HND_CTRLBITS NVIC_SYS_HND_CTRLbits absolute 0xE000ED24;

 typedef struct tagNVIC_FAULT_STATBITS {
  union {
    struct {
      unsigned NVIC_FAULT_STAT_IERR : 1;
      unsigned NVIC_FAULT_STAT_DERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_MUSTKE : 1;
      unsigned NVIC_FAULT_STAT_MSTKE : 1;
      unsigned NVIC_FAULT_STAT_MLSPERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_MMARV : 1;
      unsigned NVIC_FAULT_STAT_IBUS : 1;
      unsigned NVIC_FAULT_STAT_PRECISE : 1;
      unsigned NVIC_FAULT_STAT_IMPRE : 1;
      unsigned NVIC_FAULT_STAT_BUSTKE : 1;
      unsigned NVIC_FAULT_STAT_BSTKE : 1;
      unsigned NVIC_FAULT_STAT_BLSPERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_BFARV : 1;
      unsigned NVIC_FAULT_STAT_UNDEF : 1;
      unsigned NVIC_FAULT_STAT_INVSTAT : 1;
      unsigned NVIC_FAULT_STAT_INVPC : 1;
      unsigned NVIC_FAULT_STAT_NOCP : 1;
      unsigned : 4;
      unsigned NVIC_FAULT_STAT_UNALIGN : 1;
      unsigned NVIC_FAULT_STAT_DIV0 : 1;
      unsigned : 6;
    };
  };
} typeNVIC_FAULT_STATBITS;
sfr far volatile typeNVIC_FAULT_STATBITS NVIC_FAULT_STATbits absolute 0xE000ED28;

 typedef struct tagNVIC_HFAULT_STATBITS {
  union {
    struct {
      unsigned : 1;
      unsigned NVIC_HFAULT_STAT_VECT : 1;
      unsigned : 28;
      unsigned NVIC_HFAULT_STAT_FORCED : 1;
      unsigned NVIC_HFAULT_STAT_DBG : 1;
    };
  };
} typeNVIC_HFAULT_STATBITS;
sfr far volatile typeNVIC_HFAULT_STATBITS NVIC_HFAULT_STATbits absolute 0xE000ED2C;

 typedef struct tagNVIC_DEBUG_STATBITS {
  union {
    struct {
      unsigned NVIC_DEBUG_STAT_HALTED : 1;
      unsigned NVIC_DEBUG_STAT_BKPT : 1;
      unsigned NVIC_DEBUG_STAT_DWTTRAP : 1;
      unsigned NVIC_DEBUG_STAT_VCATCH : 1;
      unsigned NVIC_DEBUG_STAT_EXTRNL : 1;
      unsigned : 27;
    };
  };
} typeNVIC_DEBUG_STATBITS;
sfr far volatile typeNVIC_DEBUG_STATBITS NVIC_DEBUG_STATbits absolute 0xE000ED30;

 typedef struct tagNVIC_MM_ADDRBITS {
  union {
    struct {
      unsigned NVIC_MM_ADDR : 32;
    };
  };
} typeNVIC_MM_ADDRBITS;
sfr far volatile typeNVIC_MM_ADDRBITS NVIC_MM_ADDRbits absolute 0xE000ED34;

 typedef struct tagNVIC_FAULT_ADDRBITS {
  union {
    struct {
      unsigned NVIC_FAULT_ADDR : 32;
    };
  };
} typeNVIC_FAULT_ADDRBITS;
sfr far volatile typeNVIC_FAULT_ADDRBITS NVIC_FAULT_ADDRbits absolute 0xE000ED38;

 typedef struct tagNVIC_CPACBITS {
  union {
    struct {
      unsigned : 20;
      unsigned NVIC_CPAC_CP10 : 2;
      unsigned NVIC_CPAC_CP11 : 2;
      unsigned : 8;
    };
  };
} typeNVIC_CPACBITS;
sfr far volatile typeNVIC_CPACBITS NVIC_CPACbits absolute 0xE000ED88;

 typedef struct tagNVIC_MPU_TYPEBITS {
  union {
    struct {
      unsigned NVIC_MPU_TYPE_SEPARATE : 1;
      unsigned : 7;
      unsigned NVIC_MPU_TYPE_DREGION : 8;
      unsigned NVIC_MPU_TYPE_IREGION : 8;
      unsigned : 8;
    };
  };
} typeNVIC_MPU_TYPEBITS;
sfr far volatile typeNVIC_MPU_TYPEBITS NVIC_MPU_TYPEbits absolute 0xE000ED90;

 typedef struct tagNVIC_MPU_CTRLBITS {
  union {
    struct {
      unsigned NVIC_MPU_CTRL_ENABLE : 1;
      unsigned NVIC_MPU_CTRL_HFNMIENA : 1;
      unsigned NVIC_MPU_CTRL_PRIVDEFEN : 1;
      unsigned : 29;
    };
  };
} typeNVIC_MPU_CTRLBITS;
sfr far volatile typeNVIC_MPU_CTRLBITS NVIC_MPU_CTRLbits absolute 0xE000ED94;

 typedef struct tagNVIC_MPU_NUMBERBITS {
  union {
    struct {
      unsigned NVIC_MPU_NUMBER : 3;
      unsigned : 29;
    };
  };
} typeNVIC_MPU_NUMBERBITS;
sfr far volatile typeNVIC_MPU_NUMBERBITS NVIC_MPU_NUMBERbits absolute 0xE000ED98;

 typedef struct tagNVIC_MPU_BASEBITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE_VALID : 1;
      unsigned NVIC_MPU_BASE_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASEBITS;
sfr far volatile typeNVIC_MPU_BASEBITS NVIC_MPU_BASEbits absolute 0xE000ED9C;

 typedef struct tagNVIC_MPU_ATTRBITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR_ENABLE : 1;
      unsigned NVIC_MPU_ATTR_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR_SRD : 8;
      unsigned NVIC_MPU_ATTR_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTRBITS;
sfr far volatile typeNVIC_MPU_ATTRBITS NVIC_MPU_ATTRbits absolute 0xE000EDA0;

 typedef struct tagNVIC_MPU_BASE1BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE1_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE1_VALID : 1;
      unsigned NVIC_MPU_BASE1_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE1BITS;
sfr far volatile typeNVIC_MPU_BASE1BITS NVIC_MPU_BASE1bits absolute 0xE000EDA4;

 typedef struct tagNVIC_MPU_ATTR1BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR1_ENABLE : 1;
      unsigned NVIC_MPU_ATTR1_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR1_SRD : 8;
      unsigned NVIC_MPU_ATTR1_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR1_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR1_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR1_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR1_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR1_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR1BITS;
sfr far volatile typeNVIC_MPU_ATTR1BITS NVIC_MPU_ATTR1bits absolute 0xE000EDA8;

 typedef struct tagNVIC_MPU_BASE2BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE2_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE2_VALID : 1;
      unsigned NVIC_MPU_BASE2_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE2BITS;
sfr far volatile typeNVIC_MPU_BASE2BITS NVIC_MPU_BASE2bits absolute 0xE000EDAC;

 typedef struct tagNVIC_MPU_ATTR2BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR2_ENABLE : 1;
      unsigned NVIC_MPU_ATTR2_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR2_SRD : 8;
      unsigned NVIC_MPU_ATTR2_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR2_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR2_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR2_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR2_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR2_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR2BITS;
sfr far volatile typeNVIC_MPU_ATTR2BITS NVIC_MPU_ATTR2bits absolute 0xE000EDB0;

 typedef struct tagNVIC_MPU_BASE3BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE3_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE3_VALID : 1;
      unsigned NVIC_MPU_BASE3_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE3BITS;
sfr far volatile typeNVIC_MPU_BASE3BITS NVIC_MPU_BASE3bits absolute 0xE000EDB4;

 typedef struct tagNVIC_MPU_ATTR3BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR3_ENABLE : 1;
      unsigned NVIC_MPU_ATTR3_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR3_SRD : 8;
      unsigned NVIC_MPU_ATTR3_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR3_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR3_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR3_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR3_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR3_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR3BITS;
sfr far volatile typeNVIC_MPU_ATTR3BITS NVIC_MPU_ATTR3bits absolute 0xE000EDB8;

 typedef struct tagNVIC_DBG_CTRLBITS {
  union {
    struct {
      unsigned NVIC_DBG_CTRL_C_DEBUGEN : 1;
      unsigned NVIC_DBG_CTRL_C_HALT : 1;
      unsigned NVIC_DBG_CTRL_C_STEP : 1;
      unsigned NVIC_DBG_CTRL_C_MASKINT : 1;
      unsigned : 1;
      unsigned NVIC_DBG_CTRL_C_SNAPSTALL : 1;
      unsigned : 10;
      unsigned NVIC_DBG_CTRL_S_REGRDY : 1;
      unsigned NVIC_DBG_CTRL_S_HALT : 1;
      unsigned NVIC_DBG_CTRL_S_SLEEP : 1;
      unsigned NVIC_DBG_CTRL_S_LOCKUP : 1;
      unsigned : 4;
      unsigned NVIC_DBG_CTRL_S_RETIRE_ST : 1;
      unsigned NVIC_DBG_CTRL_S_RESET_ST : 1;
      unsigned : 6;
    };
  };
} typeNVIC_DBG_CTRLBITS;
sfr far volatile typeNVIC_DBG_CTRLBITS NVIC_DBG_CTRLbits absolute 0xE000EDF0;

 typedef struct tagNVIC_DBG_XFERBITS {
  union {
    struct {
      unsigned NVIC_DBG_XFER_REG_SEL : 5;
      unsigned : 11;
      unsigned NVIC_DBG_XFER_REG_WNR : 1;
      unsigned : 15;
    };
  };
} typeNVIC_DBG_XFERBITS;
sfr far volatile typeNVIC_DBG_XFERBITS NVIC_DBG_XFERbits absolute 0xE000EDF4;

 typedef struct tagNVIC_DBG_DATABITS {
  union {
    struct {
      unsigned NVIC_DBG_DATA : 32;
    };
  };
} typeNVIC_DBG_DATABITS;
sfr far volatile typeNVIC_DBG_DATABITS NVIC_DBG_DATAbits absolute 0xE000EDF8;

 typedef struct tagNVIC_DBG_INTBITS {
  union {
    struct {
      unsigned NVIC_DBG_INT_RSTVCATCH : 1;
      unsigned NVIC_DBG_INT_RSTPENDING : 1;
      unsigned NVIC_DBG_INT_RSTPENDCLR : 1;
      unsigned NVIC_DBG_INT_RESET : 1;
      unsigned NVIC_DBG_INT_MMERR : 1;
      unsigned NVIC_DBG_INT_NOCPERR : 1;
      unsigned NVIC_DBG_INT_CHKERR : 1;
      unsigned NVIC_DBG_INT_STATERR : 1;
      unsigned NVIC_DBG_INT_BUSERR : 1;
      unsigned NVIC_DBG_INT_INTERR : 1;
      unsigned NVIC_DBG_INT_HARDERR : 1;
      unsigned : 21;
    };
  };
} typeNVIC_DBG_INTBITS;
sfr far volatile typeNVIC_DBG_INTBITS NVIC_DBG_INTbits absolute 0xE000EDFC;

 typedef struct tagNVIC_SW_TRIGBITS {
  union {
    struct {
      unsigned NVIC_SW_TRIG_INTID : 8;
      unsigned : 24;
    };
  };
} typeNVIC_SW_TRIGBITS;
sfr far volatile typeNVIC_SW_TRIGBITS NVIC_SW_TRIGbits absolute 0xE000EF00;

 typedef struct tagNVIC_FPCCBITS {
  union {
    struct {
      unsigned NVIC_FPCC_LSPACT : 1;
      unsigned NVIC_FPCC_USER : 1;
      unsigned : 1;
      unsigned NVIC_FPCC_THREAD : 1;
      unsigned NVIC_FPCC_HFRDY : 1;
      unsigned NVIC_FPCC_MMRDY : 1;
      unsigned NVIC_FPCC_BFRDY : 1;
      unsigned : 1;
      unsigned NVIC_FPCC_MONRDY : 1;
      unsigned : 21;
      unsigned NVIC_FPCC_LSPEN : 1;
      unsigned NVIC_FPCC_ASPEN : 1;
    };
  };
} typeNVIC_FPCCBITS;
sfr far volatile typeNVIC_FPCCBITS NVIC_FPCCbits absolute 0xE000EF34;

 typedef struct tagNVIC_FPCABITS {
  union {
    struct {
      unsigned : 3;
      unsigned NVIC_FPCA_ADDRESS : 29;
    };
  };
} typeNVIC_FPCABITS;
sfr far volatile typeNVIC_FPCABITS NVIC_FPCAbits absolute 0xE000EF38;

 typedef struct tagNVIC_FPDSCBITS {
  union {
    struct {
      unsigned : 22;
      unsigned NVIC_FPDSC_RMODE : 2;
      unsigned NVIC_FPDSC_FZ : 1;
      unsigned NVIC_FPDSC_DN : 1;
      unsigned NVIC_FPDSC_AHP : 1;
      unsigned : 5;
    };
  };
} typeNVIC_FPDSCBITS;
sfr far volatile typeNVIC_FPDSCBITS NVIC_FPDSCbits absolute 0xE000EF3C;
