{"vcs1":{"timestamp_begin":1746977372.221974590, "rt":6.04, "ut":5.77, "st":0.20}}
{"vcselab":{"timestamp_begin":1746977378.341296265, "rt":0.26, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746977378.664683990, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746977371.905631453}
{"VCS_COMP_START_TIME": 1746977371.905631453}
{"VCS_COMP_END_TIME": 1746977379.023173756}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373048}}
{"vcselab": {"peak_mem": 174700}}
